(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "corescore_0_00")
  (DATE "2025-03-05 13:06:39")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: BEST SPEED
 // C_AND///AND/    Pos: x17y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (830:880:934)(847:891:941))
          (PORT IN6 (941:1024:1110)(963:1038:1117))
          (PORT IN7 (692:745:802)(699:746:797))
          (PORT IN8 (706:755:808)(718:763:809))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (314:338:363)(305:324:345))
          (PORT IN4 (705:761:821)(705:758:813))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x29y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (475:510:545)(486:517:550))
          (PORT IN6 (1068:1136:1210)(1091:1152:1217))
          (PORT IN8 (558:593:631)(575:609:645))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x49y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (698:745:795)(718:760:807))
          (PORT IN2 (1178:1256:1339)(1205:1277:1356))
          (PORT IN3 (716:763:815)(723:766:813))
          (PORT IN4 (866:930:1000)(865:921:982))
          (PORT IN5 (709:761:816)(717:763:812))
          (PORT IN6 (888:955:1025)(916:976:1041))
          (PORT IN7 (320:342:367)(310:328:347))
          (PORT IN8 (1017:1086:1161)(1032:1097:1165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x33y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (336:360:384)(338:360:384))
          (PORT IN2 (751:807:867)(749:794:842))
          (PORT IN3 (1099:1174:1256)(1118:1184:1256))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x50y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (405:436:469)(394:419:445))
          (PORT IN3 (340:363:388)(342:362:384))
          (PORT IN5 (960:1030:1107)(981:1051:1124))
          (PORT IN7 (333:357:382)(333:354:376))
          (PORT IN8 (518:551:586)(533:566:601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x50y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (345:372:400)(346:370:396))
          (PORT IN6 (700:744:793)(714:757:802))
          (PORT IN7 (331:352:373)(330:350:371))
          (PORT IN8 (701:754:809)(723:770:822))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (418:447:479)(431:458:488))
          (PORT IN4 (782:847:916)(766:821:879))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x24y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a11_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (996:1065:1138)(1002:1062:1129))
          (PORT IN6 (1312:1408:1509)(1297:1377:1460))
          (PORT IN7 (744:805:870)(766:822:882))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x39y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (515:553:592)(515:545:579))
          (PORT IN2 (419:447:476)(424:447:471))
          (PORT IN3 (699:753:812)(698:745:797))
          (PORT IN4 (335:356:379)(327:345:364))
          (PORT IN5 (232:246:261)(227:239:253))
          (PORT IN6 (230:247:264)(215:228:241))
          (PORT IN7 (1035:1110:1191)(1070:1140:1214))
          (PORT IN8 (1135:1210:1291)(1166:1236:1311))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x30y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:830:891)(775:824:877))
          (PORT IN2 (799:860:926)(807:863:925))
          (PORT IN4 (946:1015:1090)(950:1012:1080))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x32y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (651:695:741)(658:697:740))
          (PORT IN3 (544:585:628)(553:592:632))
          (PORT IN4 (1108:1197:1289)(1146:1225:1310))
          (PORT IN5 (1286:1375:1471)(1306:1382:1464))
          (PORT IN7 (536:581:628)(541:584:629))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x28y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (493:524:556)(505:534:566))
          (PORT IN6 (1039:1113:1190)(1063:1130:1201))
          (PORT IN7 (1047:1113:1181)(1079:1138:1200))
          (PORT IN8 (693:746:803)(706:756:812))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (327:348:370)(328:348:369))
          (PORT IN3 (795:851:911)(784:830:881))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x28y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (962:1068:1179)(993:1108:1226))
          (PORT IN6 (759:813:872)(772:822:874))
          (PORT IN8 (497:540:584)(495:532:569))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x57y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1421:1545:1674)(1481:1604:1734))
          (PORT IN3 (711:768:827)(719:770:823))
          (PORT IN4 (525:557:590)(517:543:571))
          (PORT IN5 (232:245:259)(218:227:237))
          (PORT IN6 (702:755:811)(705:753:804))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x61y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (886:955:1027)(895:957:1024))
          (PORT IN6 (891:956:1026)(899:955:1018))
          (PORT IN7 (564:603:643)(579:614:651))
          (PORT IN8 (917:980:1046)(960:1020:1083))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (313:332:354)(305:321:338))
          (PORT IN3 (486:523:560)(485:515:548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x15y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a24_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (306:328:351)(298:317:337))
          (PORT IN5 (312:341:373)(304:330:356))
          (PORT IN6 (523:560:597)(521:549:579))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x25y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a25_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (520:559:599)(525:561:599))
          (PORT IN3 (331:362:395)(322:348:377))
          (PORT IN4 (820:878:940)(829:882:941))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x20y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (800:860:923)(828:886:950))
          (PORT IN6 (411:433:457)(403:423:444))
          (PORT IN8 (748:809:875)(757:812:869))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x26y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1140:1223:1312)(1140:1211:1285))
          (PORT IN8 (674:717:763)(687:725:765))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (843:899:956)(862:910:963))
          (PORT IN3 (844:906:971)(834:883:936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x25y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a28_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (903:971:1044)(905:963:1026))
          (PORT IN8 (870:936:1008)(875:935:1000))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x37y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (984:1058:1135)(1012:1079:1151))
          (PORT IN3 (563:603:648)(572:609:650))
          (PORT IN5 (332:358:386)(324:346:370))
          (PORT IN6 (219:233:248)(203:214:226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a30_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (885:932:983)(908:948:992))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x49y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a31_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1043:1112:1183)(1058:1118:1181))
          (PORT IN3 (1055:1119:1188)(1066:1125:1189))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b/D///    Pos: x23y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (920:981:1043)(931:986:1044))
          (PORT IN3 (890:953:1021)(920:982:1046))
          (PORT IN5 (210:225:240)(197:208:220))
          (PORT IN6 (228:241:256)(227:239:252))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a32_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (830:873:920)(834:873:915))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x33y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1027:1114:1205)(1057:1140:1227))
          (PORT IN8 (1355:1441:1530)(1391:1468:1552))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x39y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (836:900:968)(854:912:974))
          (PORT IN3 (809:872:940)(825:881:940))
          (PORT IN5 (342:365:389)(341:363:386))
          (PORT IN6 (228:241:256)(227:239:252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a34_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (902:950:1001)(921:964:1009))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1123:1195:1269)(1149:1216:1286))
          (PORT IN3 (684:733:786)(696:744:793))
          (PORT IN5 (429:460:491)(426:452:481))
          (PORT IN6 (414:438:464)(408:427:449))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (653:684:717)(660:686:714))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (561:598:637)(572:606:643))
          (PORT IN3 (506:540:578)(510:537:566))
          (PORT IN5 (776:825:878)(792:837:887))
          (PORT IN6 (518:550:584)(515:543:574))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:784:821)(769:801:836))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (655:699:746)(664:703:745))
          (PORT IN3 (450:484:520)(448:477:507))
          (PORT IN5 (705:762:822)(694:742:794))
          (PORT IN6 (232:246:260)(225:237:250))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (814:864:916)(830:873:920))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x66y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1033:1105:1181)(1062:1130:1203))
          (PORT IN8 (801:861:925)(816:869:924))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a38_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1228:1286)(1214:1262:1315))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (322:346:371)(316:334:353))
          (PORT IN2 (1043:1139:1240)(1077:1164:1258))
          (PORT IN3 (227:242:258)(212:221:232))
          (PORT IN4 (514:559:605)(518:556:596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a38_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1173:1228:1286)(1214:1262:1315))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x37y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1163:1243:1328)(1192:1261:1337))
          (PORT IN3 (738:797:861)(714:761:812))
          (PORT IN5 (712:763:817)(716:764:815))
          (PORT IN6 (593:635:680)(584:622:663))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (872:918:965)(893:935:979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1548:1652)(1488:1576:1668))
          (PORT IN3 (824:887:955)(825:881:941))
          (PORT IN5 (306:337:370)(298:326:356))
          (PORT IN6 (503:537:573)(503:532:564))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a40_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:796:839)(782:818:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a41_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (843:900:961)(859:909:965))
          (PORT IN3 (939:1015:1094)(938:1003:1069))
          (PORT IN5 (311:337:366)(305:329:354))
          (PORT IN6 (238:254:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a41_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (884:938:994)(900:953:1007))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x37y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1050:1120:1195)(1081:1142:1210))
          (PORT IN3 (883:950:1023)(901:967:1038))
          (PORT IN5 (727:784:843)(716:768:822))
          (PORT IN6 (736:781:830)(760:804:851))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a42_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (816:848:883)(833:864:896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x33y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1117:1200:1289)(1141:1212:1290))
          (PORT IN3 (440:475:512)(435:465:497))
          (PORT IN5 (449:478:510)(458:486:514))
          (PORT IN6 (221:237:254)(208:220:233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (754:794:836)(775:814:856))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x45y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a44_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (799:857:920)(805:858:915))
          (PORT IN3 (917:982:1053)(944:1006:1071))
          (PORT IN5 (604:649:695)(597:636:677))
          (PORT IN6 (222:237:254)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a44_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (952:997:1042)(983:1026:1072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x43y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (802:863:928)(811:867:926))
          (PORT IN3 (809:866:927)(819:868:920))
          (PORT IN5 (682:740:801)(689:743:800))
          (PORT IN6 (910:978:1049)(918:977:1041))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a45_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (913:953:995)(928:964:1001))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x56y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (785:842:905)(792:844:901))
          (PORT IN3 (1386:1476:1576)(1438:1528:1623))
          (PORT IN7 (240:253:267)(226:235:246))
          (PORT IN8 (881:943:1010)(887:947:1010))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a46_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1148:1211:1277)(1159:1213:1269))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x45y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a47_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:632:681)(575:612:651))
          (PORT IN3 (1087:1162:1243)(1122:1193:1268))
          (PORT IN5 (673:717:764)(693:734:778))
          (PORT IN6 (316:335:357)(319:338:359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a47_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (988:1031:1075)(1018:1054:1093))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x47y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (629:673:720)(630:670:713))
          (PORT IN3 (616:660:707)(618:656:696))
          (PORT IN5 (704:755:813)(708:755:807))
          (PORT IN6 (321:344:367)(320:341:364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a48_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1022:1081:1142)(1046:1100:1158))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x47y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (612:662:715)(620:664:712))
          (PORT IN3 (637:680:727)(647:687:730))
          (PORT IN5 (435:461:491)(434:456:481))
          (PORT IN6 (214:229:245)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a49_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1036:1091:1147)(1063:1113:1168))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x64y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (674:719:766)(674:711:753))
          (PORT IN3 (1031:1102:1178)(1039:1105:1174))
          (PORT IN7 (539:569:601)(551:580:612))
          (PORT IN8 (914:977:1045)(923:981:1045))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a50_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1401:1469:1543)(1430:1490:1552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (736:802:870)(723:777:835))
          (PORT IN3 (626:670:716)(642:684:729))
          (PORT IN7 (355:376:399)(359:379:399))
          (PORT IN8 (604:649:699)(596:635:678))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a51_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (676:711:749)(673:705:739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x26y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1132:1202:1280)(1155:1222:1294))
          (PORT IN3 (340:363:386)(332:352:373))
          (PORT IN7 (320:343:366)(313:332:352))
          (PORT IN8 (735:789:848)(745:796:850))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a52_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (718:756:796)(734:770:807))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (730:777:827)(754:798:844))
          (PORT IN3 (846:912:982)(866:931:1001))
          (PORT IN7 (331:355:380)(325:345:366))
          (PORT IN8 (533:574:618)(530:563:600))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (600:622:646)(601:622:644))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x62y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a54_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (732:791:850)(734:786:841))
          (PORT IN4 (892:952:1017)(908:960:1016))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x56y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1395:1478:1568)(1439:1517:1600))
          (PORT IN8 (716:765:817)(727:768:811))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (543:582:623)(551:587:625))
          (PORT IN4 (607:652:701)(604:644:686))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND/D///    Pos: x58y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (855:920:988)(852:909:971))
          (PORT IN3 (935:1005:1081)(938:1001:1068))
          (PORT IN4 (871:930:996)(871:929:992))
          (PORT IN7 (1333:1417:1504)(1394:1476:1563))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (198:213:229)(196:215:235))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1177:1239)(1155:1214:1273))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x59y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a57_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (794:847:903)(810:857:909))
          (PORT IN3 (897:958:1025)(919:977:1039))
          (PORT IN5 (415:445:478)(418:445:475))
          (PORT IN6 (561:609:658)(546:586:631))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a57_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1081:1134:1192)(1106:1154:1204))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x59y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a58_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (838:892:947)(845:892:942))
          (PORT IN3 (990:1063:1144)(1011:1079:1152))
          (PORT IN5 (594:640:687)(588:626:667))
          (PORT IN6 (238:254:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (983:1022:1063)(1013:1047:1082))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1319:1414:1516)(1355:1438:1529))
          (PORT IN3 (456:490:527)(450:480:512))
          (PORT IN5 (736:797:860)(730:786:846))
          (PORT IN6 (217:231:245)(204:215:226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (775:813:854)(801:837:875))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (843:901:963)(866:917:973))
          (PORT IN3 (525:565:608)(535:572:613))
          (PORT IN5 (770:830:894)(765:819:878))
          (PORT IN6 (644:698:757)(648:700:756))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (726:765:805)(744:779:815))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (820:879:942)(844:896:953))
          (PORT IN3 (519:556:596)(527:560:595))
          (PORT IN5 (324:349:376)(319:339:362))
          (PORT IN6 (214:229:245)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:869:916)(837:879:925))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x33y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1107:1181)(1075:1138:1207))
          (PORT IN3 (322:349:377)(315:338:363))
          (PORT IN5 (1127:1212:1303)(1138:1216:1299))
          (PORT IN6 (637:687:741)(630:673:718))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a62_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (746:785:826)(761:799:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x33y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a63_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1016:1086:1161)(1053:1118:1190))
          (PORT IN3 (733:793:855)(736:790:846))
          (PORT IN5 (514:554:595)(520:556:595))
          (PORT IN6 (243:257:272)(239:252:266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a63_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1016:1076:1141)(1021:1078:1138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (780:839:902)(788:838:893))
          (PORT IN3 (369:398:429)(355:380:406))
          (PORT IN5 (699:753:812)(703:752:803))
          (PORT IN6 (335:358:384)(337:358:382))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (851:901:954)(865:912:961))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (780:842:907)(797:852:911))
          (PORT IN3 (553:594:639)(564:602:643))
          (PORT IN5 (308:331:355)(299:318:339))
          (PORT IN6 (224:241:258)(220:235:250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (878:933:989)(898:949:1003))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (921:992:1068)(933:992:1056))
          (PORT IN3 (638:687:740)(649:693:741))
          (PORT IN5 (359:394:431)(351:384:417))
          (PORT IN6 (213:227:243)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (720:760:802)(739:774:810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (883:947:1015)(908:965:1027))
          (PORT IN3 (674:721:771)(686:727:770))
          (PORT IN5 (513:545:579)(515:542:570))
          (PORT IN6 (228:241:256)(227:239:252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:868:919)(835:882:931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x33y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1208:1293:1384)(1244:1319:1400))
          (PORT IN3 (1039:1116:1200)(1071:1142:1218))
          (PORT IN5 (805:859:916)(815:864:917))
          (PORT IN6 (868:930:996)(877:933:995))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a68_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (820:872:926)(834:880:929))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x33y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1247:1332:1424)(1271:1347:1427))
          (PORT IN3 (1014:1091:1174)(1031:1101:1176))
          (PORT IN5 (624:668:714)(607:642:681))
          (PORT IN6 (222:235:250)(208:218:228))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a69_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (747:790:834)(765:807:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x36y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1561:1663:1773)(1602:1697:1796))
          (PORT IN3 (730:786:847)(725:774:826))
          (PORT IN7 (407:431:456)(402:423:446))
          (PORT IN8 (319:347:377)(308:332:359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a70_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (859:902:946)(881:915:951))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x36y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a71_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (888:954:1024)(905:961:1022))
          (PORT IN3 (480:515:553)(474:505:537))
          (PORT IN7 (326:346:368)(320:338:358))
          (PORT IN8 (724:778:833)(739:787:839))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a71_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:841:883)(825:862:902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x38y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1758:1872:1994)(1809:1916:2028))
          (PORT IN3 (448:483:521)(434:462:491))
          (PORT IN7 (214:231:249)(201:214:228))
          (PORT IN8 (602:640:681)(618:656:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a72_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:912:957)(881:919:957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x40y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (786:848:912)(796:854:916))
          (PORT IN3 (818:877:942)(828:882:940))
          (PORT IN7 (749:809:870)(762:816:874))
          (PORT IN8 (741:793:850)(759:809:861))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1047:1105:1170)(1065:1115:1167))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x69y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (320:346:373)(310:332:355))
          (PORT IN7 (692:737:785)(713:754:799))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a75_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1139:1190:1246)(1150:1196:1245))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x68y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (557:591:630)(564:596:630))
          (PORT IN7 (783:837:894)(792:841:895))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (997:1046:1097)(1024:1070:1121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a76_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (897:957:1021)(914:969:1030))
          (PORT IN4 (803:857:918)(803:853:906))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a76_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (997:1046:1097)(1024:1070:1121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x68y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (588:640:694)(588:635:685))
          (PORT IN7 (437:466:497)(434:458:485))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1278:1350)(1241:1302:1366))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (802:862:927)(793:843:900))
          (PORT IN3 (540:575:612)(542:572:606))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1278:1350)(1241:1302:1366))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x68y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a79_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (598:645:694)(592:634:679))
          (PORT IN7 (359:380:402)(354:373:393))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a79_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1231:1293:1359)(1260:1315:1375))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a79_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (453:488:526)(462:494:529))
          (PORT IN2 (659:705:755)(653:693:737))
          (PORT IN4 (613:661:714)(621:666:713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a79_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1231:1293:1359)(1260:1315:1375))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x58y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (613:659:708)(627:673:721))
          (PORT IN3 (222:239:257)(207:220:233))
          (PORT IN4 (937:990:1045)(966:1017:1072))
          (PORT IN5 (534:571:609)(538:573:610))
          (PORT IN6 (698:756:817)(688:737:789))
          (PORT IN7 (957:1023:1095)(966:1024:1086))
          (PORT IN8 (428:459:492)(423:451:481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a80_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (967:1020:1076)(1001:1051:1103))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x53y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (815:874:937)(821:877:937))
          (PORT IN2 (500:537:576)(498:528:559))
          (PORT IN3 (313:340:367)(306:330:354))
          (PORT IN4 (678:724:772)(684:722:764))
          (PORT IN5 (902:963:1028)(926:984:1047))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
 // C_///AND/    Pos: x52y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a83_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1021:1105:1193)(1039:1113:1189))
          (PORT IN3 (1061:1126:1197)(1078:1137:1202))
          (PORT IN4 (738:797:859)(751:803:858))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x47y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a84_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (494:529:567)(502:533:567))
          (PORT IN4 (994:1065:1139)(1026:1089:1157))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a84_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1151:1214:1282)(1178:1235:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x54y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1240:1322:1411)(1266:1342:1423))
          (PORT IN8 (311:339:368)(305:330:355))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a85_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1053:1108:1164)(1079:1126:1175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a85_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1134:1210:1292)(1154:1223:1297))
          (PORT IN4 (1018:1088:1164)(1026:1087:1152))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a85_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1053:1108:1164)(1079:1126:1175))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x68y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (647:698:753)(653:699:750))
          (PORT IN8 (788:843:904)(779:828:880))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:999:1042)(989:1024:1061))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x65y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (632:674:718)(637:674:716))
          (PORT IN8 (655:702:751)(665:704:747))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1044:1090)(1038:1078:1120))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a88_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (716:772:833)(712:760:811))
          (PORT IN4 (762:814:869)(778:823:873))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1044:1090)(1038:1078:1120))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x67y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (630:675:722)(632:672:716))
          (PORT IN8 (683:730:780)(677:720:765))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1358:1433:1513)(1409:1477:1549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a89_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (642:694:749)(645:694:746))
          (PORT IN4 (785:838:894)(785:834:886))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1358:1433:1513)(1409:1477:1549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x61y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (226:240:255)(213:223:234))
          (PORT IN2 (1056:1128:1204)(1072:1134:1198))
          (PORT IN3 (443:474:507)(448:477:509))
          (PORT IN5 (937:1000:1067)(945:1002:1065))
          (PORT IN7 (364:386:408)(366:386:408))
          (PORT IN8 (487:527:568)(485:524:564))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1325:1385:1450)(1349:1405:1465))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x69y52
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a91_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (891:945:1001)(910:958:1009))
          (PORT IN6 (922:978:1037)(958:1011:1067))
          (PORT IN8 (523:557:593)(531:562:595))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x70y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (984:1078:1178)(1009:1093:1182))
          (PORT IN7 (909:963:1021)(921:972:1027))
          (PORT IN8 (1140:1222:1310)(1189:1265:1348))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x68y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1134:1209:1289)(1169:1237:1313))
          (PORT IN7 (590:637:685)(589:629:672))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x65y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (496:532:572)(493:525:560))
          (PORT IN7 (1119:1186:1255)(1135:1196:1263))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a94_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (845:899:959)(836:882:934))
          (PORT IN4 (866:939:1015)(862:925:993))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x67y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (654:695:741)(667:705:745))
          (PORT IN6 (930:990:1052)(952:1008:1072))
          (PORT IN8 (636:683:732)(623:661:702))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a95_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (541:576:615)(547:578:611))
          (PORT IN2 (819:873:929)(835:885:943))
          (PORT IN4 (847:897:951)(881:928:980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x66y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (696:749:807)(685:731:782))
          (PORT IN4 (705:763:826)(706:758:812))
          (PORT IN6 (325:346:369)(317:335:355))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX4b/D///    Pos: x61y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (689:733:779)(691:728:770))
          (PORT IN3 (1192:1272:1360)(1228:1303:1382))
          (PORT IN5 (221:236:253)(207:219:232))
          (PORT IN6 (222:237:254)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a103_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1274:1340:1407)(1325:1386:1451))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x62y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (560:599:641)(566:602:639))
          (PORT IN3 (1122:1202:1289)(1138:1213:1292))
          (PORT IN7 (551:595:641)(559:598:639))
          (PORT IN8 (887:950:1017)(911:969:1032))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a104_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1415:1489:1568)(1457:1527:1603))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x63y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (771:822:876)(790:838:888))
          (PORT IN6 (228:244:261)(215:227:240))
          (PORT IN8 (361:388:415)(362:386:412))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a105_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1251:1315:1381)(1276:1333:1396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x58y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (420:451:486)(409:434:462))
          (PORT IN3 (1078:1153:1235)(1109:1179:1253))
          (PORT IN7 (208:223:238)(196:207:219))
          (PORT IN8 (309:334:360)(302:324:346))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a107_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1177:1240:1310)(1201:1258:1318))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x62y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (222:240:260)(208:222:237))
          (PORT IN3 (1016:1084:1159)(1027:1090:1158))
          (PORT IN7 (743:791:842)(761:805:852))
          (PORT IN8 (879:943:1010)(890:948:1012))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1335:1396:1461)(1365:1421:1480))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x59y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (446:483:522)(444:478:513))
          (PORT IN3 (998:1068:1144)(1019:1083:1151))
          (PORT IN7 (344:369:396)(349:372:397))
          (PORT IN8 (686:737:792)(679:725:776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a109_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1181:1245:1314)(1205:1263:1323))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x20y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (805:861:919)(822:870:920))
          (PORT IN3 (1103:1183:1267)(1130:1201:1275))
          (PORT IN7 (812:863:917)(817:864:914))
          (PORT IN8 (708:756:808)(708:751:798))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a110_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (574:604:636)(582:610:640))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (916:971:1032)(954:1009:1066))
          (PORT IN3 (706:764:828)(707:761:818))
          (PORT IN5 (439:473:507)(435:463:494))
          (PORT IN6 (213:227:243)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a111_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (566:589:614)(575:595:616))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x28y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (760:812:869)(786:837:892))
          (PORT IN3 (421:453:489)(423:450:479))
          (PORT IN5 (221:239:258)(205:220:237))
          (PORT IN6 (483:523:565)(462:493:527))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (808:862:917)(821:868:919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x15y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (960:1021:1087)(995:1053:1114))
          (PORT IN3 (921:995:1073)(947:1016:1087))
          (PORT IN5 (307:333:360)(301:322:345))
          (PORT IN6 (228:241:256)(227:239:252))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a113_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (737:777:819)(751:786:825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1315:1407:1506)(1353:1438:1527))
          (PORT IN3 (1065:1140:1217)(1098:1167:1241))
          (PORT IN5 (539:575:614)(542:574:609))
          (PORT IN6 (802:858:918)(818:869:923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a114_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (583:607:632)(584:606:629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x68y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (612:654:699)(604:642:686))
          (PORT IN4 (319:340:363)(321:342:365))
          (PORT IN5 (428:459:492)(418:443:471))
          (PORT IN7 (223:238:253)(218:231:245))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a115_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1351:1434:1521)(1406:1480:1556))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x69y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (420:449:481)(420:447:474))
          (PORT IN7 (470:504:540)(471:501:534))
          (PORT IN8 (320:343:366)(313:331:352))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (456:493:531)(445:476:509))
          (PORT IN4 (909:972:1040)(909:966:1026))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b/D///    Pos: x25y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1056:1118:1182)(1081:1139:1203))
          (PORT IN3 (800:865:935)(799:858:920))
          (PORT IN5 (704:756:811)(700:745:797))
          (PORT IN6 (321:347:374)(313:335:358))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a118_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:750:785)(730:759:791))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x15y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (410:447:485)(409:440:473))
          (PORT IN3 (797:857:919)(826:880:938))
          (PORT IN5 (416:447:480)(416:443:471))
          (PORT IN6 (213:227:243)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (524:550:578)(528:551:574))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x15y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (786:842:901)(793:839:891))
          (PORT IN4 (924:987:1053)(959:1019:1084))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x25y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (915:973:1037)(923:978:1037))
          (PORT IN4 (609:656:706)(615:658:703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x19y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (891:963:1039)(884:944:1007))
          (PORT IN7 (693:729:770)(719:752:789))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (615:661:708)(615:651:688))
          (PORT IN2 (223:238:253)(216:229:243))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_ORAND/D///    Pos: x18y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (702:745:791)(705:743:784))
          (PORT IN3 (222:237:254)(218:231:245))
          (PORT IN4 (869:934:1004)(873:928:987))
          (PORT IN7 (989:1057:1129)(1008:1071:1138))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (827:874:923)(825:866:909))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x20y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (748:807:871)(762:818:876))
          (PORT IN3 (1124:1200:1279)(1153:1220:1289))
          (PORT IN5 (228:249:272)(221:241:262))
          (PORT IN6 (222:240:258)(218:234:252))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a124_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (545:576:610)(555:585:617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x13y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (876:938:1001)(889:945:1004))
          (PORT IN3 (795:856:919)(811:865:922))
          (PORT IN5 (697:753:811)(707:759:815))
          (PORT IN6 (813:874:937)(815:866:921))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a125_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (799:846:898)(794:835:880))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (419:451:485)(427:456:487))
          (PORT IN3 (1111:1192:1278)(1130:1201:1277))
          (PORT IN5 (521:563:606)(536:575:616))
          (PORT IN6 (221:237:254)(208:220:233))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a126_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1030:1093:1160)(1058:1120:1186))
          (PORT IN3 (827:888:954)(835:890:949))
          (PORT IN5 (234:256:278)(227:247:268))
          (PORT IN6 (222:235:250)(208:218:228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a127_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (711:755:800)(727:766:808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (822:896:971)(831:893:959))
          (PORT IN3 (606:648:694)(625:664:704))
          (PORT IN5 (721:776:835)(731:784:840))
          (PORT IN6 (244:261:280)(231:243:256))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:692:728)(661:691:723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (858:915:977)(882:937:996))
          (PORT IN3 (721:775:833)(732:782:835))
          (PORT IN5 (916:982:1053)(927:987:1053))
          (PORT IN6 (725:772:822)(739:780:823))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a129_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:795:842)(745:783:824))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (475:504:535)(482:509:538))
          (PORT IN3 (988:1047:1110)(1019:1071:1126))
          (PORT IN5 (228:243:259)(213:224:236))
          (PORT IN6 (222:235:250)(208:218:228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a130_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (559:586:614)(564:589:616))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (509:546:586)(505:536:569))
          (PORT IN3 (1080:1155:1233)(1117:1187:1259))
          (PORT IN5 (698:750:805)(694:739:791))
          (PORT IN6 (740:798:859)(751:800:853))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a131_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (570:592:615)(575:594:615))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (607:655:708)(613:658:704))
          (PORT IN3 (871:931:995)(893:949:1006))
          (PORT IN5 (611:658:707)(621:662:705))
          (PORT IN6 (224:241:258)(220:235:250))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a132_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (649:687:725)(654:687:721))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (574:622:675)(567:608:652))
          (PORT IN3 (894:962:1032)(922:985:1050))
          (PORT IN7 (327:347:369)(322:340:358))
          (PORT IN8 (310:332:356)(301:321:342))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a133_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (570:592:615)(575:594:615))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x18y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (681:728:775)(702:743:787))
          (PORT IN3 (907:976:1048)(935:1000:1067))
          (PORT IN7 (208:223:238)(196:207:219))
          (PORT IN8 (214:232:251)(208:223:240))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a134_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (651:679:711)(655:679:705))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x18y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (621:672:725)(622:666:712))
          (PORT IN3 (920:989:1062)(947:1012:1078))
          (PORT IN5 (335:356:377)(326:344:363))
          (PORT IN6 (420:441:465)(414:434:455))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a135_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (626:661:697)(628:657:687))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (615:657:702)(628:668:709))
          (PORT IN3 (1190:1271:1357)(1221:1294:1369))
          (PORT IN5 (721:778:838)(733:784:840))
          (PORT IN6 (695:741:788)(717:760:805))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a136_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (647:684:722)(653:682:712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x33y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1072:1156:1243)(1077:1150:1227))
          (PORT IN3 (956:1024:1099)(966:1025:1087))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x27y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (515:544:575)(516:541:568))
          (PORT IN4 (405:432:461)(409:435:464))
          (PORT IN5 (712:796:883)(745:838:933))
          (PORT IN6 (510:541:574)(523:549:578))
          (PORT IN8 (316:339:364)(311:330:350))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x50y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (573:620:670)(560:597:637))
          (PORT IN2 (928:991:1058)(960:1019:1084))
          (PORT IN3 (1164:1239:1320)(1196:1269:1349))
          (PORT IN4 (787:841:898)(792:838:886))
          (PORT IN5 (790:856:923)(816:876:939))
          (PORT IN8 (404:438:474)(408:438:471))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x41y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (844:914:989)(832:893:955))
          (PORT IN2 (562:602:644)(560:593:628))
          (PORT IN4 (1032:1096:1165)(1049:1106:1168))
          (PORT IN6 (739:777:818)(753:787:824))
          (PORT IN7 (838:886:940)(856:902:953))
          (PORT IN8 (785:848:917)(775:828:884))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x47y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1011:1087:1170)(987:1045:1110))
          (PORT IN7 (665:701:738)(680:713:750))
          (PORT IN8 (919:990:1065)(943:1008:1079))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x53y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (896:963:1035)(895:953:1015))
          (PORT IN2 (695:740:790)(707:749:793))
          (PORT IN5 (514:545:578)(506:533:562))
          (PORT IN6 (321:345:370)(321:343:366))
          (PORT IN7 (931:986:1044)(966:1017:1074))
          (PORT IN8 (785:844:904)(794:844:901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x19y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (672:716:762)(671:710:752))
          (PORT IN3 (992:1069:1148)(1005:1075:1148))
          (PORT IN5 (729:784:844)(724:773:826))
          (PORT IN6 (626:673:722)(635:677:721))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a153_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (655:684:715)(659:684:710))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (780:832:885)(806:853:903))
          (PORT IN3 (813:875:940)(833:891:950))
          (PORT IN5 (309:335:362)(300:322:346))
          (PORT IN6 (206:222:238)(192:205:218))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a154_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x13y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (438:468:501)(427:451:477))
          (PORT IN2 (803:872:943)(810:875:943))
          (PORT IN3 (322:346:371)(316:336:357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x14y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (550:586:625)(566:602:639))
          (PORT IN6 (615:658:705)(626:666:711))
          (PORT IN8 (435:465:496)(427:452:478))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x19y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (922:978:1038)(942:995:1053))
          (PORT IN3 (825:887:952)(842:898:956))
          (PORT IN5 (744:793:844)(762:805:852))
          (PORT IN6 (427:458:492)(425:454:483))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a157_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:605)(558:584:611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (875:933:992)(883:936:992))
          (PORT IN3 (900:972:1047)(908:972:1039))
          (PORT IN7 (323:349:375)(314:336:359))
          (PORT IN8 (418:451:487)(415:447:479))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a158_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (649:687:725)(654:687:721))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x20y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (770:819:871)(774:819:867))
          (PORT IN3 (895:965:1036)(899:962:1028))
          (PORT IN7 (247:265:284)(244:260:277))
          (PORT IN8 (678:730:786)(677:724:776))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a159_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (545:576:610)(555:585:617))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (521:566:613)(515:553:592))
          (PORT IN3 (1014:1090:1170)(1048:1120:1194))
          (PORT IN5 (754:808:864)(750:795:843))
          (PORT IN6 (679:730:784)(683:726:773))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a160_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (570:592:615)(575:594:615))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (862:922:985)(875:931:990))
          (PORT IN3 (995:1070:1149)(1007:1077:1151))
          (PORT IN5 (689:741:797)(680:724:772))
          (PORT IN6 (399:423:449)(392:412:435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a161_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (655:691:729)(657:690:724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x38y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1068:1143:1224)(1079:1146:1218))
          (PORT IN3 (989:1057:1130)(1011:1076:1145))
          (PORT IN7 (229:246:263)(214:227:240))
          (PORT IN8 (687:741:797)(697:747:799))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a162_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (860:907:958)(884:925:970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x13y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (756:812:873)(758:806:859))
          (PORT IN3 (955:1032:1114)(978:1057:1138))
          (PORT IN5 (608:642:678)(623:656:693))
          (PORT IN6 (618:653:691)(623:656:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a163_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:575:599)(559:579:601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (432:463:496)(439:467:498))
          (PORT IN3 (815:873:935)(833:884:937))
          (PORT IN5 (747:797:851)(754:801:852))
          (PORT IN6 (231:247:264)(217:229:243))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a164_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (631:670:709)(631:664:700))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (578:619:660)(592:628:666))
          (PORT IN3 (1003:1079:1159)(1039:1111:1185))
          (PORT IN5 (542:577:615)(548:580:615))
          (PORT IN6 (222:235:250)(208:218:228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a165_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (559:586:614)(564:589:616))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (410:447:485)(408:441:474))
          (PORT IN3 (518:557:596)(522:557:592))
          (PORT IN5 (730:780:833)(725:767:814))
          (PORT IN6 (314:339:365)(305:327:350))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a166_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (561:585:610)(564:586:609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x15y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (414:453:493)(413:447:482))
          (PORT IN3 (721:773:827)(742:791:842))
          (PORT IN5 (807:862:921)(823:876:931))
          (PORT IN6 (238:253:270)(234:248:264))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a167_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (527:554:583)(531:557:583))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x15y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (683:730:778)(678:719:763))
          (PORT IN3 (623:673:727)(638:687:737))
          (PORT IN5 (334:360:388)(327:349:372))
          (PORT IN6 (227:244:261)(214:226:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a168_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (536:562:588)(543:565:588))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (322:343:366)(324:344:366))
          (PORT IN3 (751:806:865)(766:816:870))
          (PORT IN5 (719:768:823)(737:781:830))
          (PORT IN6 (418:450:483)(419:446:477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a169_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:915:963)(866:907:950))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x16y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (336:362:389)(335:358:383))
          (PORT IN3 (712:765:821)(721:767:814))
          (PORT IN7 (329:355:382)(323:345:369))
          (PORT IN8 (701:757:815)(720:771:826))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a170_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:578:605)(559:581:604))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x16y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (314:345:376)(305:330:356))
          (PORT IN3 (698:751:805)(719:766:816))
          (PORT IN7 (214:233:252)(203:216:230))
          (PORT IN8 (232:248:264)(219:231:243))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a171_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (757:797:838)(773:809:846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x13y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1117:1194:1274)(1152:1223:1301))
          (PORT IN7 (325:348:372)(322:340:359))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a173_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (544:567:592)(548:570:594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x16y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (227:243:260)(222:236:252))
          (PORT IN3 (849:911:978)(872:930:992))
          (PORT IN7 (446:477:510)(442:468:498))
          (PORT IN8 (737:787:841)(732:777:825))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a174_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (532:559:587)(535:558:582))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x16y71
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (542:580:621)(557:592:630))
          (PORT IN4 (511:541:576)(511:538:568))
          (PORT IN5 (874:945:1020)(893:963:1041))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
    )))
 // C_///AND/    Pos: x20y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (638:681:727)(660:700:742))
          (PORT IN4 (775:832:892)(761:807:856))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x14y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (863:922:986)(871:924:982))
          (PORT IN7 (891:951:1016)(897:948:1003))
          (PORT IN8 (452:490:528)(461:496:532))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x18y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (432:462:494)(440:469:498))
          (PORT IN6 (690:733:780)(695:735:777))
          (PORT IN8 (426:459:495)(424:453:486))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x15y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (747:797:852)(755:802:853))
          (PORT IN7 (327:353:379)(319:341:364))
          (PORT IN8 (690:736:786)(701:744:787))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x17y57
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (437:467:499)(445:474:504))
          (PORT IN4 (587:626:667)(592:629:669))
          (PORT IN5 (946:1011:1079)(970:1029:1092))
          (PORT IN6 (1085:1158:1235)(1106:1172:1242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_AND////    Pos: x21y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (541:578:619)(551:589:630))
          (PORT IN6 (325:349:374)(315:335:357))
          (PORT IN7 (709:753:802)(712:754:800))
          (PORT IN8 (229:244:260)(224:238:254))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x20y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (430:461:493)(434:459:485))
          (PORT IN2 (878:947:1022)(878:939:1006))
          (PORT IN4 (946:1013:1083)(984:1045:1110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x16y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (503:548:595)(490:528:570))
          (PORT IN7 (483:514:548)(487:516:548))
          (PORT IN8 (840:898:960)(862:914:970))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x16y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:851:922)(801:868:940))
          (PORT IN3 (413:442:472)(404:426:451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND/D//AND/D    Pos: x16y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (643:685:731)(654:694:737))
          (PORT IN7 (562:601:640)(564:600:637))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a190_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (645:680:716)(651:680:712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (536:573:613)(542:576:612))
          (PORT IN4 (808:867:931)(805:857:912))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a190_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (645:680:716)(651:680:712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (694:746:799)(677:719:765))
          (PORT IN8 (528:565:605)(525:556:591))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a192_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (769:819:872)(765:808:856))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (589:636:684)(567:603:642))
          (PORT IN4 (532:570:611)(530:563:598))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a192_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (769:819:872)(765:808:856))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x15y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (809:859:913)(833:882:936))
          (PORT IN7 (441:477:515)(441:473:508))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a193_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:812:866)(757:802:850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (520:562:605)(518:555:593))
          (PORT IN2 (1211:1290:1373)(1254:1327:1407))
          (PORT IN4 (506:541:579)(506:539:576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a193_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:812:866)(757:802:850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x25y44
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:812:868)(778:825:875))
          (PORT IN4 (683:733:786)(688:732:780))
          (PORT IN5 (725:775:827)(738:783:831))
          (PORT IN6 (838:893:952)(840:888:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///AND/    Pos: x21y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (428:462:498)(427:456:487))
          (PORT IN2 (319:338:360)(313:329:347))
          (PORT IN3 (667:718:774)(660:704:750))
          (PORT IN4 (786:860:937)(771:833:900))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x24y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (911:974:1041)(935:992:1050))
          (PORT IN6 (1053:1125:1202)(1088:1157:1230))
          (PORT IN8 (1015:1092:1174)(1042:1111:1185))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a197_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (689:724:760)(688:718:750))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////D    Pos: x25y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (333:358:384)(325:346:367))
          (PORT IN6 (946:1019:1095)(964:1030:1101))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a198_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (708:744:782)(719:752:788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x24y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1087:1160:1236)(1118:1184:1255))
          (PORT IN8 (809:866:924)(828:881:937))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a200_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (689:724:760)(688:718:750))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:575:614)(555:589:625))
          (PORT IN3 (972:1039:1109)(996:1056:1120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a200_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (689:724:760)(688:718:750))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x40y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (827:899:976)(827:889:954))
          (PORT IN3 (528:567:609)(533:569:605))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a201_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:839:873)(822:850:881))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x25y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (492:531:572)(498:535:572))
          (PORT IN8 (1260:1346:1437)(1304:1387:1472))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a202_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:753:793)(732:767:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////D    Pos: x30y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (836:893:953)(856:904:955))
          (PORT IN6 (974:1043:1114)(995:1058:1125))
          (PORT IN7 (1031:1095:1164)(1058:1114:1176))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a203_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (757:800:844)(769:808:850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x39y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1036:1123:1216)(1057:1137:1222))
          (PORT IN7 (621:663:708)(616:649:684))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a204_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (792:825:860)(819:848:878))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (927:1008:1094)(941:1015:1093))
          (PORT IN2 (229:243:258)(215:224:235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a204_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (792:825:860)(819:848:878))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x27y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (205:221:237)(191:203:216))
          (PORT IN4 (1250:1326:1409)(1286:1357:1435))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a205_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (978:1039:1103)(984:1039:1100))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x41y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (911:990:1073)(946:1019:1096))
          (PORT IN8 (593:626:664)(600:632:666))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a207_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (961:1007:1055)(986:1027:1072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (800:873:950)(829:895:964))
          (PORT IN4 (417:448:482)(416:442:470))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a207_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (961:1007:1055)(986:1027:1072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x18y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (708:766:828)(715:770:828))
          (PORT IN3 (1021:1090:1161)(1056:1119:1183))
          (PORT IN7 (232:246:261)(220:231:242))
          (PORT IN8 (699:754:812)(715:767:823))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a208_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (626:661:697)(628:657:687))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x13y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (593:638:686)(579:616:655))
          (PORT IN3 (1078:1141:1208)(1115:1174:1238))
          (PORT IN5 (509:552:597)(504:542:581))
          (PORT IN6 (671:716:764)(676:717:761))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a209_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (550:572:594)(556:576:597))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x15y57
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (632:674:720)(632:670:713))
          (PORT IN3 (962:1035:1111)(989:1057:1128))
          (PORT IN5 (730:780:834)(723:769:817))
          (PORT IN6 (626:663:702)(621:651:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a210_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (751:790:833)(760:797:837))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x18y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:446:484)(418:452:487))
          (PORT IN3 (1137:1211:1291)(1153:1218:1287))
          (PORT IN5 (603:650:699)(580:615:653))
          (PORT IN6 (516:547:581)(521:551:582))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a211_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (632:667:704)(634:664:696))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x13y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (937:999:1066)(959:1019:1085))
          (PORT IN6 (235:250:267)(234:247:262))
          (PORT IN7 (331:355:380)(323:342:363))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a212_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (544:567:592)(548:570:594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x20y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1034:1105:1179)(1059:1126:1198))
          (PORT IN8 (653:706:764)(647:695:747))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a214_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:695:732)(662:695:729))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (520:556:595)(519:550:584))
          (PORT IN2 (899:961:1028)(922:980:1042))
          (PORT IN3 (670:717:768)(662:705:751))
          (PORT IN4 (882:940:1001)(887:939:995))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a214_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:695:732)(662:695:729))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x27y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (530:564:601)(538:570:604))
          (PORT IN8 (1125:1211:1301)(1154:1230:1312))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a216_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:795:842)(745:783:824))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (792:846:905)(807:857:909))
          (PORT IN4 (728:776:827)(734:775:818))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a216_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:795:842)(745:783:824))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x36y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (806:871:938)(806:863:924))
          (PORT IN7 (852:914:980)(849:906:968))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a217_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:942:998)(903:956:1012))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (748:804:864)(740:791:846))
          (PORT IN4 (896:949:1008)(898:949:1005))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a217_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:942:998)(903:956:1012))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x45y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (761:821:886)(747:798:854))
          (PORT IN7 (793:847:904)(796:843:895))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x39y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1023:1108:1196)(1056:1129:1206))
          (PORT IN4 (965:1032:1104)(974:1031:1093))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x25y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1234:1350:1472)(1271:1389:1511))
          (PORT IN8 (647:694:745)(641:683:729))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x57y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (667:714:764)(661:702:747))
          (PORT IN3 (1381:1472:1572)(1428:1513:1603))
          (PORT IN5 (698:754:816)(700:754:811))
          (PORT IN6 (437:466:497)(447:474:505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a221_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1053:1106:1163)(1085:1132:1182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x37y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (509:543:581)(496:525:558))
          (PORT IN2 (1052:1121:1195)(1087:1155:1226))
          (PORT IN4 (460:491:523)(463:492:524))
          (PORT IN5 (694:745:797)(700:742:787))
          (PORT IN7 (549:583:621)(548:579:613))
          (PORT IN8 (819:873:931)(832:881:936))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a222_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (872:918:965)(893:935:979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x61y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (892:956:1021)(909:967:1030))
          (PORT IN2 (510:541:576)(510:538:567))
          (PORT IN3 (1023:1095:1172)(1030:1098:1169))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x58y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (955:1027:1102)(963:1025:1093))
          (PORT IN6 (938:1011:1086)(963:1030:1100))
          (PORT IN7 (707:751:800)(716:753:795))
          (PORT IN8 (959:1031:1107)(964:1026:1093))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x35y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (763:815:870)(754:799:847))
          (PORT IN4 (421:460:502)(402:431:460))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x40y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (897:957:1019)(918:971:1029))
          (PORT IN6 (527:573:620)(521:558:599))
          (PORT IN7 (641:685:733)(653:694:737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (419:459:500)(407:438:472))
          (PORT IN3 (530:568:609)(536:571:607))
          (PORT IN4 (783:834:889)(787:832:880))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x34y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (872:930:992)(889:945:1003))
          (PORT IN3 (591:640:691)(583:628:674))
          (PORT IN8 (644:694:745)(647:691:736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND/D//AND/D    Pos: x41y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (914:967:1027)(932:981:1034))
          (PORT IN6 (418:443:470)(410:433:457))
          (PORT IN7 (773:839:906)(768:822:882))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a232_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:944:992)(924:963:1002))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (800:856:915)(803:848:898))
          (PORT IN2 (320:347:375)(312:335:361))
          (PORT IN3 (946:1006:1070)(950:1003:1062))
          (PORT IN4 (542:578:616)(560:595:632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a232_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:944:992)(924:963:1002))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x18y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (779:838:899)(796:847:901))
          (PORT IN6 (683:730:780)(702:748:798))
          (PORT IN7 (422:449:477)(429:456:483))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (603:648:697)(591:629:671))
          (PORT IN3 (863:920:982)(891:949:1009))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x13y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (339:367:396)(331:353:378))
          (PORT IN7 (622:671:724)(632:678:726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x15y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (716:760:808)(725:766:811))
          (PORT IN2 (869:935:1001)(894:951:1012))
          (PORT IN4 (529:558:591)(527:553:581))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x14y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (339:360:382)(330:347:365))
          (PORT IN8 (319:346:374)(308:332:358))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x21y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (887:949:1012)(903:956:1014))
          (PORT IN3 (1096:1173:1256)(1144:1220:1299))
          (PORT IN5 (530:563:597)(535:564:597))
          (PORT IN6 (425:449:477)(419:440:463))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a237_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (743:779:820)(755:790:827))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x32y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (920:982:1045)(942:997:1055))
          (PORT IN3 (815:873:937)(823:874:931))
          (PORT IN7 (214:233:252)(203:216:230))
          (PORT IN8 (219:235:251)(213:227:242))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a238_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1033:1100)(977:1033:1092))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x32y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:990:1055)(950:1006:1065))
          (PORT IN3 (665:710:759)(678:718:760))
          (PORT IN7 (340:362:385)(339:359:381))
          (PORT IN8 (888:945:1007)(899:951:1006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a239_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (832:877:923)(846:888:933))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x32y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:974:1036)(927:979:1034))
          (PORT IN3 (720:774:831)(728:778:832))
          (PORT IN7 (347:372:398)(337:356:376))
          (PORT IN8 (919:984:1054)(950:1014:1080))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a240_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (728:769:811)(746:781:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x32y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (910:973:1038)(927:980:1036))
          (PORT IN3 (929:1002:1076)(946:1012:1080))
          (PORT IN7 (236:249:263)(230:242:254))
          (PORT IN8 (400:428:457)(395:419:445))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a241_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:795:834)(780:814:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (852:903:956)(865:912:964))
          (PORT IN3 (809:876:947)(810:870:934))
          (PORT IN5 (716:767:822)(711:757:805))
          (PORT IN6 (255:268:282)(251:263:275))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a242_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (567:591:617)(572:595:618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1018:1104:1191)(1040:1114:1194))
          (PORT IN3 (409:437:467)(411:436:461))
          (PORT IN5 (681:733:789)(694:743:795))
          (PORT IN6 (713:759:809)(730:771:818))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a243_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (800:842:885)(812:847:885))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (652:696:745)(672:715:761))
          (PORT IN3 (312:337:364)(297:315:336))
          (PORT IN5 (332:354:378)(322:341:362))
          (PORT IN6 (208:221:236)(195:205:216))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a244_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (739:782:827)(758:801:846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x30y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (765:816:870)(780:828:878))
          (PORT IN3 (830:889:952)(843:899:959))
          (PORT IN7 (800:844:891)(798:834:874))
          (PORT IN8 (726:776:831)(739:785:835))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a245_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (743:787:832)(763:806:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x60y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (709:751:796)(710:745:786))
          (PORT IN3 (704:751:803)(721:766:814))
          (PORT IN5 (616:661:709)(603:640:679))
          (PORT IN6 (303:330:359)(295:317:341))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a246_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1191:1248:1309)(1238:1290:1344))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x40y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (958:1026:1095)(969:1028:1092))
          (PORT IN3 (1004:1077:1156)(1015:1078:1146))
          (PORT IN7 (222:236:251)(208:220:232))
          (PORT IN8 (613:669:728)(625:679:735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a247_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (849:891:938)(869:908:947))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x58y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (333:355:378)(331:352:374))
          (PORT IN7 (439:460:484)(430:451:472))
          (PORT IN8 (834:891:952)(855:905:959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_AND////    Pos: x62y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (893:958:1026)(918:975:1037))
          (PORT IN8 (476:512:551)(463:493:528))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x60y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a251_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (697:752:811)(706:759:816))
          (PORT IN2 (734:779:825)(755:796:840))
          (PORT IN4 (944:1015:1087)(939:995:1058))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x61y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (788:853:920)(800:853:911))
          (PORT IN5 (589:641:695)(589:638:691))
          (PORT IN7 (615:658:705)(627:667:708))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x61y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (604:642:686)(598:633:671))
          (PORT IN6 (711:759:811)(714:760:810))
          (PORT IN8 (716:766:820)(713:762:815))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x58y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (445:473:503)(447:472:497))
          (PORT IN4 (413:443:474)(411:437:465))
          (PORT IN7 (696:744:795)(694:738:785))
          (PORT IN8 (584:620:660)(590:623:660))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x61y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a255_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (407:440:475)(403:433:467))
          (PORT IN2 (575:626:678)(560:600:646))
          (PORT IN3 (704:745:789)(720:757:799))
          (PORT IN4 (210:225:241)(196:208:221))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x60y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (438:467:497)(445:471:499))
          (PORT IN3 (1062:1133:1207)(1096:1160:1228))
          (PORT IN4 (877:946:1019)(869:927:990))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x63y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a261_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:620:667)(551:587:627))
          (PORT IN2 (1045:1120:1200)(1056:1119:1187))
          (PORT IN3 (794:851:908)(820:871:925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x54y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (792:849:910)(803:851:905))
          (PORT IN7 (431:464:497)(431:459:490))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x32y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (679:741:806)(697:755:816))
          (PORT IN7 (414:444:476)(396:420:445))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a264_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (953:1007:1062)(977:1030:1085))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x31y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (603:679:758)(614:696:782))
          (PORT IN7 (716:767:822)(712:755:801))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a265_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (720:760:802)(739:774:810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (712:794:880)(729:818:912))
          (PORT IN2 (220:233:247)(206:216:226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a265_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (720:760:802)(739:774:810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x39y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (997:1065:1139)(1027:1088:1154))
          (PORT IN2 (991:1065:1144)(1005:1067:1136))
          (PORT IN3 (1011:1081:1155)(1025:1087:1154))
          (PORT IN4 (858:927:998)(886:946:1012))
          (PORT IN5 (787:844:904)(793:841:894))
          (PORT IN6 (966:1030:1100)(980:1037:1097))
          (PORT IN7 (497:546:596)(505:548:595))
          (PORT IN8 (709:752:797)(724:764:805))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (198:213:229)(196:215:235))  // in 1 out 1
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a266_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (874:919:965)(887:926:966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x45y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (210:226:243)(198:209:221))
          (PORT IN7 (678:718:762)(688:724:763))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a268_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:999:1054)(977:1029:1084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (215:230:247)(213:227:242))
          (PORT IN3 (941:995:1053)(975:1025:1078))
          (PORT IN4 (630:668:709)(641:676:712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a268_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:999:1054)(977:1029:1084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x48y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a269_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (497:536:577)(495:528:564))
          (PORT IN4 (1205:1293:1385)(1241:1319:1403))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a269_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (798:833:869)(820:850:883))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x32y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (684:748:814)(690:748:808))
          (PORT IN8 (848:901:959)(867:918:972))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a270_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (728:769:811)(746:781:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (792:862:935)(804:868:935))
          (PORT IN4 (756:798:843)(784:826:871))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a270_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (728:769:811)(746:781:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x48y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (513:555:599)(519:556:595))
          (PORT IN8 (1095:1177:1263)(1124:1196:1273))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a272_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (798:833:869)(820:850:883))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////D    Pos: x53y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (523:550:578)(536:561:587))
          (PORT IN6 (535:565:596)(551:577:605))
          (PORT IN8 (670:715:765)(693:737:785))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a273_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (757:790:826)(777:807:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x65y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (897:986:1081)(912:990:1072))
          (PORT IN7 (323:349:377)(316:338:362))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a274_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (759:792:826)(779:808:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (785:868:956)(792:864:939))
          (PORT IN2 (320:343:367)(318:341:365))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a274_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (759:792:826)(779:808:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x57y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a275_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (722:783:847)(726:780:836))
          (PORT IN3 (1206:1287:1369)(1258:1330:1408))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x50y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1171:1255:1345)(1217:1296:1378))
          (PORT IN7 (678:725:775)(685:727:773))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x62y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (868:930:997)(865:922:982))
          (PORT IN7 (333:354:376)(335:354:374))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a277_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1096:1147:1201)(1104:1149:1198))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x68y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (964:1047:1135)(1002:1078:1157))
          (PORT IN8 (670:714:763)(686:729:775))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a280_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (764:796:830)(786:814:845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a280_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (859:936:1017)(890:960:1032))
          (PORT IN4 (668:715:763)(684:728:774))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a280_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (764:796:830)(786:814:845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x49y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (239:254:271)(234:247:261))
          (PORT IN7 (1356:1444:1537)(1398:1477:1562))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a281_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1007:1060)(983:1034:1087))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a281_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (805:862:922)(829:880:935))
          (PORT IN3 (1247:1329:1415)(1283:1355:1433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a281_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1007:1060)(983:1034:1087))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x46y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (614:661:712)(616:655:697))
          (PORT IN3 (1153:1230:1311)(1180:1249:1324))
          (PORT IN7 (728:772:819)(736:774:819))
          (PORT IN8 (727:780:834)(738:787:838))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a282_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1005:1051)(992:1036:1082))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x46y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (565:601:638)(580:613:649))
          (PORT IN3 (1142:1219:1300)(1170:1238:1311))
          (PORT IN7 (407:430:454)(402:421:442))
          (PORT IN8 (641:686:734)(657:697:741))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a283_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1017:1074:1134)(1040:1093:1149))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x48y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (321:349:378)(304:324:345))
          (PORT IN3 (1090:1159:1232)(1125:1189:1257))
          (PORT IN7 (701:745:794)(718:758:802))
          (PORT IN8 (881:941:1006)(888:945:1005))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a284_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1045:1099:1154)(1072:1122:1176))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x51y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (413:442:472)(412:437:463))
          (PORT IN6 (832:894:960)(836:892:951))
          (PORT IN7 (1031:1091:1159)(1054:1112:1172))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a285_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1051:1112:1173)(1081:1137:1196))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a285_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (426:456:487)(426:450:476))
          (PORT IN2 (953:1031:1113)(982:1051:1125))
          (PORT IN3 (923:977:1038)(940:991:1044))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a285_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1051:1112:1173)(1081:1137:1196))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x20y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (671:718:769)(680:726:778))
          (PORT IN7 (216:233:250)(201:212:225))
          (PORT IN8 (985:1044:1109)(1009:1065:1127))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a287_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (569:595:621)(570:593:618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a287_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (408:439:471)(398:422:450))
          (PORT IN3 (323:345:368)(312:329:349))
          (PORT IN4 (857:912:971)(882:930:980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a287_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (569:595:621)(570:593:618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x17y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (415:444:477)(423:454:486))
          (PORT IN6 (308:328:348)(301:317:335))
          (PORT IN7 (411:441:473)(411:439:469))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a288_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a288_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (419:448:479)(420:444:471))
          (PORT IN2 (206:220:234)(193:203:214))
          (PORT IN3 (517:553:592)(524:558:594))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a288_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR/D///    Pos: x14y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (308:333:361)(311:335:362))
          (PORT IN7 (691:744:801)(684:731:780))
          (PORT IN8 (619:656:697)(621:656:694))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a289_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (610:646:685)(615:645:679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (245:262:280)(235:251:268))
          (PORT IN6 (613:653:695)(629:666:705))
          (PORT IN7 (348:376:406)(337:362:389))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a292_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:578:605)(559:581:604))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a292_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (238:255:274)(231:247:264))
          (PORT IN2 (507:541:577)(517:548:581))
          (PORT IN3 (460:494:531)(455:487:521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a292_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:578:605)(559:581:604))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x17y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a293_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (805:854:907)(824:868:916))
          (PORT IN3 (1003:1070:1140)(1032:1092:1157))
          (PORT IN4 (400:432:468)(399:426:456))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a293_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (612:646:682)(614:643:673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///OR/D    Pos: x16y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (340:363:387)(340:360:381))
          (PORT IN3 (818:877:941)(817:867:919))
          (PORT IN4 (318:337:359)(313:329:346))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a294_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (612:648:686)(613:645:678))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x53y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (984:1047:1112)(1008:1064:1124))
          (PORT IN8 (407:435:466)(420:448:478))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a295_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1148:1212)(1126:1178:1233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a295_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (515:552:592)(524:559:597))
          (PORT IN2 (342:362:382)(341:359:379))
          (PORT IN3 (553:584:618)(563:593:624))
          (PORT IN4 (866:920:980)(876:925:978))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a295_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1148:1212)(1126:1178:1233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x58y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (826:887:952)(843:899:957))
          (PORT IN8 (978:1044:1117)(996:1055:1119))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a297_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1074:1125:1181)(1100:1146:1194))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a297_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1276:1362:1457)(1312:1393:1479))
          (PORT IN4 (521:557:594)(534:567:604))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a297_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1074:1125:1181)(1100:1146:1194))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x17y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (220:237:254)(206:218:230))
          (PORT IN4 (422:451:482)(432:461:492))
          (PORT IN5 (229:247:265)(214:228:242))
          (PORT IN6 (319:342:365)(311:330:351))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a299_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (612:646:682)(614:643:673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x47y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (883:935:992)(898:943:994))
          (PORT IN6 (238:251:266)(226:237:248))
          (PORT IN8 (609:655:704)(617:659:704))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x44y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1032:1121:1214)(1041:1118:1198))
          (PORT IN6 (951:1011:1075)(960:1014:1072))
          (PORT IN7 (1755:1875:2002)(1813:1924:2039))
          (PORT IN8 (978:1060:1144)(1006:1078:1152))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x18y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1069:1142:1220)(1104:1173:1245))
          (PORT IN4 (501:544:591)(504:540:580))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x20y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (336:361:386)(335:357:380))
          (PORT IN6 (214:233:253)(201:216:233))
          (PORT IN7 (790:849:912)(787:840:896))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (208:227:247)(195:209:225))
          (PORT IN3 (683:736:792)(675:721:770))
          (PORT IN4 (498:528:561)(499:525:553))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x17y53
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (328:350:374)(329:350:372))
          (PORT IN3 (561:594:630)(568:599:632))
          (PORT IN5 (710:764:823)(704:749:797))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
    )))
 // C_AND///AND/    Pos: x17y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (358:388:421)(354:384:415))
          (PORT IN6 (515:555:598)(521:559:599))
          (PORT IN8 (541:573:608)(549:581:614))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a310_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (811:868:928)(832:886:943))
          (PORT IN4 (239:253:267)(233:245:259))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b/D///    Pos: x28y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (801:851:905)(827:875:928))
          (PORT IN3 (495:531:570)(493:526:561))
          (PORT IN5 (213:227:243)(200:210:221))
          (PORT IN6 (612:650:693)(618:653:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a311_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (795:839:887)(809:848:889))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1260:1334:1410)(1298:1368:1445))
          (PORT IN3 (1009:1086:1169)(1022:1093:1168))
          (PORT IN5 (707:761:819)(701:750:801))
          (PORT IN6 (316:340:365)(309:331:354))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a312_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (714:750:789)(731:766:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (709:753:801)(728:770:816))
          (PORT IN3 (212:226:241)(198:208:219))
          (PORT IN5 (221:240:260)(214:232:251))
          (PORT IN6 (222:237:254)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a313_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (741:777:813)(760:794:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1218:1315:1414)(1252:1338:1431))
          (PORT IN3 (219:233:248)(204:215:226))
          (PORT IN5 (740:791:848)(756:803:854))
          (PORT IN6 (336:358:382)(338:358:380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a314_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:853:903)(818:859:902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (514:555:599)(518:554:594))
          (PORT IN3 (956:1021:1089)(966:1026:1088))
          (PORT IN5 (470:504:540)(477:510:545))
          (PORT IN6 (206:222:238)(192:205:218))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a315_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:796:839)(782:818:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (932:991:1053)(969:1025:1084))
          (PORT IN3 (658:711:766)(665:715:768))
          (PORT IN5 (832:895:960)(841:897:958))
          (PORT IN6 (702:757:816)(711:760:813))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a316_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:579:604)(561:584:608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///OR/    Pos: x22y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a317_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (344:367:392)(347:367:389))
          (PORT IN4 (805:856:914)(823:872:922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x18y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (887:949:1013)(912:974:1039))
          (PORT IN8 (599:634:673)(605:637:672))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a319_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (690:738:789)(699:743:789))
          (PORT IN2 (454:492:532)(452:487:523))
          (PORT IN3 (524:557:592)(534:564:598))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x25y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (863:919:979)(891:944:1000))
          (PORT IN7 (680:732:788)(688:737:791))
          (PORT IN8 (1025:1088:1158)(1052:1112:1178))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x36y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (801:862:926)(808:865:927))
          (PORT IN3 (842:907:978)(827:881:940))
          (PORT IN7 (429:457:487)(429:454:481))
          (PORT IN8 (915:974:1035)(947:1002:1060))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a322_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:841:883)(825:862:902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x38y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1041:1117:1200)(1028:1094:1163))
          (PORT IN3 (884:935:990)(901:946:995))
          (PORT IN7 (233:248:263)(227:240:254))
          (PORT IN8 (218:235:253)(213:229:245))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a323_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (752:788:824)(773:804:838))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x33y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (222:236:252)(216:229:242))
          (PORT IN3 (939:1001:1067)(966:1023:1083))
          (PORT IN5 (573:615:661)(559:593:631))
          (PORT IN6 (239:255:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a324_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (939:989:1040)(970:1014:1060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (812:875:941)(810:864:922))
          (PORT IN3 (862:915:972)(881:928:977))
          (PORT IN5 (739:790:847)(758:806:858))
          (PORT IN6 (325:348:373)(320:340:362))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a325_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1027:1076)(1002:1045:1090))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x50y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1482:1583:1692)(1513:1602:1700))
          (PORT IN3 (222:237:254)(218:231:245))
          (PORT IN4 (312:337:364)(304:324:346))
          (PORT IN7 (1183:1250:1320)(1226:1291:1360))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a326_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1027:1085:1146)(1051:1104:1160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x52y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1317:1393:1474)(1378:1448:1523))
          (PORT IN3 (651:691:734)(661:698:736))
          (PORT IN7 (221:236:253)(208:219:232))
          (PORT IN8 (723:776:830)(740:787:837))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a327_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1060:1120:1180)(1089:1145:1204))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x20y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (812:873:937)(831:886:944))
          (PORT IN3 (913:982:1054)(937:1000:1066))
          (PORT IN7 (221:237:254)(216:231:248))
          (PORT IN8 (797:851:911)(812:867:924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a328_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (582:604:628)(584:605:627))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x51y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (816:872:930)(851:903:959))
          (PORT IN3 (953:1009:1070)(967:1018:1072))
          (PORT IN5 (722:770:824)(740:787:837))
          (PORT IN6 (700:757:817)(693:743:797))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a329_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1165:1224:1284)(1201:1253:1308))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x51y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (799:851:905)(824:870:918))
          (PORT IN3 (935:992:1054)(951:1002:1057))
          (PORT IN5 (211:228:245)(196:209:223))
          (PORT IN6 (238:254:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a330_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1051:1112:1175)(1076:1135:1195))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x57y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (714:759:807)(715:754:796))
          (PORT IN3 (1259:1341:1432)(1307:1388:1472))
          (PORT IN5 (337:370:404)(329:358:388))
          (PORT IN6 (239:255:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a331_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1072:1122:1175)(1110:1152:1198))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x50y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (686:742:801)(668:714:762))
          (PORT IN3 (1357:1443:1535)(1410:1489:1574))
          (PORT IN5 (576:623:672)(569:610:654))
          (PORT IN6 (211:224:237)(200:209:219))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a332_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1144:1211:1283)(1192:1253:1320))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x45y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (787:844:906)(792:842:899))
          (PORT IN4 (520:553:590)(506:532:561))
          (PORT IN5 (727:778:833)(743:790:841))
          (PORT IN6 (797:856:922)(806:859:916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a333_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (936:976:1019)(959:997:1037))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x51y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (545:579:615)(557:590:625))
          (PORT IN3 (248:268:290)(244:263:283))
          (PORT IN4 (1129:1204:1286)(1161:1229:1299))
          (PORT IN5 (1415:1503:1599)(1442:1525:1615))
          (PORT IN6 (885:946:1011)(910:966:1028))
          (PORT IN7 (1104:1180:1258)(1139:1208:1284))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a335_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1170:1229:1289)(1208:1259:1313))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x66y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (633:680:729)(616:654:697))
          (PORT IN3 (1171:1251:1336)(1170:1234:1303))
          (PORT IN4 (839:898:960)(857:906:959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x61y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a337_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (668:717:769)(677:720:766))
          (PORT IN3 (1022:1092:1166)(1050:1113:1179))
          (PORT IN4 (706:752:802)(712:751:793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x60y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (804:864:927)(798:849:902))
          (PORT IN3 (957:1024:1096)(984:1044:1110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x52y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1233:1318:1408)(1248:1323:1403))
          (PORT IN2 (798:861:929)(822:875:931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x59y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (324:345:367)(325:345:366))
          (PORT IN6 (405:433:462)(405:429:455))
          (PORT IN8 (693:741:792)(707:751:798))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a341_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (218:233:249)(214:227:241))
          (PORT IN3 (817:863:912)(829:872:920))
          (PORT IN4 (590:632:677)(597:635:676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x55y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (513:549:587)(518:551:587))
          (PORT IN4 (540:579:621)(546:582:621))
          (PORT IN5 (879:943:1011)(877:933:992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
    )))
 // C_AND///AND/    Pos: x51y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (919:983:1051)(942:999:1062))
          (PORT IN7 (577:622:668)(568:607:649))
          (PORT IN8 (338:361:385)(329:350:371))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (408:439:471)(409:437:465))
          (PORT IN3 (488:523:561)(481:513:547))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///ORAND/D    Pos: x59y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (542:582:625)(546:583:621))
          (PORT IN2 (703:764:828)(697:746:799))
          (PORT IN3 (1101:1181:1267)(1121:1192:1267))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a349_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1079:1131:1187)(1104:1151:1200))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x59y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1012:1086:1163)(1039:1108:1181))
          (PORT IN6 (894:956:1022)(909:966:1028))
          (PORT IN8 (481:522:565)(466:500:538))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x71y55
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (435:461:489)(442:469:497))
          (PORT IN4 (346:367:389)(346:366:388))
          (PORT IN7 (708:761:818)(706:750:800))
          (PORT IN8 (225:240:257)(213:225:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////D    Pos: x67y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (344:370:398)(330:351:372))
          (PORT IN4 (721:782:847)(694:746:798))
          (PORT IN5 (616:668:721)(604:647:692))
          (PORT IN6 (632:683:737)(622:668:717))
          (PORT IN7 (323:348:374)(314:336:359))
          (PORT IN8 (604:636:672)(611:642:673))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a352_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1238:1301:1368)(1266:1324:1386))
          (PORT EN (869:924:983)(887:935:989))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x64y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1004:1076:1154)(1032:1099:1170))
          (PORT IN5 (713:758:808)(729:772:818))
          (PORT IN6 (865:944:1027)(899:973:1050))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x54y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (320:345:370)(312:332:353))
          (PORT IN7 (1261:1352:1450)(1275:1355:1442))
          (PORT IN8 (702:752:804)(707:748:792))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x63y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (922:995:1073)(931:993:1061))
          (PORT IN7 (801:853:910)(806:852:904))
          (PORT IN8 (713:759:807)(730:770:814))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x62y53
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (664:712:762)(679:723:772))
          (PORT IN7 (220:233:248)(205:215:226))
          (PORT IN8 (596:631:670)(611:646:686))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x59y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1022:1097:1175)(1015:1077:1145))
          (PORT IN6 (409:438:469)(404:427:451))
          (PORT IN7 (334:358:385)(329:350:373))
          (PORT IN8 (416:436:460)(417:438:460))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x51y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1020:1093:1168)(1025:1089:1158))
          (PORT IN2 (804:857:913)(822:871:924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a358_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (977:1023:1070)(1016:1056:1097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x65y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (612:655:701)(608:644:681))
          (PORT IN8 (748:797:847)(775:820:868))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a360_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (931:970:1013)(962:996:1034))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (652:696:744)(651:692:735))
          (PORT IN4 (856:911:967)(890:941:996))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a360_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (931:970:1013)(962:996:1034))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (419:448:478)(421:445:472))
          (PORT IN3 (984:1053:1127)(994:1054:1118))
          (PORT IN5 (225:239:254)(210:221:232))
          (PORT IN6 (227:244:261)(214:226:238))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a361_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (574:596:619)(584:603:623))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x58y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (216:234:254)(211:227:243))
          (PORT IN5 (796:859:925)(815:874:935))
          (PORT IN7 (960:1030:1103)(971:1034:1103))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a362_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1247:1319:1395)(1273:1339:1409))
          (PORT EN (931:998:1070)(929:987:1049))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x54y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (605:639:678)(614:645:679))
          (PORT IN5 (806:855:908)(826:873:923))
          (PORT IN7 (867:918:973)(888:934:982))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a363_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (963:1004:1050)(997:1035:1075))
          (PORT EN (931:999:1072)(924:982:1045))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x50y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (616:657:703)(626:665:706))
          (PORT IN5 (1219:1299:1383)(1248:1316:1391))
          (PORT IN6 (517:556:596)(514:546:580))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a364_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1045:1103:1164)(1077:1127:1180))
          (PORT EN (638:682:728)(642:679:718))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x54y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (308:331:356)(299:318:339))
          (PORT IN5 (1003:1064:1130)(1038:1098:1163))
          (PORT IN6 (702:751:800)(721:765:812))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a365_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (942:986:1031)(975:1013:1054))
          (PORT EN (867:934:1008)(862:920:984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x56y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (243:258:274)(237:251:265))
          (PORT IN5 (588:635:684)(582:624:666))
          (PORT IN7 (1365:1459:1558)(1396:1476:1563))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a366_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (993:1036:1081)(1032:1068:1108))
          (PORT EN (854:922:997)(833:890:952))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x52y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (529:572:617)(525:561:601))
          (PORT IN7 (1053:1126:1205)(1069:1135:1206))
          (PORT IN8 (406:435:465)(402:429:458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a367_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (963:1009:1055)(992:1032:1075))
          (PORT EN (923:992:1066)(918:977:1040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x54y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (489:523:560)(491:520:552))
          (PORT IN7 (1035:1110:1188)(1068:1137:1208))
          (PORT IN8 (776:839:905)(766:820:877))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a368_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1216:1279:1348)(1245:1303:1364))
          (PORT EN (818:877:940)(817:868:924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////D    Pos: x56y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (593:636:681)(580:617:657))
          (PORT IN7 (1217:1312:1412)(1218:1299:1384))
          (PORT IN8 (770:827:889)(760:809:861))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a369_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1167:1222)(1146:1190:1238))
          (PORT EN (884:953:1029)(868:928:994))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:405:428)(387:407:428))
          (PORT IN3 (1004:1073:1147)(1012:1073:1138))
          (PORT IN7 (341:361:383)(336:352:370))
          (PORT IN8 (630:667:706)(637:670:706))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a370_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (567:591:617)(572:595:618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x26y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (245:260:275)(230:240:251))
          (PORT IN3 (850:904:963)(881:931:983))
          (PORT IN5 (235:248:261)(222:232:242))
          (PORT IN6 (622:664:709)(634:675:716))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a371_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (678:711:748)(686:715:746))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x49y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (508:552:599)(497:532:570))
          (PORT IN7 (1283:1368:1458)(1321:1394:1473))
          (PORT IN8 (552:582:613)(565:593:623))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x23y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (317:340:366)(311:331:353))
          (PORT IN3 (921:985:1055)(938:996:1058))
          (PORT IN5 (342:365:389)(341:363:386))
          (PORT IN6 (228:241:256)(227:239:252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a373_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (839:885:935)(844:885:928))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (430:461:493)(431:459:490))
          (PORT IN3 (1142:1226:1312)(1154:1232:1313))
          (PORT IN7 (697:746:800)(691:736:785))
          (PORT IN8 (226:244:263)(212:227:243))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a374_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (653:689:727)(661:692:724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (601:636:674)(607:639:674))
          (PORT IN5 (324:346:370)(318:338:359))
          (PORT IN7 (1199:1293:1394)(1195:1274:1359))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a375_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (798:828:860)(818:845:875))
          (PORT EN (804:858:913)(813:862:913))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x38y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (216:237:258)(202:218:235))
          (PORT IN7 (1236:1327:1422)(1262:1347:1433))
          (PORT IN8 (579:615:653)(597:633:671))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x42y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (299:324:352)(284:304:325))
          (PORT IN5 (331:353:377)(332:352:372))
          (PORT IN7 (872:931:994)(864:914:968))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a377_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (909:948:991)(924:959:996))
          (PORT EN (681:733:786)(674:720:769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x37y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (342:367:393)(334:353:374))
          (PORT IN6 (419:447:476)(431:456:483))
          (PORT IN8 (714:759:807)(737:780:823))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a378_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (885:932:983)(908:948:992))
          (PORT EN (508:539:574)(514:544:575))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x41y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (634:686:741)(633:676:721))
          (PORT IN5 (450:476:505)(449:473:500))
          (PORT IN7 (890:949:1012)(903:958:1017))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a379_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (868:913:961)(887:927:969))
          (PORT EN (718:768:822)(706:751:799))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (747:803:863)(757:809:864))
          (PORT IN6 (362:387:414)(363:389:415))
          (PORT IN8 (997:1069:1144)(1018:1082:1147))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a380_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (924:975:1027)(938:984:1033))
          (PORT EN (417:445:474)(405:427:450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (625:677:732)(632:678:726))
          (PORT IN5 (329:352:375)(331:351:373))
          (PORT IN7 (948:1009:1074)(974:1029:1088))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a381_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (783:816:851)(803:834:866))
          (PORT EN (505:540:576)(500:529:559))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (398:428:462)(388:414:442))
          (PORT IN5 (306:337:371)(298:327:357))
          (PORT IN7 (1042:1107:1174)(1073:1130:1192))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a382_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (802:836:873)(823:853:887))
          (PORT EN (785:843:902)(784:836:891))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (586:633:685)(566:607:653))
          (PORT IN6 (313:339:365)(306:328:352))
          (PORT IN8 (773:821:873)(792:837:884))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a383_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (849:885:922)(868:900:935))
          (PORT EN (829:889:951)(844:899:957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x24y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (423:452:484)(424:450:478))
          (PORT IN3 (815:872:934)(823:874:928))
          (PORT IN7 (236:249:263)(230:242:254))
          (PORT IN8 (437:467:499)(446:474:505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a384_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (711:744:780)(727:756:788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x13y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a387_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (906:964:1027)(928:985:1047))
          (PORT IN4 (877:933:991)(909:962:1017))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a387_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:836:886)(787:825:869))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x18y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (217:234:251)(203:215:228))
          (PORT IN8 (687:739:792)(700:745:791))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a388_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (537:566:596)(546:573:600))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (220:237:256)(216:231:247))
          (PORT IN4 (793:851:911)(812:864:917))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a388_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (537:566:596)(546:573:600))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (230:245:262)(226:240:255))
          (PORT IN8 (811:875:942)(831:888:947))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a390_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:605)(558:584:611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (230:247:266)(223:240:259))
          (PORT IN4 (924:994:1068)(952:1015:1081))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a390_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:605)(558:584:611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x25y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (520:565:611)(515:554:595))
          (PORT IN8 (346:374:403)(348:374:402))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a391_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (653:684:717)(660:686:714))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a391_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (214:231:248)(200:213:227))
          (PORT IN3 (773:839:909)(779:835:896))
          (PORT IN4 (804:852:905)(837:883:933))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a391_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (653:684:717)(660:686:714))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x50y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (321:345:370)(313:332:354))
          (PORT IN2 (605:650:701)(604:644:688))
          (PORT IN3 (351:376:403)(353:374:397))
          (PORT IN4 (620:664:712)(624:665:710))
          (PORT IN5 (598:640:684)(588:624:665))
          (PORT IN6 (741:801:866)(735:782:832))
          (PORT IN7 (344:368:394)(344:364:386))
          (PORT IN8 (818:872:929)(809:854:901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (198:213:229)(196:215:235))  // in 1 out 1
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a392_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (968:1017:1067)(1000:1047:1098))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x15y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (552:592:634)(557:591:630))
          (PORT IN6 (966:1039:1118)(976:1044:1116))
          (PORT IN7 (616:665:717)(616:661:709))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x14y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a395_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (419:452:486)(419:447:479))
          (PORT IN2 (1039:1111:1190)(1035:1094:1157))
          (PORT IN4 (328:352:378)(320:340:363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b/D///    Pos: x22y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (976:1060:1147)(980:1052:1128))
          (PORT IN3 (917:991:1069)(927:995:1068))
          (PORT IN7 (1019:1084:1155)(1032:1092:1156))
          (PORT IN8 (686:743:803)(686:738:793))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a396_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (862:910:962)(860:905:953))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x40y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (556:594:635)(570:607:647))
          (PORT IN8 (1000:1080:1164)(1020:1091:1167))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a397_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:839:873)(822:850:881))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x42y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (551:588:628)(549:580:611))
          (PORT IN8 (1065:1145:1228)(1097:1169:1244))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a398_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (883:926:973)(896:934:974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////D    Pos: x41y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1044:1108:1177)(1061:1116:1177))
          (PORT IN3 (1091:1156:1225)(1120:1177:1240))
          (PORT IN6 (964:1033:1107)(985:1042:1104))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a399_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1069:1123:1182)(1087:1134:1187))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x52y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (716:772:831)(715:766:822))
          (PORT IN4 (679:732:789)(677:725:776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a402_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1356:1429:1507)(1383:1451:1522))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x45y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (325:349:375)(320:340:361))
          (PORT IN8 (513:547:584)(516:549:583))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a403_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:999:1054)(977:1029:1084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (426:456:488)(426:452:480))
          (PORT IN2 (218:231:245)(206:214:224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a403_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:999:1054)(977:1029:1084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x25y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (693:742:794)(701:747:795))
          (PORT IN3 (766:828:893)(766:818:875))
          (PORT IN4 (416:447:482)(417:445:475))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x34y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a407_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (427:454:482)(434:458:483))
          (PORT IN3 (1234:1314:1401)(1266:1339:1417))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x29y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (815:873:933)(818:871:929))
          (PORT IN6 (1038:1113:1190)(1046:1112:1181))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_MX4b/D///    Pos: x50y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (342:364:388)(333:353:375))
          (PORT IN3 (1114:1188:1270)(1135:1202:1275))
          (PORT IN7 (238:257:277)(234:251:269))
          (PORT IN8 (681:737:798)(678:731:787))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a409_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1034:1082:1133)(1062:1107:1155))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x41y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (529:567:606)(537:570:606))
          (PORT IN3 (1095:1165:1242)(1126:1194:1265))
          (PORT IN7 (235:253:272)(229:247:266))
          (PORT IN8 (706:746:790)(718:756:797))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a410_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (807:839:873)(821:850:881))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x17y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (619:661:707)(630:668:709))
          (PORT IN5 (1201:1280:1362)(1225:1295:1371))
          (PORT IN6 (673:728:788)(666:714:767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a411_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (621:657:696)(620:651:685))
          (PORT EN (790:837:887)(810:853:901))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x21y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (580:628:677)(566:605:649))
          (PORT IN7 (997:1056:1120)(1024:1079:1138))
          (PORT IN8 (418:449:483)(420:449:480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a412_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (595:623:653)(598:624:653))
          (PORT EN (1065:1147:1236)(1077:1150:1228))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x22y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (773:837:903)(742:789:842))
          (PORT IN5 (453:481:511)(451:475:502))
          (PORT IN6 (868:925:987)(884:934:987))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a413_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (662:699:739)(669:701:734))
          (PORT EN (1004:1081:1163)(1002:1069:1140))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x25y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (948:1022:1101)(963:1032:1108))
          (PORT IN5 (974:1059:1149)(984:1066:1154))
          (PORT IN6 (304:329:355)(295:317:339))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a414_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (708:744:782)(719:752:788))
          (PORT EN (991:1071:1158)(977:1045:1119))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x25y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (944:1011:1083)(976:1038:1103))
          (PORT IN7 (210:226:242)(195:207:220))
          (PORT IN8 (907:963:1022)(936:986:1038))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a415_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:753:793)(732:767:803))
          (PORT EN (901:959:1020)(928:982:1042))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x26y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (855:916:982)(881:936:994))
          (PORT IN7 (801:889:979)(798:887:979))
          (PORT IN8 (510:542:576)(512:540:569))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a416_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:824:874)(788:829:873))
          (PORT EN (813:865:919)(834:881:934))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x26y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (689:745:805)(680:727:778))
          (PORT IN5 (435:464:497)(428:453:480))
          (PORT IN6 (831:926:1022)(854:950:1049))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a417_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (721:756:793)(736:769:802))
          (PORT EN (752:801:852)(770:813:862))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x21y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (584:627:673)(569:604:642))
          (PORT IN7 (424:459:496)(424:455:488))
          (PORT IN8 (842:895:951)(848:896:945))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a418_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (600:622:646)(601:622:644))
          (PORT EN (985:1055:1130)(1002:1065:1134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x28y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (681:727:775)(704:747:793))
          (PORT IN2 (550:593:638)(556:596:638))
          (PORT IN3 (975:1039:1107)(988:1047:1110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x23y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (217:234:252)(201:214:228))
          (PORT IN4 (456:487:519)(466:496:529))
          (PORT IN5 (1503:1606:1715)(1557:1649:1750))
          (PORT IN6 (525:556:591)(535:566:600))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x25y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (897:963:1031)(923:977:1037))
          (PORT IN7 (1074:1159:1251)(1087:1165:1247))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1192:1275:1363)(1223:1295:1373))
          (PORT IN2 (215:233:252)(212:227:243))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_///AND/    Pos: x33y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (933:986:1046)(950:997:1050))
          (PORT IN3 (1111:1183:1257)(1143:1206:1274))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x51y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (622:664:710)(618:653:694))
          (PORT IN2 (324:345:368)(319:337:356))
          (PORT IN3 (457:489:522)(455:482:511))
          (PORT IN4 (856:925:999)(828:887:948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x32y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1071:1153:1242)(1090:1166:1246))
          (PORT IN7 (1057:1146:1238)(1096:1177:1263))
          (PORT IN8 (962:1023:1092)(956:1010:1069))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a426_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:795:834)(780:814:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////D    Pos: x25y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (833:886:941)(865:915:969))
          (PORT IN6 (795:841:891)(823:868:917))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a427_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (674:708:744)(682:711:741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x57y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (513:551:593)(509:541:577))
          (PORT IN3 (1174:1256:1346)(1213:1290:1371))
          (PORT IN7 (597:637:678)(604:641:680))
          (PORT IN8 (521:560:603)(526:562:602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a428_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1112:1172:1234)(1149:1207:1267))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x44y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (328:349:372)(324:341:360))
          (PORT IN3 (1026:1100:1180)(1041:1107:1177))
          (PORT IN7 (342:367:393)(334:356:380))
          (PORT IN8 (911:977:1046)(933:995:1063))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a429_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (963:1015:1070)(993:1040:1091))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x47y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:794:849)(762:809:859))
          (PORT IN2 (605:651:699)(602:642:684))
          (PORT IN3 (501:537:574)(496:528:562))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a430_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (930:974:1021)(960:1000:1041))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x36y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (943:1014:1087)(955:1019:1086))
          (PORT IN4 (466:498:533)(470:499:529))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a432_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (777:812:847)(793:824:857))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x35y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (741:789:841)(756:801:849))
          (PORT IN8 (1131:1204:1278)(1179:1245:1316))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a434_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (876:922:970)(894:936:981))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (906:971:1039)(913:972:1035))
          (PORT IN4 (669:719:771)(684:730:778))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a434_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (876:922:970)(894:936:981))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x35y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (615:654:695)(630:667:704))
          (PORT IN7 (1200:1286:1381)(1243:1329:1421))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a435_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (762:799:837)(787:822:859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (616:659:704)(606:642:681))
          (PORT IN3 (1081:1161:1249)(1116:1196:1282))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a435_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (762:799:837)(787:822:859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x33y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (518:559:602)(515:551:589))
          (PORT IN8 (440:470:503)(439:464:492))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x48y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (525:571:619)(509:549:591))
          (PORT IN5 (653:697:742)(665:703:745))
          (PORT IN7 (997:1067:1143)(1013:1073:1136))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a437_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (896:941:988)(918:957:998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x49y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (618:663:710)(627:668:711))
          (PORT IN7 (917:974:1034)(941:995:1055))
          (PORT IN8 (944:1001:1062)(980:1033:1088))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a438_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (767:798:831)(786:815:846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (220:236:253)(216:231:246))
          (PORT IN6 (417:444:473)(417:441:468))
          (PORT IN8 (1053:1125:1202)(1086:1153:1224))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a439_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (887:926:968)(904:936:970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x47y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (335:357:380)(329:347:365))
          (PORT IN5 (312:339:366)(302:325:349))
          (PORT IN7 (864:922:985)(885:936:987))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a440_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1017:1065:1114)(1047:1089:1134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x47y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (604:648:697)(596:634:674))
          (PORT IN5 (533:576:621)(540:577:617))
          (PORT IN7 (1086:1167:1254)(1120:1195:1275))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a441_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:995:1047)(977:1023:1071))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x45y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (431:460:489)(432:456:482))
          (PORT IN6 (616:658:703)(612:649:692))
          (PORT IN8 (1167:1240:1321)(1202:1269:1340))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a442_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:795:832)(782:813:845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x62y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (779:829:882)(804:849:897))
          (PORT IN4 (316:338:362)(322:343:365))
          (PORT IN5 (345:372:400)(346:371:398))
          (PORT IN7 (239:253:267)(234:246:259))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a443_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (867:906:947)(883:916:950))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x51y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (961:1031:1106)(969:1029:1093))
          (PORT IN3 (918:978:1042)(939:994:1052))
          (PORT IN4 (331:357:383)(336:360:385))
          (PORT IN5 (704:758:815)(708:755:807))
          (PORT IN6 (219:233:249)(206:216:227))
          (PORT IN7 (901:963:1031)(914:968:1028))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a445_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:988:1033)(961:997:1033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x40y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (441:468:496)(447:474:505))
          (PORT IN3 (1116:1177:1240)(1159:1216:1278))
          (PORT IN4 (881:938:998)(912:965:1019))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x37y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a447_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (212:230:249)(198:211:226))
          (PORT IN2 (961:1055:1153)(986:1072:1161))
          (PORT IN3 (1059:1124:1193)(1103:1164:1226))
          (PORT IN4 (920:986:1056)(919:976:1034))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x60y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1005:1068:1138)(1015:1073:1134))
          (PORT IN4 (646:698:752)(664:713:765))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x56y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (422:455:490)(420:449:481))
          (PORT IN6 (881:945:1012)(894:950:1011))
          (PORT IN8 (627:665:703)(637:670:704))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (636:685:738)(627:672:721))
          (PORT IN2 (775:833:894)(782:832:887))
          (PORT IN3 (743:795:854)(754:802:852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x57y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (704:767:832)(718:776:835))
          (PORT IN4 (728:769:815)(750:791:836))
          (PORT IN7 (724:773:826)(735:782:834))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x57y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (238:253:270)(222:234:247))
          (PORT IN6 (493:532:574)(478:511:548))
          (PORT IN7 (737:795:855)(754:806:861))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a455_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (627:661:700)(632:665:700))
          (PORT IN4 (435:466:499)(442:472:504))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND/D//AND/D    Pos: x53y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (489:525:562)(477:507:540))
          (PORT IN6 (490:533:577)(474:511:549))
          (PORT IN7 (330:352:376)(336:356:379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a456_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1208:1277)(1165:1220:1277))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:593:641)(555:594:636))
          (PORT IN2 (957:1033:1111)(982:1052:1126))
          (PORT IN3 (971:1040:1115)(984:1045:1108))
          (PORT IN4 (787:844:905)(790:841:897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a456_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1140:1208:1277)(1165:1220:1277))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x49y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (691:733:777)(709:748:791))
          (PORT IN6 (601:647:697)(594:632:673))
          (PORT IN7 (1246:1321:1405)(1278:1353:1431))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a457_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (966:1007:1051)(987:1025:1065))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x59y89
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (590:631:673)(590:626:664))
          (PORT IN6 (631:679:730)(647:692:739))
          (PORT IN8 (782:852:927)(791:853:921))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x66y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (224:239:255)(210:220:231))
          (PORT IN3 (595:635:680)(601:641:684))
          (PORT IN7 (451:484:520)(445:473:503))
          (PORT IN8 (235:252:270)(222:234:248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////D    Pos: x65y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (536:574:616)(523:559:598))
          (PORT IN4 (1013:1078:1148)(1022:1079:1140))
          (PORT IN5 (682:738:798)(691:743:797))
          (PORT IN6 (651:698:749)(636:680:727))
          (PORT IN7 (541:569:598)(551:578:607))
          (PORT IN8 (229:243:258)(216:227:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a460_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:949:992)(917:950:985))
          (PORT EN (886:947:1011)(900:953:1008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x66y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (448:485:523)(447:478:513))
          (PORT IN7 (1397:1487:1582)(1463:1545:1634))
          (PORT IN8 (350:377:406)(338:359:381))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x56y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (818:879:944)(834:887:946))
          (PORT IN4 (522:556:592)(518:547:579))
          (PORT IN5 (765:822:881)(764:815:869))
          (PORT IN6 (893:953:1017)(933:989:1051))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_AND////    Pos: x59y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (422:443:465)(426:445:466))
          (PORT IN6 (782:833:891)(795:844:897))
          (PORT IN7 (512:550:589)(519:553:590))
          (PORT IN8 (408:440:474)(406:435:466))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x38y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (812:867:924)(831:880:933))
          (PORT IN7 (1025:1099:1177)(1044:1111:1183))
          (PORT IN8 (562:605:648)(567:605:645))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x63y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1244:1333:1429)(1263:1340:1424))
          (PORT IN7 (416:453:491)(420:450:482))
          (PORT IN8 (304:328:352)(296:316:337))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x68y83
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (748:812:879)(740:799:859))
          (PORT IN7 (508:547:587)(513:548:587))
          (PORT IN8 (1102:1186:1274)(1107:1180:1256))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x61y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (839:897:956)(868:920:976))
          (PORT IN2 (886:957:1033)(891:950:1014))
          (PORT IN3 (452:483:517)(457:485:515))
          (PORT IN4 (210:225:241)(196:208:221))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x51y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a469_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (791:843:900)(802:850:901))
          (PORT IN3 (997:1073:1152)(1029:1099:1174))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a469_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1041:1099:1158)(1055:1105:1156))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x63y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (224:237:252)(218:230:242))
          (PORT IN7 (1296:1381:1472)(1339:1417:1502))
          (PORT IN8 (424:452:480)(432:458:485))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a470_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1047:1085:1125)(1083:1116:1151))
          (PORT EN (913:969:1034)(912:962:1017))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x60y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (491:528:569)(478:510:545))
          (PORT IN5 (786:844:907)(794:845:900))
          (PORT IN6 (502:539:579)(501:533:567))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a471_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1141:1198:1255)(1172:1222:1275))
          (PORT EN (1020:1084:1156)(1022:1082:1147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x61y58
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (789:839:893)(815:862:911))
          (PORT IN5 (897:958:1023)(920:976:1035))
          (PORT IN7 (323:344:365)(326:345:365))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a472_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1031:1080)(1017:1059:1103))
          (PORT EN (800:849:905)(802:846:895))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x60y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (693:738:786)(715:756:799))
          (PORT IN5 (324:350:376)(308:327:347))
          (PORT IN7 (1018:1094:1175)(1013:1077:1147))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a473_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1253:1313:1376)(1273:1324:1381))
          (PORT EN (897:953:1016)(908:959:1016))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x55y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (780:843:909)(772:823:877))
          (PORT IN7 (917:980:1048)(905:963:1025))
          (PORT IN8 (803:866:933)(812:870:932))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a474_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1038:1085)(1022:1060:1101))
          (PORT EN (339:354:371)(333:348:364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x67y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (685:735:785)(700:744:791))
          (PORT IN7 (924:997:1071)(911:969:1031))
          (PORT IN8 (670:712:759)(688:730:775))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a475_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1171:1227:1288)(1196:1248:1302))
          (PORT EN (1103:1192:1287)(1129:1209:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x62y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (309:334:361)(300:321:345))
          (PORT IN5 (721:778:838)(711:761:813))
          (PORT IN7 (1091:1156:1226)(1113:1173:1239))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a476_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1124:1186:1251)(1158:1212:1269))
          (PORT EN (830:882:940)(819:865:916))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x59y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (706:761:821)(702:750:802))
          (PORT IN7 (837:906:978)(837:896:961))
          (PORT IN8 (429:465:501)(434:464:497))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a477_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (991:1030:1071)(1016:1051:1090))
          (PORT EN (336:352:369)(331:347:363))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y58
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (674:730:789)(655:699:746))
          (PORT IN7 (894:960:1030)(880:933:993))
          (PORT IN8 (1102:1177:1257)(1107:1170:1238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a478_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1282:1343:1410)(1305:1360:1418))
          (PORT EN (448:469:493)(449:470:492))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1234:1302)(1192:1250:1313))
          (PORT IN7 (1299:1390:1486)(1323:1402:1487))
          (PORT IN8 (240:255:272)(229:239:250))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a479_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1041:1101:1162)(1070:1125:1183))
          (PORT EN (959:1016:1077)(986:1040:1097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (779:836:897)(805:855:908))
          (PORT IN5 (425:459:496)(423:454:487))
          (PORT IN7 (1334:1417:1506)(1354:1425:1502))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a480_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1012:1065)(989:1041:1093))
          (PORT EN (996:1060:1127)(1009:1065:1126))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x51y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1148:1221:1296)(1194:1259:1328))
          (PORT IN7 (218:231:244)(204:214:224))
          (PORT IN8 (1446:1536:1632)(1512:1595:1683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a481_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1071:1132:1197)(1079:1130:1184))
          (PORT EN (1005:1064:1128)(1033:1088:1147))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (797:850:907)(828:878:929))
          (PORT IN6 (204:222:240)(200:215:231))
          (PORT IN8 (1289:1376:1469)(1345:1427:1514))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a482_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1070:1117:1167)(1097:1136:1177))
          (PORT EN (1008:1070:1135)(1041:1101:1167))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x49y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (823:872:923)(852:897:946))
          (PORT IN7 (1219:1301:1388)(1245:1318:1395))
          (PORT IN8 (243:258:275)(237:252:267))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a483_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1072:1133:1195)(1107:1160:1214))
          (PORT EN (977:1044:1116)(994:1053:1116))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (881:945:1013)(904:961:1020))
          (PORT IN5 (684:741:800)(683:733:786))
          (PORT IN7 (1496:1595:1700)(1555:1646:1743))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a484_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1136:1199)(1111:1164:1219))
          (PORT EN (904:954:1010)(896:939:986))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x64y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (233:248:264)(227:240:254))
          (PORT IN5 (255:269:285)(248:261:276))
          (PORT IN6 (602:652:704)(591:634:681))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a485_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1064:1101:1142)(1099:1132:1167))
          (PORT EN (1035:1096:1164)(1046:1104:1168))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x69y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (744:816:893)(756:820:889))
          (PORT IN7 (863:938:1016)(862:925:991))
          (PORT IN8 (613:659:707)(621:662:705))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a486_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (994:1039:1087)(1027:1067:1108))
          (PORT EN (813:879:949)(831:892:957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x68y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (834:912:995)(853:923:999))
          (PORT IN7 (975:1040:1112)(970:1028:1091))
          (PORT IN8 (230:246:262)(215:225:237))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a487_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1288:1351:1420)(1313:1373:1436))
          (PORT EN (907:979:1056)(932:1000:1072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x66y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (562:623:686)(577:631:687))
          (PORT IN5 (595:642:691)(597:640:685))
          (PORT IN7 (1083:1168:1258)(1100:1178:1259))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a488_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1201:1259:1319)(1245:1297:1352))
          (PORT EN (1199:1295:1398)(1232:1320:1413))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x65y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (656:723:793)(678:739:803))
          (PORT IN5 (235:252:270)(219:232:246))
          (PORT IN7 (788:843:900)(782:828:879))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a489_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1098:1148:1203)(1128:1173:1220))
          (PORT EN (1291:1394:1504)(1331:1426:1526))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x65y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (753:830:911)(771:838:908))
          (PORT IN5 (243:261:280)(236:252:270))
          (PORT IN7 (949:1012:1077)(972:1029:1091))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a490_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1013:1055:1100)(1046:1085:1126))
          (PORT EN (1190:1282:1379)(1238:1326:1419))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x67y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (885:965:1047)(897:966:1042))
          (PORT IN5 (377:412:449)(370:403:436))
          (PORT IN7 (879:940:1003)(916:972:1032))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a491_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1249:1311:1378)(1276:1332:1390))
          (PORT EN (985:1064:1148)(1010:1081:1159))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x63y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (849:929:1013)(886:961:1039))
          (PORT IN5 (498:533:569)(488:516:546))
          (PORT IN7 (999:1066:1138)(1007:1066:1130))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a492_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1247:1317:1393)(1270:1333:1400))
          (PORT EN (1486:1602:1727)(1542:1651:1767))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x61y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (328:350:373)(331:352:374))
          (PORT IN7 (785:842:902)(802:854:910))
          (PORT IN8 (493:528:563)(504:537:571))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a493_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1366:1434:1505)(1387:1448:1514))
          (PORT EN (927:984:1048)(936:989:1047))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x66y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (663:733:807)(674:734:797))
          (PORT IN5 (713:758:805)(710:749:792))
          (PORT IN7 (934:989:1050)(932:977:1029))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a494_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1327:1387:1451)(1354:1409:1466))
          (PORT EN (1096:1181:1271)(1136:1217:1303))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x63y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (327:348:369)(330:349:369))
          (PORT IN5 (901:965:1036)(899:955:1013))
          (PORT IN6 (329:350:371)(333:352:373))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x67y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (228:249:271)(221:241:261))
          (PORT IN5 (561:606:653)(578:622:670))
          (PORT IN7 (548:589:630)(562:600:641))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a496_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1197:1250:1309)(1240:1292:1347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x70y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (871:931:994)(869:924:983))
          (PORT IN5 (996:1057:1124)(1009:1065:1128))
          (PORT IN7 (1094:1165:1238)(1114:1173:1240))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_AND////    Pos: x68y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (530:570:613)(536:573:613))
          (PORT IN6 (577:616:659)(564:598:632))
          (PORT IN7 (528:567:607)(536:572:610))
          (PORT IN8 (774:832:892)(784:836:892))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x69y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (641:685:733)(644:685:728))
          (PORT IN5 (217:234:251)(204:216:229))
          (PORT IN7 (643:680:720)(655:689:726))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a499_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1347:1405:1465)(1373:1424:1481))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x66y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (418:449:482)(417:446:477))
          (PORT IN5 (449:477:508)(463:490:521))
          (PORT IN7 (775:835:897)(767:817:870))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x69y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (552:589:629)(558:595:634))
          (PORT IN5 (675:728:785)(689:741:795))
          (PORT IN7 (879:940:1003)(906:964:1025))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a501_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (994:1040:1089)(1025:1066:1110))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x64y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (518:560:604)(518:556:597))
          (PORT IN5 (606:657:711)(583:620:660))
          (PORT IN7 (808:869:934)(805:859:916))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x63y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (584:627:674)(595:636:680))
          (PORT IN5 (563:601:641)(581:617:656))
          (PORT IN7 (332:357:383)(322:342:365))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a503_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1181:1239:1302)(1223:1278:1334))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x64y57
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (560:592:625)(568:597:629))
          (PORT IN3 (918:981:1047)(931:986:1044))
          (PORT IN8 (523:556:591)(528:559:591))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x65y57
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a505_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (243:258:275)(227:238:251))
          (PORT IN4 (611:668:728)(597:645:696))
          (PORT IN5 (786:838:893)(792:836:885))
          (PORT IN6 (244:261:280)(231:243:256))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a505_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1065:1114:1167)(1093:1137:1184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x46y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (220:235:252)(214:229:245))
          (PORT IN2 (1066:1149:1235)(1102:1176:1252))
          (PORT IN3 (822:881:945)(842:897:954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a506_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1017:1074:1134)(1040:1093:1149))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x53y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:814:871)(780:827:877))
          (PORT IN3 (1048:1118:1193)(1054:1118:1186))
          (PORT IN5 (628:679:733)(634:679:727))
          (PORT IN6 (637:685:736)(647:690:736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a507_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1111:1169:1230)(1119:1167:1217))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x37y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (806:856:909)(824:870:922))
          (PORT IN2 (214:228:244)(210:223:237))
          (PORT IN3 (1090:1170:1257)(1109:1180:1257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a508_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (936:984:1035)(963:1008:1057))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x53y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (691:737:786)(696:735:776))
          (PORT IN3 (1126:1192:1266)(1150:1212:1279))
          (PORT IN5 (340:365:392)(342:365:389))
          (PORT IN6 (208:221:236)(195:205:216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a510_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1177:1241:1311)(1205:1266:1333))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////D    Pos: x68y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (420:457:496)(420:450:483))
          (PORT IN3 (326:349:374)(330:352:374))
          (PORT IN5 (320:342:367)(314:333:354))
          (PORT IN6 (236:252:269)(235:248:262))
          (PORT IN7 (607:642:680)(616:649:684))
          (PORT IN8 (539:583:630)(526:556:588))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a511_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1346:1409:1477)(1371:1426:1484))
          (PORT EN (970:1047:1127)(992:1062:1136))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x67y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (709:765:824)(695:739:789))
          (PORT IN6 (517:557:601)(525:562:600))
          (PORT IN8 (431:464:498)(431:462:494))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x61y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (222:238:255)(208:219:232))
          (PORT IN3 (742:790:843)(758:801:847))
          (PORT IN5 (1166:1249:1339)(1180:1258:1340))
          (PORT IN6 (722:776:832)(717:762:811))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///AND/    Pos: x63y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (527:563:603)(534:567:600))
          (PORT IN2 (495:533:573)(490:524:561))
          (PORT IN3 (323:343:365)(315:332:351))
          (PORT IN4 (223:238:253)(218:231:244))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x53y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a516_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (331:350:371)(336:354:374))
          (PORT IN7 (1346:1437:1532)(1402:1484:1570))
          (PORT IN8 (793:851:914)(790:840:895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x68y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:825:881)(767:811:861))
          (PORT IN2 (776:830:889)(770:818:872))
          (PORT IN3 (339:362:387)(341:363:388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b/D///    Pos: x58y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a518_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:830:888)(784:832:882))
          (PORT IN3 (1190:1267:1352)(1226:1302:1382))
          (PORT IN7 (371:396:424)(378:404:431))
          (PORT IN8 (627:675:727)(635:678:724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a518_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1247:1309:1377)(1257:1313:1372))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ANDXOR////D    Pos: x70y68
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (705:757:812)(701:747:799))
          (PORT IN2 (747:807:870)(742:796:852))
          (PORT IN3 (637:676:718)(635:667:700))
          (PORT IN6 (435:467:502)(425:449:475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a519_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1360:1420:1486)(1387:1441:1498))
          (PORT EN (996:1053:1115)(1020:1072:1130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x70y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a520_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (727:771:818)(740:782:827))
          (PORT IN3 (217:231:246)(202:212:224))
          (PORT IN4 (1032:1101:1174)(1062:1125:1193))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ICOMP////    Pos: x70y73
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1080:1152:1228)(1097:1164:1237))
          (PORT IN3 (338:366:397)(342:367:393))
          (PORT IN7 (533:560:588)(530:553:579))
          (PORT IN8 (714:756:803)(728:769:812))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x71y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (637:681:726)(652:691:732))
          (PORT IN2 (825:889:957)(814:868:927))
          (PORT IN4 (603:647:696)(606:646:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x65y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (218:234:251)(203:216:230))
          (PORT IN7 (515:551:589)(515:546:580))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x65y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (622:665:710)(608:644:683))
          (PORT IN6 (783:842:905)(788:841:899))
          (PORT IN7 (643:692:743)(657:703:752))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_MX2a/D///    Pos: x63y71
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (223:238:255)(210:222:234))
          (PORT IN4 (899:958:1022)(910:966:1028))
          (PORT IN5 (448:475:505)(452:475:502))
          (PORT IN6 (742:795:852)(751:801:854))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (182:195:209)(186:206:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a525_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1175:1236:1301)(1201:1252:1306))
          (PORT EN (1496:1586:1681)(1551:1633:1721))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x54y54
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (610:658:709)(613:656:703))
          (PORT IN3 (796:849:904)(826:874:924))
          (PORT IN7 (1011:1079:1152)(1028:1090:1159))
          (PORT IN8 (898:958:1023)(908:962:1021))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x60y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (588:624:661)(607:641:677))
          (PORT IN7 (655:699:745)(661:701:743))
          (PORT IN8 (719:770:827)(721:768:819))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x68y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a529_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1000:1084:1169)(1037:1108:1182))
          (PORT IN3 (993:1074:1157)(1035:1108:1184))
          (PORT IN4 (850:909:972)(862:915:972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a529_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1105:1153:1205)(1137:1181:1229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////D    Pos: x46y43
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1025:1095:1171)(1047:1109:1174))
          (PORT IN8 (973:1046:1123)(985:1052:1123))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a530_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (997:1050:1106)(1010:1055:1104))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x36y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (701:751:804)(684:722:764))
          (PORT IN3 (214:232:250)(200:213:227))
          (PORT IN4 (970:1029:1091)(1002:1059:1120))
          (PORT IN7 (1052:1129:1208)(1074:1144:1218))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a531_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (798:830:865)(816:847:879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x40y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (781:840:902)(782:833:888))
          (PORT IN3 (1013:1090:1173)(1023:1090:1160))
          (PORT IN7 (236:256:276)(227:245:264))
          (PORT IN8 (518:559:602)(519:556:596))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a532_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (809:841:877)(835:864:894))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (644:700:759)(638:688:742))
          (PORT IN3 (242:258:275)(226:239:253))
          (PORT IN5 (707:763:822)(717:767:822))
          (PORT IN6 (874:923:974)(904:951:1001))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a533_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (813:860:909)(828:871:916))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ANDXOR/D//AND/D    Pos: x69y79
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (330:355:381)(322:343:364))
          (PORT IN6 (869:936:1005)(894:951:1011))
          (PORT IN8 (229:244:260)(224:238:254))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a534_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1365:1446:1532)(1420:1493:1567))
          (PORT EN (525:558:592)(522:552:586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:622:669)(580:619:663))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a534_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1365:1446:1532)(1420:1493:1567))
          (PORT EN (525:558:592)(522:552:586))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x65y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (892:949:1010)(921:971:1025))
          (PORT IN7 (1463:1538:1620)(1530:1600:1677))
          (PORT IN8 (1143:1237:1338)(1158:1243:1333))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a535_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1006:1046:1090)(1036:1074:1114))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////D    Pos: x51y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a536_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (895:956:1021)(923:979:1039))
          (PORT IN6 (1001:1058:1122)(1022:1075:1133))
          (PORT IN7 (623:662:704)(635:670:706))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a536_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1241:1316:1395)(1248:1313:1382))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x52y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (329:354:380)(329:351:376))
          (PORT IN7 (979:1043:1111)(1009:1067:1130))
          (PORT IN8 (1015:1088:1164)(1050:1112:1181))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a537_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (978:1020:1064)(1004:1043:1086))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (529:568:609)(539:571:606))
          (PORT IN6 (522:563:604)(523:559:597))
          (PORT IN8 (1071:1142:1217)(1100:1164:1232))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a538_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:847:883)(834:864:897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x45y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (893:961:1033)(897:955:1018))
          (PORT IN7 (214:230:247)(200:211:223))
          (PORT IN8 (956:1024:1092)(984:1044:1106))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a539_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (757:790:826)(777:807:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x46y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (805:867:932)(803:854:910))
          (PORT IN7 (962:1027:1097)(991:1049:1108))
          (PORT IN8 (213:229:246)(208:222:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a540_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:927:969)(903:936:972))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x46y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (724:783:844)(717:763:814))
          (PORT IN7 (1038:1111:1188)(1066:1132:1203))
          (PORT IN8 (316:348:381)(306:335:367))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a541_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1096:1147:1201)(1104:1149:1198))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:947:1020)(900:963:1030))
          (PORT IN7 (359:382:407)(361:382:404))
          (PORT IN8 (1046:1115:1187)(1077:1139:1205))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a542_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1180:1239:1303)(1188:1237:1293))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x61y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (605:653:702)(597:640:686))
          (PORT IN6 (563:607:653)(567:603:640))
          (PORT IN7 (965:1033:1109)(968:1031:1098))
          (PORT IN8 (680:723:770)(685:725:766))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a543_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:1004:1054)(986:1027:1072))
          (PORT EN (657:700:746)(645:682:722))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:643:700)(583:631:682))
          (PORT IN2 (464:502:542)(462:492:523))
          (PORT IN3 (838:909:983)(838:899:965))
          (PORT IN4 (779:827:880)(789:835:883))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a543_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:1004:1054)(986:1027:1072))
          (PORT EN (657:700:746)(645:682:722))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x63y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (592:635:683)(586:623:663))
          (PORT IN6 (766:822:880)(782:830:881))
          (PORT IN7 (1153:1227:1305)(1182:1247:1320))
          (PORT IN8 (873:941:1012)(884:948:1014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a545_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1150:1206:1267)(1194:1247:1302))
          (PORT EN (820:883:950)(810:867:928))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a545_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (727:775:827)(728:772:818))
          (PORT IN2 (666:716:768)(677:719:763))
          (PORT IN3 (505:548:592)(492:526:562))
          (PORT IN4 (974:1047:1124)(990:1060:1133))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a545_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1150:1206:1267)(1194:1247:1302))
          (PORT EN (820:883:950)(810:867:928))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x68y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (410:440:474)(411:437:466))
          (PORT IN6 (628:668:710)(638:673:711))
          (PORT IN7 (1141:1223:1308)(1183:1261:1346))
          (PORT IN8 (490:530:571)(490:524:560))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a547_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1239:1300:1365)(1280:1334:1393))
          (PORT EN (719:765:813)(721:761:805))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a547_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:788:844)(761:811:863))
          (PORT IN2 (528:562:598)(532:560:591))
          (PORT IN3 (424:457:491)(423:451:482))
          (PORT IN4 (596:642:689)(602:643:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a547_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1239:1300:1365)(1280:1334:1393))
          (PORT EN (719:765:813)(721:761:805))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x66y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (420:447:476)(417:441:467))
          (PORT IN6 (431:459:489)(428:451:477))
          (PORT IN7 (908:967:1029)(943:997:1054))
          (PORT IN8 (474:519:566)(452:489:527))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a549_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1248:1312:1381)(1281:1338:1397))
          (PORT EN (513:547:582)(503:531:562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a549_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (514:545:581)(519:550:581))
          (PORT IN2 (330:353:377)(322:339:358))
          (PORT IN3 (728:779:831)(756:801:848))
          (PORT IN4 (575:626:679)(559:602:647))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a549_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1248:1312:1381)(1281:1338:1397))
          (PORT EN (513:547:582)(503:531:562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x66y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (626:672:719)(636:676:719))
          (PORT IN6 (617:657:701)(621:656:692))
          (PORT IN7 (728:772:819)(740:780:826))
          (PORT IN8 (867:925:990)(866:920:980))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a551_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1136:1189:1246)(1181:1231:1286))
          (PORT EN (961:1020:1081)(960:1009:1066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a551_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (321:343:366)(313:331:349))
          (PORT IN2 (519:554:592)(517:546:576))
          (PORT IN3 (430:459:491)(439:467:498))
          (PORT IN4 (970:1033:1104)(975:1036:1103))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a551_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1136:1189:1246)(1181:1231:1286))
          (PORT EN (961:1020:1081)(960:1009:1066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x67y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (571:606:644)(587:620:656))
          (PORT IN6 (599:644:692)(600:641:686))
          (PORT IN7 (791:846:905)(810:860:912))
          (PORT IN8 (324:347:371)(319:338:358))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a553_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1293:1359:1427)(1327:1387:1448))
          (PORT EN (425:451:478)(417:438:462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a553_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (319:344:371)(311:333:356))
          (PORT IN2 (496:535:577)(491:526:565))
          (PORT IN3 (797:855:917)(821:872:924))
          (PORT IN4 (424:453:484)(427:452:479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a553_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1293:1359:1427)(1327:1387:1448))
          (PORT EN (425:451:478)(417:438:462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x67y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (830:890:953)(835:887:945))
          (PORT IN6 (328:348:370)(321:337:355))
          (PORT IN7 (878:942:1013)(901:958:1021))
          (PORT IN8 (438:466:496)(438:463:490))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a555_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1252:1317:1385)(1285:1343:1402))
          (PORT EN (532:565:600)(533:561:592))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (337:359:383)(341:362:384))
          (PORT IN2 (223:238:254)(210:220:231))
          (PORT IN3 (859:930:1006)(878:941:1007))
          (PORT IN4 (542:576:612)(549:581:615))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a555_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1252:1317:1385)(1285:1343:1402))
          (PORT EN (532:565:600)(533:561:592))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x69y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (591:639:688)(583:625:670))
          (PORT IN6 (847:901:956)(868:916:968))
          (PORT IN7 (752:825:903)(752:816:886))
          (PORT IN8 (316:339:364)(309:328:349))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a557_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:1004:1054)(986:1027:1072))
          (PORT EN (430:450:471)(423:440:458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a557_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (228:246:264)(222:238:256))
          (PORT IN2 (748:796:845)(763:805:851))
          (PORT IN3 (747:816:889)(748:809:873))
          (PORT IN4 (415:443:474)(413:438:466))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a557_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:1004:1054)(986:1027:1072))
          (PORT EN (430:450:471)(423:440:458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x71y52
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (312:340:371)(303:328:354))
          (PORT IN6 (425:449:475)(422:445:469))
          (PORT IN7 (638:677:718)(666:700:737))
          (PORT IN8 (304:328:352)(296:316:337))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a559_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1032:1080)(1014:1057:1102))
          (PORT EN (527:554:581)(526:549:575))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a559_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:578:621)(556:594:636))
          (PORT IN2 (322:341:361)(315:331:348))
          (PORT IN3 (1137:1206:1278)(1172:1238:1309))
          (PORT IN4 (410:440:470)(409:435:463))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a559_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1032:1080)(1014:1057:1102))
          (PORT EN (527:554:581)(526:549:575))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x70y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (316:340:365)(308:329:351))
          (PORT IN6 (892:955:1023)(912:973:1038))
          (PORT IN7 (865:943:1026)(889:958:1031))
          (PORT IN8 (686:740:797)(684:731:783))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a561_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1250:1311:1377)(1273:1327:1385))
          (PORT EN (419:442:467)(412:430:450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a561_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (535:572:612)(545:581:619))
          (PORT IN2 (795:853:915)(809:864:922))
          (PORT IN3 (901:977:1057)(924:993:1065))
          (PORT IN4 (787:846:909)(791:844:903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a561_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1250:1311:1377)(1273:1327:1385))
          (PORT EN (419:442:467)(412:430:450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x67y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (653:695:741)(655:695:740))
          (PORT IN6 (659:701:744)(670:706:745))
          (PORT IN7 (1151:1245:1343)(1176:1262:1355))
          (PORT IN8 (317:341:367)(315:335:357))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a563_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1196:1255:1316)(1249:1302:1358))
          (PORT EN (424:445:467)(420:437:456))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (417:449:482)(410:436:464))
          (PORT IN2 (548:584:621)(553:583:616))
          (PORT IN3 (824:886:954)(813:862:914))
          (PORT IN4 (430:460:493)(436:462:491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a563_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1196:1255:1316)(1249:1302:1358))
          (PORT EN (424:445:467)(420:437:456))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x67y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (613:668:724)(599:645:695))
          (PORT IN6 (812:872:936)(825:883:946))
          (PORT IN7 (841:904:969)(878:936:999))
          (PORT IN8 (789:852:918)(796:852:912))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a565_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1029:1081:1138)(1041:1088:1137))
          (PORT EN (831:887:945)(846:896:950))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (461:493:527)(466:494:523))
          (PORT IN2 (707:762:820)(714:766:822))
          (PORT IN3 (1066:1141:1221)(1095:1161:1231))
          (PORT IN4 (893:962:1034)(907:970:1037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a565_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1029:1081:1138)(1041:1088:1137))
          (PORT EN (831:887:945)(846:896:950))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x63y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (643:693:744)(652:695:741))
          (PORT IN6 (1147:1226:1309)(1140:1207:1276))
          (PORT IN7 (1520:1612:1710)(1586:1672:1765))
          (PORT IN8 (896:961:1029)(921:978:1041))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a567_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1092:1158)(1042:1096:1154))
          (PORT EN (989:1052:1118)(1010:1066:1127))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a567_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (611:662:716)(619:664:713))
          (PORT IN2 (1042:1116:1194)(1030:1091:1153))
          (PORT IN3 (1337:1423:1515)(1396:1476:1561))
          (PORT IN4 (997:1067:1141)(1028:1091:1160))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a567_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1092:1158)(1042:1096:1154))
          (PORT EN (989:1052:1118)(1010:1066:1127))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x59y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (619:675:732)(627:678:733))
          (PORT IN6 (1028:1102:1180)(1026:1089:1155))
          (PORT IN7 (342:367:394)(344:367:392))
          (PORT IN8 (911:988:1068)(936:1004:1076))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a569_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1105:1158:1212)(1119:1166:1215))
          (PORT EN (999:1072:1148)(1020:1085:1154))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a569_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (325:352:380)(326:352:379))
          (PORT IN2 (923:992:1064)(915:972:1031))
          (PORT IN3 (813:869:929)(832:884:938))
          (PORT IN4 (1015:1098:1184)(1047:1122:1201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a569_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1105:1158:1212)(1119:1166:1215))
          (PORT EN (999:1072:1148)(1020:1085:1154))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x59y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (591:639:690)(579:623:671))
          (PORT IN6 (1041:1117:1198)(1049:1113:1180))
          (PORT IN7 (1061:1142:1227)(1096:1172:1252))
          (PORT IN8 (912:990:1072)(924:993:1067))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a571_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1184:1244:1309)(1214:1269:1328))
          (PORT EN (968:1041:1118)(979:1043:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a571_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (319:341:365)(313:332:353))
          (PORT IN2 (937:1007:1081)(938:996:1057))
          (PORT IN3 (1379:1459:1542)(1426:1500:1582))
          (PORT IN4 (1013:1097:1185)(1031:1107:1188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a571_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1184:1244:1309)(1214:1269:1328))
          (PORT EN (968:1041:1118)(979:1043:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x61y45
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (799:861:929)(796:853:913))
          (PORT IN6 (846:909:974)(830:879:930))
          (PORT IN7 (452:488:526)(454:486:519))
          (PORT IN8 (922:998:1077)(945:1013:1084))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a573_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (875:920:969)(891:931:972))
          (PORT EN (1008:1081:1156)(1027:1092:1160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a573_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (529:570:612)(536:574:613))
          (PORT IN2 (738:795:854)(716:759:804))
          (PORT IN3 (220:235:252)(208:220:233))
          (PORT IN4 (1027:1109:1194)(1056:1130:1207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a573_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (875:920:969)(891:931:972))
          (PORT EN (1008:1081:1156)(1027:1092:1160))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x70y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (530:568:606)(541:575:610))
          (PORT IN7 (896:964:1035)(886:939:996))
          (PORT IN8 (414:450:487)(404:430:460))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///OR/D    Pos: x48y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1209:1290:1375)(1264:1338:1418))
          (PORT IN4 (800:860:923)(829:884:941))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a576_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1003:1052)(982:1026:1073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x58y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (617:661:708)(612:652:693))
          (PORT IN3 (915:987:1062)(903:962:1026))
          (PORT IN4 (424:454:487)(427:454:484))
          (PORT IN6 (486:532:582)(486:526:569))
          (PORT IN8 (596:633:672)(604:637:673))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x52y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (423:455:491)(433:466:499))
          (PORT IN6 (827:881:938)(852:898:948))
          (PORT IN8 (1095:1160:1232)(1138:1201:1265))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a578_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1249:1314:1381)(1270:1327:1388))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x52y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (324:347:371)(327:348:370))
          (PORT IN6 (312:335:359)(316:338:360))
          (PORT IN8 (885:938:994)(905:949:998))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a579_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1216:1290:1370)(1243:1309:1380))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x47y52
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (430:463:498)(428:456:487))
          (PORT IN6 (600:639:684)(602:640:682))
          (PORT IN7 (539:571:605)(533:556:583))
          (PORT IN8 (883:943:1009)(898:956:1019))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a580_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (943:992:1045)(977:1021:1067))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x48y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (249:263:278)(244:256:269))
          (PORT IN2 (622:664:708)(636:674:715))
          (PORT IN3 (600:638:678)(618:653:690))
          (PORT IN4 (657:706:756)(673:719:766))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a582_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1023:1082:1143)(1052:1106:1162))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x44y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (676:727:783)(677:724:774))
          (PORT IN6 (873:931:997)(896:954:1017))
          (PORT IN7 (923:983:1049)(945:998:1056))
          (PORT IN8 (824:878:933)(851:902:954))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a584_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1068:1124:1184)(1078:1127:1180))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x46y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (333:355:379)(330:353:377))
          (PORT IN6 (693:739:791)(702:747:796))
          (PORT IN7 (522:559:601)(510:539:570))
          (PORT IN8 (969:1035:1108)(991:1055:1125))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a586_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1176:1251:1327)(1197:1267:1340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x45y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (720:775:833)(725:773:826))
          (PORT IN6 (922:987:1058)(936:995:1060))
          (PORT IN7 (634:677:723)(645:683:721))
          (PORT IN8 (855:924:996)(868:930:994))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a588_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:940:983)(917:954:993))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x57y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (319:342:366)(310:330:350))
          (PORT IN5 (925:995:1068)(941:1003:1070))
          (PORT IN6 (849:916:989)(857:917:980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a590_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1253:1315:1381)(1271:1327:1386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x58y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (333:357:382)(321:336:353))
          (PORT IN5 (1512:1629:1752)(1562:1669:1784))
          (PORT IN6 (711:759:810)(724:765:810))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a591_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1164:1225:1291)(1194:1249:1309))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x57y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (612:659:708)(598:638:681))
          (PORT IN5 (1610:1728:1857)(1614:1718:1832))
          (PORT IN6 (357:384:413)(343:362:383))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a592_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1218:1282:1351)(1231:1287:1348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x55y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (702:757:813)(688:728:773))
          (PORT IN5 (972:1040:1113)(1010:1074:1143))
          (PORT IN6 (655:708:765)(657:704:757))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a593_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (896:939:986)(918:959:1001))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (513:549:587)(509:539:571))
          (PORT IN7 (1022:1088:1162)(1038:1098:1163))
          (PORT IN8 (678:736:798)(669:720:772))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a594_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1280:1339:1404)(1303:1356:1414))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x58y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (858:917:978)(882:934:991))
          (PORT IN6 (819:871:924)(845:892:942))
          (PORT IN8 (692:740:790)(697:742:787))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a595_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1241:1305:1372)(1266:1324:1386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x54y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (326:352:380)(321:344:368))
          (PORT IN7 (884:947:1016)(886:941:998))
          (PORT IN8 (805:851:902)(805:850:897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a596_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1196:1255:1315)(1235:1287:1346))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x66y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (601:647:697)(584:622:662))
          (PORT IN2 (638:683:732)(635:676:720))
          (PORT IN3 (967:1028:1092)(993:1047:1106))
          (PORT IN5 (586:638:693)(568:613:661))
          (PORT IN7 (633:684:739)(619:661:707))
          (PORT IN8 (717:760:808)(734:773:818))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a597_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1370:1430:1492)(1390:1441:1494))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x70y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (721:773:828)(715:759:806))
          (PORT IN6 (673:722:776)(658:698:741))
          (PORT IN7 (412:430:451)(405:421:441))
          (PORT IN8 (826:884:947)(828:878:932))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (576:620:668)(555:589:625))
          (PORT IN4 (724:777:834)(721:765:812))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ANDXOR/    Pos: x67y70
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a599_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (218:235:253)(213:229:246))
          (PORT IN3 (413:445:478)(405:432:460))
          (PORT IN4 (837:891:950)(839:888:943))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x64y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (488:524:563)(465:495:529))
          (PORT IN4 (982:1054:1129)(1014:1077:1146))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x64y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (433:464:496)(436:461:488))
          (PORT IN7 (533:562:593)(530:557:586))
          (PORT IN8 (727:773:824)(744:786:833))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a603_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (537:579:623)(544:579:618))
          (PORT IN2 (517:552:590)(524:555:587))
          (PORT IN4 (800:861:927)(807:864:924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x66y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (337:362:388)(328:350:373))
          (PORT IN6 (515:560:606)(524:562:604))
          (PORT IN8 (924:987:1054)(963:1020:1082))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x67y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (897:964:1036)(912:972:1036))
          (PORT IN6 (892:952:1015)(902:955:1011))
          (PORT IN8 (1114:1180:1249)(1151:1214:1281))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x67y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (350:382:417)(344:374:405))
          (PORT IN7 (329:348:369)(324:339:356))
          (PORT IN8 (756:810:868)(756:807:861))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_XOR////    Pos: x64y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (623:671:724)(620:661:704))
          (PORT IN7 (745:794:844)(754:798:847))
          (PORT IN8 (645:687:730)(652:689:728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x62y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a613_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:603:643)(564:598:633))
          (PORT IN2 (757:804:853)(762:804:850))
          (PORT IN3 (338:366:397)(342:367:393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x68y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (525:559:593)(533:564:599))
          (PORT IN6 (340:361:385)(341:362:384))
          (PORT IN8 (712:754:799)(721:761:802))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_XOR////    Pos: x68y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (755:805:859)(759:806:856))
          (PORT IN8 (779:847:919)(796:859:924))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x67y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (437:470:506)(435:464:494))
          (PORT IN5 (231:245:261)(218:229:240))
          (PORT IN7 (818:873:931)(836:887:941))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x55y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (405:436:469)(407:434:463))
          (PORT IN5 (874:930:991)(875:924:978))
          (PORT IN6 (687:729:776)(702:741:783))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a620_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (938:977:1020)(960:995:1033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x56y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (753:811:873)(755:808:863))
          (PORT IN6 (889:962:1041)(892:956:1024))
          (PORT IN8 (617:665:716)(610:646:686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x57y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (797:847:900)(820:869:921))
          (PORT IN6 (891:951:1015)(922:977:1034))
          (PORT IN8 (735:797:863)(731:786:844))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x53y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a623_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (423:452:484)(413:437:463))
          (PORT IN3 (814:869:927)(819:865:916))
          (PORT IN4 (229:245:262)(224:238:252))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x59y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (924:992:1066)(929:990:1056))
          (PORT IN4 (567:614:664)(550:588:630))
          (PORT IN5 (1129:1207:1293)(1134:1204:1280))
          (PORT IN6 (220:239:258)(205:221:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x52y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a625_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (719:770:824)(748:796:846))
          (PORT IN3 (643:678:718)(666:698:734))
          (PORT IN4 (550:590:631)(563:601:639))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x55y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (747:803:864)(737:787:840))
          (PORT IN4 (592:626:664)(597:630:667))
          (PORT IN5 (981:1044:1112)(999:1056:1119))
          (PORT IN6 (512:546:583)(511:541:573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x50y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (819:877:936)(848:899:953))
          (PORT IN7 (806:860:918)(832:884:938))
          (PORT IN8 (953:1020:1093)(958:1021:1092))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x57y53
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1116:1196:1284)(1136:1211:1291))
          (PORT IN4 (325:347:371)(316:333:352))
          (PORT IN5 (873:948:1026)(885:950:1020))
          (PORT IN6 (881:950:1024)(850:907:966))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x48y51
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (420:458:499)(402:433:465))
          (PORT IN7 (704:754:809)(686:727:769))
          (PORT IN8 (681:735:792)(671:717:768))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x57y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (804:861:920)(796:845:900))
          (PORT IN4 (520:561:603)(527:565:605))
          (PORT IN5 (913:986:1064)(918:982:1050))
          (PORT IN6 (410:439:470)(411:437:465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x47y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a631_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (942:1009:1080)(954:1015:1081))
          (PORT IN3 (921:982:1047)(923:976:1032))
          (PORT IN4 (669:724:782)(661:706:757))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x57y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (583:629:678)(583:622:665))
          (PORT IN4 (717:776:837)(708:758:812))
          (PORT IN5 (755:814:873)(775:826:880))
          (PORT IN6 (407:438:471)(410:439:469))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX4b/D///    Pos: x17y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (904:962:1023)(918:968:1024))
          (PORT IN3 (599:645:691)(612:652:694))
          (PORT IN5 (627:678:731)(647:696:747))
          (PORT IN6 (221:237:254)(208:220:233))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a633_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1036:1107:1180)(1045:1098:1157))
          (PORT IN3 (1030:1103:1181)(1039:1103:1172))
          (PORT IN5 (835:903:973)(844:906:971))
          (PORT IN6 (615:661:711)(604:643:684))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a634_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (655:684:715)(659:684:710))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (890:947:1006)(907:954:1007))
          (PORT IN3 (1011:1083:1159)(1018:1083:1150))
          (PORT IN5 (549:593:640)(564:607:654))
          (PORT IN6 (206:222:238)(192:205:218))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a635_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x54y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (790:840:892)(811:857:905))
          (PORT IN3 (983:1055:1134)(1006:1071:1142))
          (PORT IN4 (792:845:902)(794:840:890))
          (PORT IN5 (333:352:374)(338:356:377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
 // C_///AND/D    Pos: x51y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:998:1057)(951:1003:1058))
          (PORT IN3 (948:1004:1065)(960:1012:1067))
          (PORT IN4 (893:956:1023)(904:962:1026))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a638_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1091:1152)(1055:1109:1166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////D    Pos: x39y39
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (997:1072:1151)(1002:1071:1146))
          (PORT IN7 (890:946:1010)(904:954:1010))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a639_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (874:919:965)(887:926:966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (976:1045:1117)(988:1046:1110))
          (PORT IN3 (685:738:794)(698:747:797))
          (PORT IN5 (417:448:482)(415:442:471))
          (PORT IN6 (224:241:258)(220:235:250))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a640_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (649:687:725)(654:687:721))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (841:913:989)(839:898:964))
          (PORT IN3 (523:562:604)(522:556:592))
          (PORT IN5 (721:778:838)(733:784:840))
          (PORT IN6 (315:335:357)(321:340:361))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a641_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (647:684:722)(653:682:712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (931:1011:1094)(936:1001:1074))
          (PORT IN3 (422:455:491)(415:443:472))
          (PORT IN5 (417:450:484)(416:444:476))
          (PORT IN6 (214:229:245)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a642_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (681:714:749)(679:707:738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x19y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a643_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (691:745:803)(710:760:815))
          (PORT IN3 (765:823:883)(792:846:903))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x16y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (525:561:600)(527:560:596))
          (PORT IN7 (500:541:586)(498:533:570))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_ORAND/D///    Pos: x36y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (580:623:670)(572:610:652))
          (PORT IN6 (574:624:677)(571:615:662))
          (PORT IN7 (1070:1137:1209)(1100:1163:1232))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a645_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1044:1102:1162)(1061:1113:1167))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (810:860:914)(819:861:907))
          (PORT IN3 (701:755:810)(713:762:812))
          (PORT IN5 (887:954:1024)(915:979:1046))
          (PORT IN6 (707:760:817)(716:766:821))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a647_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:581:608)(566:589:613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y56
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (650:701:755)(659:703:750))
          (PORT IN6 (655:697:741)(666:704:744))
          (PORT IN8 (350:374:399)(341:361:383))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a648_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1014:1054:1099)(1054:1090:1128))
          (PORT EN (815:864:916)(833:878:927))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (539:579:620)(542:576:612))
          (PORT IN6 (869:927:990)(868:919:973))
          (PORT IN8 (264:284:304)(258:275:293))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a649_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1012:1052:1094)(1046:1080:1115))
          (PORT EN (887:946:1010)(918:976:1037))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (216:233:250)(203:215:229))
          (PORT IN6 (851:907:969)(858:911:969))
          (PORT IN8 (547:583:621)(541:571:603))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a650_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1154:1222:1291)(1179:1240:1304))
          (PORT EN (750:800:853)(761:805:854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x60y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (618:664:713)(629:669:712))
          (PORT IN6 (992:1068:1148)(1002:1068:1139))
          (PORT IN8 (625:666:709)(619:657:697))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a651_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1372:1445:1524)(1395:1462:1534))
          (PORT EN (335:358:383)(327:349:372))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (529:565:603)(528:558:590))
          (PORT IN6 (972:1039:1109)(973:1030:1092))
          (PORT IN8 (672:724:780)(661:706:754))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a652_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1209:1271:1338)(1231:1287:1347))
          (PORT EN (453:481:511)(450:474:500))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (521:554:590)(527:558:591))
          (PORT IN6 (883:942:1004)(906:961:1020))
          (PORT IN8 (603:639:677)(622:656:694))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a653_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1184:1239:1298)(1222:1271:1325))
          (PORT EN (804:853:906)(823:869:919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x54y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a654_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (227:243:259)(213:225:238))
          (PORT IN6 (1033:1107:1188)(1051:1116:1187))
          (PORT IN8 (830:888:951)(847:901:960))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a654_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1059:1118:1182)(1096:1148:1206))
          (PORT EN (1051:1123:1199)(1074:1139:1210))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x58y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (500:538:580)(503:536:571))
          (PORT IN6 (684:741:802)(666:711:760))
          (PORT IN8 (224:240:256)(209:221:234))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a655_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1257:1318:1385)(1275:1331:1391))
          (PORT EN (648:687:729)(661:697:735))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x58y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (578:628:681)(565:606:650))
          (PORT IN6 (636:689:744)(646:695:746))
          (PORT IN8 (571:612:654)(585:623:661))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a656_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1167:1228:1290)(1208:1264:1323))
          (PORT EN (342:360:381)(340:357:376))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1102:1177:1255)(1135:1202:1276))
          (PORT IN7 (1455:1548:1648)(1500:1584:1674))
          (PORT IN8 (218:236:255)(202:217:234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a657_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (908:949:993)(922:958:996))
          (PORT EN (1030:1105:1184)(1061:1132:1207))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (905:981:1062)(899:962:1029))
          (PORT IN5 (336:356:379)(328:345:364))
          (PORT IN7 (1164:1237:1315)(1205:1270:1341))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a658_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (803:836:873)(821:853:885))
          (PORT EN (1040:1112:1187)(1076:1146:1222))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x47y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (885:943:1004)(883:932:984))
          (PORT IN6 (640:682:726)(658:697:737))
          (PORT IN8 (1316:1399:1490)(1358:1434:1514))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a659_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (980:1027:1078)(1005:1049:1095))
          (PORT EN (927:997:1071)(950:1016:1087))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x49y40
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (627:668:712)(637:676:719))
          (PORT IN4 (1037:1102:1170)(1072:1130:1190))
          (PORT IN5 (1010:1080:1153)(1010:1069:1133))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a660_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (852:889:930)(868:901:937))
          (PORT EN (1012:1092:1176)(1034:1108:1187))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (901:975:1054)(897:958:1023))
          (PORT IN5 (514:555:598)(523:559:597))
          (PORT IN7 (1221:1301:1385)(1243:1314:1390))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a661_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (891:935:979)(911:949:989))
          (PORT EN (832:893:956)(856:914:976))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x47y43
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1039:1105:1175)(1079:1141:1208))
          (PORT IN4 (709:760:815)(725:774:826))
          (PORT IN5 (988:1055:1125)(1016:1076:1141))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a662_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1003:1056:1112)(1015:1061:1111))
          (PORT EN (823:883:947)(848:908:972))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x55y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (332:352:374)(325:341:359))
          (PORT IN6 (418:447:476)(409:430:453))
          (PORT IN8 (611:642:679)(626:659:696))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a663_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1032:1080)(1014:1057:1102))
          (PORT EN (948:1013:1083)(964:1022:1085))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x59y56
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (408:439:471)(409:437:465))
          (PORT IN2 (1072:1146:1225)(1092:1159:1228))
          (PORT IN5 (319:343:368)(314:332:352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a664_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (977:1016:1057)(1003:1038:1076))
          (PORT EN (1208:1286:1369)(1253:1327:1407))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x59y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (574:621:671)(559:598:639))
          (PORT IN6 (624:664:708)(642:680:723))
          (PORT IN8 (431:468:505)(430:463:497))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a665_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1156:1210:1265)(1204:1251:1300))
          (PORT EN (613:658:706)(611:650:693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x62y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (568:616:666)(543:582:623))
          (PORT IN6 (674:723:776)(650:686:728))
          (PORT IN8 (603:640:679)(613:648:686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a666_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1258:1318:1383)(1288:1341:1398))
          (PORT EN (688:739:796)(674:719:768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x58y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (316:344:373)(310:331:354))
          (PORT IN6 (707:754:805)(728:777:829))
          (PORT IN8 (312:338:366)(304:326:349))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a667_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1216:1272:1330)(1261:1312:1365))
          (PORT EN (860:906:958)(891:938:991))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x58y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (580:632:689)(566:610:657))
          (PORT IN6 (613:654:698)(627:665:705))
          (PORT IN8 (708:755:805)(722:766:812))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a668_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1209:1270:1332)(1256:1312:1371))
          (PORT EN (696:741:790)(711:755:801))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x56y48
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (523:561:602)(533:566:601))
          (PORT IN2 (694:747:804)(675:718:764))
          (PORT IN5 (476:511:547)(472:501:533))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a669_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (991:1036:1082)(1021:1060:1103))
          (PORT EN (664:699:739)(682:717:756))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x61y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (517:557:599)(519:553:589))
          (PORT IN6 (753:805:861)(762:808:857))
          (PORT IN8 (664:713:765)(681:727:777))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a670_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1322:1390:1465)(1335:1394:1458))
          (PORT EN (448:477:509)(447:475:505))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x54y48
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (703:756:812)(697:741:791))
          (PORT IN2 (922:990:1062)(932:989:1052))
          (PORT IN5 (549:587:626)(548:579:611))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a671_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1185:1253:1323)(1218:1274:1333))
          (PORT EN (949:1013:1080)(977:1035:1099))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x59y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (420:453:488)(419:446:476))
          (PORT IN6 (786:841:899)(808:858:910))
          (PORT IN8 (1167:1241:1321)(1183:1255:1328))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a672_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1296:1355:1415)(1325:1377:1431))
          (PORT EN (963:1015:1074)(1002:1055:1115))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x54y58
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (714:762:812)(731:774:823))
          (PORT IN7 (436:469:504)(435:463:494))
          (PORT IN8 (739:784:832)(757:799:846))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x25y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (809:872:939)(802:852:908))
          (PORT IN3 (434:464:495)(434:461:490))
          (PORT IN5 (719:768:822)(737:781:830))
          (PORT IN6 (229:241:254)(215:225:235))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a674_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (646:680:716)(648:677:709))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x65y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (599:648:699)(607:652:700))
          (PORT IN5 (242:255:269)(227:236:247))
          (PORT IN6 (330:352:375)(329:349:371))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a675_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (867:908:953)(882:919:958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x63y42
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (355:382:412)(350:376:403))
          (PORT IN2 (461:499:541)(439:469:501))
          (PORT IN5 (1229:1320:1419)(1238:1320:1409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
    )))
 // C_///AND/    Pos: x62y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a677_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (701:750:803)(712:758:807))
          (PORT IN2 (900:968:1037)(914:967:1025))
          (PORT IN3 (700:745:794)(696:736:778))
          (PORT IN4 (591:640:691)(591:630:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x67y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a678_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (956:1018:1084)(978:1037:1099))
          (PORT IN5 (568:606:647)(573:606:642))
          (PORT IN7 (704:768:833)(722:779:841))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a678_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (973:1019:1069)(1005:1047:1093))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x58y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (504:544:589)(510:548:589))
          (PORT IN5 (709:760:813)(723:767:814))
          (PORT IN6 (606:648:693)(609:647:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x65y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (307:329:353)(299:317:338))
          (PORT IN5 (252:268:285)(245:259:273))
          (PORT IN6 (863:919:977)(886:942:1000))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a680_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (793:825:860)(811:841:873))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x59y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (316:338:362)(318:339:361))
          (PORT IN5 (884:949:1016)(890:946:1009))
          (PORT IN6 (527:567:608)(524:557:592))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x65y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (419:447:477)(417:443:470))
          (PORT IN5 (657:706:757)(642:682:725))
          (PORT IN6 (514:557:604)(520:561:604))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a682_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (878:918:963)(893:929:967))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x57y46
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (664:705:748)(659:691:725))
          (PORT IN2 (511:550:591)(500:530:563))
          (PORT IN5 (307:331:355)(301:321:343))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
    )))
 // C_MX4b/D///    Pos: x59y47
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (461:502:546)(447:482:521))
          (PORT IN4 (404:429:456)(397:419:443))
          (PORT IN5 (697:752:811)(700:750:804))
          (PORT IN6 (686:743:802)(677:725:777))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a684_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1246:1311:1378)(1270:1329:1392))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1172:1253:1337)(1197:1267:1344))
          (PORT IN3 (893:958:1027)(919:980:1043))
          (PORT IN5 (536:571:608)(554:590:629))
          (PORT IN6 (232:246:260)(225:237:250))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a685_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (655:691:731)(662:693:726))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (668:724:781)(665:712:764))
          (PORT IN3 (1128:1206:1287)(1165:1240:1317))
          (PORT IN5 (733:788:848)(738:784:835))
          (PORT IN6 (325:345:366)(320:336:353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a686_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (567:591:617)(572:595:618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x23y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a687_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (531:570:612)(544:583:625))
          (PORT IN4 (447:476:506)(458:485:514))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x20y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (591:639:690)(585:628:673))
          (PORT IN8 (229:243:259)(221:234:249))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x16y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (445:476:507)(446:470:498))
          (PORT IN7 (812:865:921)(824:874:927))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_ORAND/D///    Pos: x29y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (221:236:253)(207:219:232))
          (PORT IN6 (1084:1149:1217)(1102:1161:1223))
          (PORT IN7 (881:937:996)(900:952:1008))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a690_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (741:777:813)(760:794:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (801:855:911)(810:856:907))
          (PORT IN3 (1207:1290:1378)(1230:1306:1388))
          (PORT IN5 (685:739:798)(697:749:805))
          (PORT IN6 (504:543:584)(505:540:576))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a692_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (583:607:632)(584:606:629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (851:924:998)(852:910:974))
          (PORT IN3 (1205:1293:1384)(1227:1308:1393))
          (PORT IN5 (715:770:831)(716:766:820))
          (PORT IN6 (417:447:477)(417:442:468))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a693_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (664:701:738)(663:694:727))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (908:966:1027)(921:971:1027))
          (PORT IN3 (868:929:993)(887:942:1000))
          (PORT IN5 (221:238:256)(214:229:245))
          (PORT IN6 (217:231:245)(204:215:226))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a694_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:607)(558:585:613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x44y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (905:973:1046)(919:981:1047))
          (PORT IN8 (1052:1125:1203)(1064:1127:1194))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a695_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (962:1011:1062)(987:1032:1081))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (899:965:1033)(905:958:1017))
          (PORT IN3 (1138:1223:1311)(1153:1232:1314))
          (PORT IN5 (536:572:609)(540:572:608))
          (PORT IN6 (227:243:261)(212:223:235))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a696_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (824:873:926)(824:868:917))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1038:1124:1212)(1055:1126:1204))
          (PORT IN3 (996:1072:1150)(1007:1076:1148))
          (PORT IN5 (721:778:838)(733:784:840))
          (PORT IN6 (412:444:478)(416:444:475))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a697_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (647:684:722)(653:682:712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x25y37
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (330:351:374)(332:353:374))
          (PORT IN3 (1343:1426:1516)(1360:1431:1509))
          (PORT IN8 (687:744:805)(688:740:796))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a698_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (646:680:716)(648:677:709))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x25y35
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (516:552:593)(521:555:590))
          (PORT IN4 (1017:1086:1159)(1050:1114:1181))
          (PORT IN8 (932:989:1054)(968:1025:1088))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a699_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (729:759:791)(742:768:797))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x25y40
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (550:589:631)(541:573:607))
          (PORT IN4 (1270:1354:1442)(1310:1386:1468))
          (PORT IN8 (423:454:487)(428:456:485))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a700_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (674:708:744)(682:711:741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x33y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (671:717:768)(666:708:752))
          (PORT IN5 (437:465:496)(437:460:487))
          (PORT IN7 (983:1043:1108)(1021:1073:1132))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a701_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (834:888:944)(853:900:948))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x35y39
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (340:362:386)(339:361:383))
          (PORT IN3 (1197:1266:1342)(1221:1281:1346))
          (PORT IN8 (803:863:927)(804:858:917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a702_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (851:901:954)(865:912:961))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x35y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (718:774:835)(705:754:806))
          (PORT IN6 (1076:1140:1209)(1104:1163:1226))
          (PORT IN8 (840:886:935)(860:902:946))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a703_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (776:810:845)(802:832:863))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ANDXOR////D    Pos: x69y53
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:973:1044)(917:979:1046))
          (PORT IN3 (827:884:944)(855:909:965))
          (PORT IN4 (833:898:969)(833:890:951))
          (PORT IN8 (1072:1144:1219)(1104:1169:1240))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a704_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1250:1314:1381)(1289:1345:1406))
          (PORT EN (1068:1153:1241)(1094:1169:1249))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x63y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (228:245:262)(222:236:252))
          (PORT IN6 (492:530:571)(496:533:571))
          (PORT IN8 (514:545:578)(516:547:579))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x63y63
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (629:673:721)(645:686:732))
          (PORT IN3 (577:614:655)(584:617:653))
          (PORT IN5 (645:695:746)(665:711:760))
          (PORT IN6 (238:251:266)(226:237:248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND////    Pos: x59y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1118:1193:1272)(1141:1210:1283))
          (PORT IN6 (709:763:821)(722:770:823))
          (PORT IN7 (815:874:939)(832:889:951))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x65y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a708_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (788:864:945)(807:871:941))
          (PORT IN2 (301:324:349)(294:314:336))
          (PORT IN4 (804:864:930)(802:852:907))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2a/D///    Pos: x55y59
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:988:1058)(949:1009:1076))
          (PORT IN2 (493:530:568)(478:508:541))
          (PORT IN5 (440:470:500)(425:446:469))
          (PORT IN6 (422:453:487)(424:452:481))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (182:195:209)(186:206:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a709_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1087:1145:1208)(1113:1167:1224))
          (PORT EN (1105:1168:1236)(1144:1204:1267))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a710_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (843:912:982)(849:908:973))
          (PORT IN3 (966:1037:1111)(996:1061:1130))
          (PORT IN5 (415:444:477)(423:454:486))
          (PORT IN6 (221:237:254)(208:220:233))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a710_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:753:793)(732:767:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (786:847:910)(789:840:894))
          (PORT IN3 (826:889:956)(834:892:953))
          (PORT IN5 (731:784:842)(725:772:823))
          (PORT IN6 (226:241:258)(213:225:239))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a711_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (676:711:749)(673:705:739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (872:939:1007)(881:939:1003))
          (PORT IN3 (1334:1423:1517)(1384:1471:1561))
          (PORT IN5 (755:808:863)(750:795:843))
          (PORT IN6 (629:674:721)(628:669:712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a712_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:750:785)(730:759:791))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ANDXOR/D//AND/D    Pos: x52y59
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (960:1026:1095)(986:1045:1107))
          (PORT IN7 (1166:1237:1311)(1205:1267:1335))
          (PORT IN8 (492:522:555)(504:533:564))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a713_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (993:1038:1087)(1024:1067:1112))
          (PORT EN (620:662:708)(637:679:723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a713_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (214:232:250)(200:213:227))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a713_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (993:1038:1087)(1024:1067:1112))
          (PORT EN (620:662:708)(637:679:723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (300:326:354)(285:305:326))
          (PORT IN7 (1213:1297:1388)(1231:1303:1382))
          (PORT IN8 (705:749:797)(718:760:805))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a714_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1047:1101:1159)(1062:1111:1163))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x50y36
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (624:661:701)(632:666:703))
          (PORT IN4 (1168:1234:1306)(1219:1284:1351))
          (PORT IN6 (508:542:578)(516:547:581))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN6 OUT (182:195:209)(186:206:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a715_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1079:1130:1183)(1094:1141:1190))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x46y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (780:842:906)(771:824:880))
          (PORT IN7 (439:469:500)(437:464:491))
          (PORT IN8 (1116:1185:1259)(1170:1236:1305))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a716_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1049:1105:1165)(1064:1113:1168))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x46y37
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1317:1403:1495)(1359:1438:1523))
          (PORT IN4 (223:238:253)(218:231:245))
          (PORT IN6 (591:635:683)(597:637:681))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN6 OUT (182:195:209)(186:206:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a717_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (942:991:1043)(971:1016:1064))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x46y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (401:434:469)(394:421:451))
          (PORT IN7 (1209:1290:1376)(1241:1317:1398))
          (PORT IN8 (228:244:261)(225:240:255))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a718_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:839:873)(823:851:882))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x44y38
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (342:363:386)(351:371:391))
          (PORT IN4 (1221:1302:1388)(1241:1312:1388))
          (PORT IN6 (497:536:579)(485:517:552))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN6 OUT (182:195:209)(186:206:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a719_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (880:920:964)(897:930:967))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x60y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (815:868:926)(839:891:948))
          (PORT IN7 (1539:1625:1719)(1579:1658:1744))
          (PORT IN8 (927:997:1072)(940:999:1063))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a720_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1254:1333:1412)(1276:1345:1419))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (594:641:689)(595:636:680))
          (PORT IN7 (1177:1254:1336)(1223:1295:1372))
          (PORT IN8 (703:748:799)(715:758:806))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a721_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (793:825:858)(811:839:869))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x52y36
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (597:637:678)(595:628:664))
          (PORT IN4 (1056:1119:1186)(1094:1151:1211))
          (PORT IN6 (690:744:801)(697:748:802))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN6 OUT (182:195:209)(186:206:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a722_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (978:1027:1079)(1009:1055:1104))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (532:567:606)(537:572:611))
          (PORT IN7 (778:834:894)(785:834:888))
          (PORT IN8 (927:983:1043)(966:1019:1074))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a723_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1075:1127:1183)(1086:1132:1182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x42y39
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (939:999:1064)(940:991:1047))
          (PORT IN4 (322:343:364)(322:341:362))
          (PORT IN6 (770:816:867)(791:837:886))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN6 OUT (182:195:209)(186:206:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a724_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1007:1063)(965:1010:1057))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (754:813:874)(766:817:872))
          (PORT IN7 (822:876:932)(852:900:952))
          (PORT IN8 (703:748:799)(715:758:806))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a725_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (921:969:1019)(946:993:1044))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1017:1096)(961:1030:1104))
          (PORT IN7 (777:834:895)(778:827:882))
          (PORT IN8 (1426:1522:1623)(1459:1544:1636))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a726_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (777:809:845)(798:827:859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (986:1053:1122)(1011:1069:1134))
          (PORT IN3 (821:883:948)(839:897:956))
          (PORT IN5 (731:785:844)(732:784:839))
          (PORT IN6 (247:262:277)(245:259:274))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a727_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:581:608)(566:589:613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x64y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (754:809:868)(764:815:870))
          (PORT IN6 (885:945:1011)(893:949:1011))
          (PORT IN7 (702:743:787)(693:731:772))
          (PORT IN8 (338:359:380)(331:348:366))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a728_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1073:1125:1182)(1087:1133:1183))
          (PORT EN (327:347:369)(313:329:348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (644:693:745)(647:691:739))
          (PORT IN2 (891:955:1022)(901:957:1018))
          (PORT IN3 (218:234:251)(204:216:230))
          (PORT IN4 (225:240:255)(211:222:234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a728_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1073:1125:1182)(1087:1133:1183))
          (PORT EN (327:347:369)(313:329:348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x62y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (631:672:718)(635:674:716))
          (PORT IN6 (1082:1162:1247)(1120:1193:1268))
          (PORT IN7 (201:215:231)(187:197:208))
          (PORT IN8 (839:894:955)(845:897:953))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a730_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (981:1026:1076)(1006:1048:1093))
          (PORT EN (528:565:606)(532:566:602))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (519:554:593)(516:548:583))
          (PORT IN2 (384:409:436)(387:409:432))
          (PORT IN3 (641:681:722)(648:682:720))
          (PORT IN4 (733:783:838)(733:779:828))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a730_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (981:1026:1076)(1006:1048:1093))
          (PORT EN (528:565:606)(532:566:602))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x62y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (718:767:820)(718:762:810))
          (PORT IN6 (844:904:967)(857:909:967))
          (PORT IN7 (217:235:254)(209:225:242))
          (PORT IN8 (631:674:722)(614:652:693))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a732_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1026:1086:1152)(1037:1090:1147))
          (PORT EN (590:634:682)(568:605:646))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (608:651:698)(603:640:681))
          (PORT IN2 (849:910:973)(859:912:969))
          (PORT IN3 (306:329:352)(297:316:336))
          (PORT IN4 (526:563:605)(504:536:570))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a732_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1026:1086:1152)(1037:1090:1147))
          (PORT EN (590:634:682)(568:605:646))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x61y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (813:871:932)(821:872:928))
          (PORT IN6 (574:615:657)(586:622:661))
          (PORT IN7 (426:459:494)(425:453:482))
          (PORT IN8 (741:795:855)(741:793:850))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a734_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (779:815:854)(797:829:864))
          (PORT EN (553:589:628)(544:576:611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (709:761:815)(712:756:805))
          (PORT IN2 (794:853:915)(787:836:888))
          (PORT IN3 (845:890:937)(869:912:958))
          (PORT IN4 (640:689:743)(635:681:731))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a734_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (779:815:854)(797:829:864))
          (PORT EN (553:589:628)(544:576:611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x66y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (631:675:720)(645:685:730))
          (PORT IN6 (721:775:830)(742:787:834))
          (PORT IN7 (200:216:233)(186:197:210))
          (PORT IN8 (326:349:375)(316:336:359))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a736_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (962:1009:1060)(993:1036:1082))
          (PORT EN (310:330:353)(297:312:328))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (521:559:598)(529:562:600))
          (PORT IN2 (1473:1575:1682)(1525:1615:1708))
          (PORT IN3 (608:646:687)(619:653:690))
          (PORT IN4 (220:238:258)(204:218:234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a736_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (962:1009:1060)(993:1036:1082))
          (PORT EN (310:330:353)(297:312:328))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x68y39
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (558:596:637)(565:600:637))
          (PORT IN6 (739:798:858)(757:811:868))
          (PORT IN7 (420:440:463)(412:430:450))
          (PORT IN8 (687:734:786)(702:746:793))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a738_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (785:817:851)(808:837:868))
          (PORT EN (627:663:705)(624:654:688))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a738_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (456:488:522)(456:484:513))
          (PORT IN2 (707:757:808)(724:767:814))
          (PORT IN3 (422:458:495)(420:452:486))
          (PORT IN4 (587:628:674)(595:633:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a738_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (785:817:851)(808:837:868))
          (PORT EN (627:663:705)(624:654:688))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x72y39
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (597:637:678)(603:636:673))
          (PORT IN6 (612:673:737)(637:693:752))
          (PORT IN7 (214:229:246)(199:210:223))
          (PORT IN8 (1117:1190:1270)(1142:1212:1287))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a740_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1031:1081)(1009:1051:1097))
          (PORT EN (802:857:917)(802:850:901))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a740_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (487:521:555)(485:512:542))
          (PORT IN2 (595:660:728)(617:681:747))
          (PORT IN3 (739:789:843)(766:817:871))
          (PORT IN4 (1007:1074:1148)(1027:1091:1159))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a740_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1031:1081)(1009:1051:1097))
          (PORT EN (802:857:917)(802:850:901))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x70y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (779:829:882)(799:846:895))
          (PORT IN6 (515:554:595)(513:546:581))
          (PORT IN7 (418:438:459)(410:426:445))
          (PORT IN8 (508:541:579)(508:538:570))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a742_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (981:1026:1076)(1006:1048:1093))
          (PORT EN (843:891:945)(853:895:942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a742_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (667:711:757)(680:720:762))
          (PORT IN2 (568:610:656)(568:604:641))
          (PORT IN3 (335:362:392)(326:350:375))
          (PORT IN4 (402:430:462)(396:420:445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a742_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (981:1026:1076)(1006:1048:1093))
          (PORT EN (843:891:945)(853:895:942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x70y37
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a744_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (787:840:895)(805:852:904))
          (PORT IN6 (700:769:840)(720:781:845))
          (PORT IN7 (217:234:251)(201:214:228))
          (PORT IN8 (1292:1378:1472)(1332:1416:1505))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a744_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (942:991:1043)(971:1016:1064))
          (PORT EN (989:1057:1131)(1004:1065:1130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (681:729:778)(694:735:780))
          (PORT IN2 (962:1044:1133)(973:1046:1123))
          (PORT IN3 (511:544:579)(511:539:572))
          (PORT IN4 (1191:1271:1359)(1225:1303:1385))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a744_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (942:991:1043)(971:1016:1064))
          (PORT EN (989:1057:1131)(1004:1065:1130))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x68y37
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (730:781:836)(737:779:824))
          (PORT IN6 (492:545:599)(496:540:585))
          (PORT IN7 (223:239:255)(217:230:244))
          (PORT IN8 (725:779:837)(732:780:833))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a746_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:910:954)(888:920:957))
          (PORT EN (735:782:833)(737:775:817))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a746_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (621:666:714)(621:656:694))
          (PORT IN2 (473:519:568)(478:516:554))
          (PORT IN3 (510:541:574)(512:539:567))
          (PORT IN4 (619:668:720)(621:663:709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a746_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:910:954)(888:920:957))
          (PORT EN (735:782:833)(737:775:817))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x70y39
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (535:573:614)(527:555:585))
          (PORT IN6 (554:600:649)(539:573:612))
          (PORT IN7 (428:450:473)(430:451:473))
          (PORT IN8 (918:984:1054)(938:996:1061))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a748_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1033:1087:1144)(1049:1097:1148))
          (PORT EN (941:999:1062)(955:1005:1060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (432:464:498)(418:439:462))
          (PORT IN2 (542:583:625)(526:555:586))
          (PORT IN3 (436:468:501)(443:473:503))
          (PORT IN4 (816:877:941)(831:883:941))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a748_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1033:1087:1144)(1049:1097:1148))
          (PORT EN (941:999:1062)(955:1005:1060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x66y39
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (448:479:510)(442:466:491))
          (PORT IN6 (911:983:1060)(923:987:1055))
          (PORT IN7 (225:242:259)(220:234:249))
          (PORT IN8 (803:851:902)(824:869:918))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a750_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1005:1057:1115)(1017:1065:1115))
          (PORT EN (416:442:470)(409:430:454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (344:369:394)(332:349:367))
          (PORT IN2 (844:924:1008)(852:926:1002))
          (PORT IN3 (316:337:359)(314:335:357))
          (PORT IN4 (700:742:787)(714:753:795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a750_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1005:1057:1115)(1017:1065:1115))
          (PORT EN (416:442:470)(409:430:454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x65y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (965:1039:1118)(991:1063:1139))
          (PORT IN6 (504:544:587)(512:550:589))
          (PORT IN7 (308:330:353)(301:320:341))
          (PORT IN8 (524:565:607)(522:555:591))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a752_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (796:831:867)(820:852:885))
          (PORT EN (522:555:591)(514:540:567))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (856:923:994)(875:940:1008))
          (PORT IN2 (307:329:353)(299:317:338))
          (PORT IN3 (554:592:633)(558:593:629))
          (PORT IN4 (417:452:488)(407:434:464))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a752_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (796:831:867)(820:852:885))
          (PORT EN (522:555:591)(514:540:567))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x59y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a754_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (418:445:474)(419:444:469))
          (PORT IN6 (308:334:360)(302:323:345))
          (PORT IN7 (214:228:244)(201:212:224))
          (PORT IN8 (916:978:1047)(930:989:1053))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a754_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1122:1192:1266)(1136:1198:1263))
          (PORT EN (1051:1140:1236)(1053:1125:1204))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a754_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (315:336:358)(310:328:346))
          (PORT IN2 (543:579:616)(557:591:627))
          (PORT IN3 (526:564:603)(526:556:588))
          (PORT IN4 (811:868:931)(819:872:930))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a754_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1122:1192:1266)(1136:1198:1263))
          (PORT EN (1051:1140:1236)(1053:1125:1204))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x61y38
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (307:328:351)(302:319:338))
          (PORT IN6 (315:336:360)(319:340:362))
          (PORT IN7 (539:576:615)(535:565:599))
          (PORT IN8 (828:886:950)(825:877:933))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a756_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (757:790:826)(777:807:839))
          (PORT EN (975:1035:1100)(987:1040:1096))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a756_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (205:220:236)(193:203:215))
          (PORT IN2 (727:782:842)(716:766:816))
          (PORT IN3 (425:451:480)(436:461:488))
          (PORT IN4 (726:779:837)(718:763:812))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a756_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (757:790:826)(777:807:839))
          (PORT EN (975:1035:1100)(987:1040:1096))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x58y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (787:845:909)(805:862:923))
          (PORT IN6 (539:573:610)(544:574:607))
          (PORT IN7 (214:229:246)(209:222:236))
          (PORT IN8 (965:1044:1127)(968:1036:1109))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a758_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1068:1118:1171)(1084:1128:1175))
          (PORT EN (1066:1134:1208)(1086:1148:1214))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a758_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (683:735:792)(695:745:799))
          (PORT IN2 (216:231:247)(202:213:224))
          (PORT IN3 (497:528:562)(489:515:544))
          (PORT IN4 (861:935:1012)(859:921:987))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a758_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1068:1118:1171)(1084:1128:1175))
          (PORT EN (1066:1134:1208)(1086:1148:1214))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (950:1026:1106)(964:1030:1102))
          (PORT IN3 (769:828:888)(785:838:895))
          (PORT IN5 (1122:1201:1283)(1148:1220:1297))
          (PORT IN6 (238:253:270)(234:248:264))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a760_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:579:604)(561:584:608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x67y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a761_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (664:711:759)(684:726:771))
          (PORT IN2 (536:573:612)(547:582:619))
          (PORT IN3 (334:361:389)(333:360:388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b/D///    Pos: x21y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a762_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (834:887:943)(854:902:952))
          (PORT IN3 (1022:1099:1180)(1047:1120:1196))
          (PORT IN5 (714:765:819)(718:767:819))
          (PORT IN6 (711:756:805)(703:742:786))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a762_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (653:689:727)(661:692:724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///OR/D    Pos: x43y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a763_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (716:759:806)(716:755:798))
          (PORT IN3 (865:942:1026)(874:947:1024))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a763_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:932:979)(900:939:980))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x58y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (897:967:1041)(922:986:1053))
          (PORT IN2 (753:814:878)(760:816:875))
          (PORT IN6 (897:951:1008)(906:956:1010))
          (PORT IN7 (806:862:918)(833:884:938))
          (PORT IN8 (949:1029:1113)(959:1032:1110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x50y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (531:568:606)(546:580:616))
          (PORT IN6 (1059:1112:1171)(1096:1146:1202))
          (PORT IN8 (703:750:800)(724:770:818))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a765_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (976:1016:1057)(1004:1039:1076))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (439:470:503)(448:476:506))
          (PORT IN6 (837:886:936)(865:909:957))
          (PORT IN8 (973:1042:1114)(984:1044:1111))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a766_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (967:1007:1049)(996:1031:1068))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x48y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (351:372:396)(352:373:395))
          (PORT IN6 (432:463:496)(433:459:488))
          (PORT IN7 (976:1045:1117)(1019:1083:1151))
          (PORT IN8 (362:386:410)(362:382:402))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a767_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1035:1086)(1023:1066:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x44y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (330:353:378)(316:331:347))
          (PORT IN6 (756:822:892)(728:780:836))
          (PORT IN7 (1148:1229:1315)(1168:1241:1319))
          (PORT IN8 (1025:1094:1169)(1040:1102:1170))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a769_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:973:1023)(951:997:1047))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x46y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a771_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:799:860)(755:811:870))
          (PORT IN2 (1018:1096:1177)(1011:1079:1152))
          (PORT IN3 (937:1017:1101)(961:1034:1111))
          (PORT IN4 (611:654:702)(623:664:708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a771_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (932:973:1016)(950:984:1021))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x48y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a773_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (238:253:270)(231:246:261))
          (PORT IN2 (422:454:487)(436:465:496))
          (PORT IN3 (861:923:988)(896:954:1015))
          (PORT IN4 (810:862:920)(803:846:894))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a773_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1035:1086)(1023:1066:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x44y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a775_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (435:463:494)(426:447:470))
          (PORT IN2 (1266:1362:1464)(1291:1372:1460))
          (PORT IN3 (1040:1115:1195)(1053:1120:1191))
          (PORT IN4 (600:646:696)(588:627:669))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a775_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:973:1023)(951:997:1047))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (654:700:751)(667:709:754))
          (PORT IN5 (733:782:835)(749:795:844))
          (PORT IN7 (509:547:588)(514:550:586))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a777_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1047:1101:1159)(1062:1111:1163))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (717:765:818)(731:774:818))
          (PORT IN6 (775:830:887)(802:855:911))
          (PORT IN8 (814:878:947)(817:873:934))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a778_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (967:1011:1059)(993:1035:1080))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x52y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (530:572:617)(546:587:631))
          (PORT IN5 (771:828:887)(794:847:905))
          (PORT IN7 (514:551:590)(519:554:591))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a779_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:996:1047)(981:1023:1069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x55y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a780_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (544:583:627)(549:585:623))
          (PORT IN6 (810:870:933)(826:878:935))
          (PORT IN8 (569:607:647)(558:591:626))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a780_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:995:1047)(977:1023:1071))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (571:609:652)(574:610:647))
          (PORT IN5 (879:938:998)(875:928:983))
          (PORT IN7 (364:386:410)(363:384:407))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a781_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1072:1125:1182)(1086:1133:1183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (653:700:750)(667:710:754))
          (PORT IN6 (788:845:908)(785:836:890))
          (PORT IN8 (497:537:580)(504:542:581))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a782_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (984:1031:1081)(1009:1051:1097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x52y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (638:684:733)(634:676:720))
          (PORT IN5 (320:345:372)(305:322:341))
          (PORT IN7 (484:516:551)(485:513:542))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a783_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (785:817:851)(808:837:868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x62y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (734:791:850)(727:776:829))
          (PORT IN2 (599:644:692)(609:649:691))
          (PORT IN3 (1523:1637:1755)(1565:1677:1789))
          (PORT IN6 (769:836:906)(767:824:887))
          (PORT IN7 (1189:1265:1345)(1225:1294:1370))
          (PORT IN8 (886:944:1006)(906:956:1012))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a784_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1236:1298:1364)(1265:1320:1379))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x67y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (452:480:510)(458:487:516))
          (PORT IN6 (935:1001:1070)(939:1001:1068))
          (PORT IN7 (329:355:382)(321:342:365))
          (PORT IN8 (225:243:262)(211:225:241))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a785_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (340:362:386)(339:361:383))
          (PORT IN3 (441:474:509)(441:469:500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ANDXOR////    Pos: x61y54
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (520:557:595)(523:556:591))
          (PORT IN6 (412:441:473)(413:438:465))
          (PORT IN7 (445:476:509)(445:473:503))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x59y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (956:1022:1091)(967:1027:1090))
          (PORT IN8 (873:923:978)(890:937:988))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x54y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (508:538:570)(510:537:565))
          (PORT IN7 (699:753:809)(691:735:785))
          (PORT IN8 (914:975:1041)(945:1007:1071))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (820:879:941)(830:882:939))
          (PORT IN2 (412:442:474)(411:438:467))
          (PORT IN4 (477:519:565)(454:488:524))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x70y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a792_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (416:450:486)(416:447:482))
          (PORT IN5 (694:747:805)(697:746:799))
          (PORT IN6 (622:664:710)(616:651:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x57y58
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a796_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (467:502:538)(469:498:528))
          (PORT IN3 (871:936:1005)(901:960:1022))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x70y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (602:653:706)(602:646:692))
          (PORT IN5 (917:978:1042)(924:981:1042))
          (PORT IN7 (1060:1127:1198)(1074:1135:1201))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x53y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (875:933:995)(869:921:977))
          (PORT IN5 (769:820:873)(780:826:875))
          (PORT IN6 (537:577:618)(527:555:585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a798_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:795:832)(782:813:845))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x59y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (588:633:682)(591:633:676))
          (PORT IN5 (320:351:384)(312:341:372))
          (PORT IN6 (799:857:919)(818:867:922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x60y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (416:444:475)(414:439:465))
          (PORT IN5 (527:573:621)(534:576:620))
          (PORT IN6 (494:523:555)(504:531:562))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x49y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a801_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (520:562:606)(519:555:594))
          (PORT IN3 (449:482:517)(446:475:507))
          (PORT IN4 (712:762:814)(723:767:814))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x55y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a802_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (620:667:716)(615:656:700))
          (PORT IN3 (461:493:529)(458:488:518))
          (PORT IN5 (689:732:777)(687:722:761))
          (PORT IN6 (420:448:478)(411:434:458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x50y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (390:423:457)(380:409:438))
          (PORT IN7 (507:547:588)(515:550:589))
          (PORT IN8 (897:951:1009)(917:967:1020))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x55y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a804_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (526:559:597)(543:577:612))
          (PORT IN3 (227:240:255)(221:233:247))
          (PORT IN5 (1114:1202:1294)(1151:1230:1312))
          (PORT IN6 (502:534:570)(509:537:568))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x49y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (656:704:756)(670:717:766))
          (PORT IN7 (338:365:394)(329:352:377))
          (PORT IN8 (855:907:963)(865:912:964))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x55y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a806_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (481:515:551)(468:498:529))
          (PORT IN3 (443:478:515)(449:483:517))
          (PORT IN5 (892:961:1035)(901:962:1029))
          (PORT IN6 (339:362:387)(324:341:358))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x48y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a807_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (531:576:623)(538:576:618))
          (PORT IN3 (436:468:501)(447:476:506))
          (PORT IN4 (954:1024:1101)(970:1035:1105))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x55y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a808_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (538:574:611)(543:576:609))
          (PORT IN3 (334:359:385)(331:354:379))
          (PORT IN5 (691:751:815)(698:753:812))
          (PORT IN6 (516:556:599)(505:539:576))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x48y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (596:646:700)(578:620:664))
          (PORT IN7 (547:585:625)(565:600:636))
          (PORT IN8 (1215:1284:1359)(1241:1307:1378))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x51y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (515:551:591)(536:571:608))
          (PORT IN3 (856:920:987)(867:926:988))
          (PORT IN5 (884:945:1010)(918:976:1039))
          (PORT IN6 (719:772:828)(722:769:819))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX4b/D///    Pos: x48y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (599:645:696)(582:623:668))
          (PORT IN3 (959:1025:1096)(986:1046:1110))
          (PORT IN7 (214:233:252)(203:216:230))
          (PORT IN8 (515:554:597)(507:540:574))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a811_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1264:1333:1407)(1294:1358:1426))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x58y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (615:664:717)(610:655:703))
          (PORT IN6 (881:946:1013)(915:974:1036))
          (PORT IN8 (821:876:936)(841:892:947))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_AND////    Pos: x63y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (460:493:527)(461:491:522))
          (PORT IN8 (756:808:866)(741:784:833))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x23y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (903:962:1023)(921:972:1027))
          (PORT IN3 (558:596:637)(568:603:639))
          (PORT IN5 (220:237:254)(212:228:244))
          (PORT IN6 (227:244:261)(214:226:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a814_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (574:596:619)(584:603:623))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1041:1123:1211)(1049:1120:1198))
          (PORT IN3 (332:357:385)(317:337:357))
          (PORT IN5 (524:560:599)(512:542:574))
          (PORT IN6 (626:661:701)(632:665:703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a815_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (664:701:738)(663:694:727))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a816_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1238:1331:1431)(1263:1345:1435))
          (PORT IN3 (543:579:620)(544:575:607))
          (PORT IN5 (733:781:833)(737:779:825))
          (PORT IN6 (244:261:280)(231:243:256))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a816_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:692:728)(661:691:723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x47y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (628:672:720)(629:669:713))
          (PORT IN2 (769:825:889)(780:833:888))
          (PORT IN3 (714:757:803)(718:757:800))
          (PORT IN7 (1093:1167:1248)(1100:1163:1232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x45y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a819_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (844:912:987)(845:905:970))
          (PORT IN3 (537:572:609)(538:569:603))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x37y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a820_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (355:381:408)(348:368:391))
          (PORT IN2 (600:646:694)(589:626:667))
          (PORT IN3 (739:790:841)(766:814:865))
          (PORT IN6 (684:737:796)(680:728:780))
          (PORT IN7 (727:781:840)(746:794:846))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x51y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (757:806:857)(784:830:881))
          (PORT IN7 (881:940:1003)(907:961:1019))
          (PORT IN8 (612:650:692)(608:642:679))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a821_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (849:881:916)(866:895:925))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////D    Pos: x33y60
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a822_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1052:1112:1176)(1103:1158:1217))
          (PORT IN8 (688:735:785)(698:740:785))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a822_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (804:852:903)(820:862:906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x28y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (365:386:410)(350:365:382))
          (PORT IN3 (447:479:515)(447:475:505))
          (PORT IN7 (466:497:531)(464:494:525))
          (PORT IN8 (700:753:811)(718:768:821))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a823_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (813:858:905)(824:864:907))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x69y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (326:350:374)(316:335:356))
          (PORT IN7 (556:593:632)(553:584:617))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a825_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1227:1289:1356)(1254:1314:1377))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x70y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (244:258:273)(239:252:266))
          (PORT IN7 (568:605:645)(564:596:631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a826_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (768:799:831)(787:814:843))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a826_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (674:717:764)(675:714:757))
          (PORT IN4 (746:798:854)(736:782:830))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a826_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (768:799:831)(787:814:843))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (332:361:391)(323:347:372))
          (PORT IN5 (518:559:604)(523:562:604))
          (PORT IN7 (907:970:1037)(922:978:1039))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a827_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (566:589:614)(575:595:616))
          (PORT EN (516:547:580)(506:529:556))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a828_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (683:731:782)(698:743:791))
          (PORT IN7 (785:842:902)(791:842:897))
          (PORT IN8 (586:632:682)(584:627:672))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a828_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (567:591:617)(572:595:618))
          (PORT EN (429:455:482)(418:440:466))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x22y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (631:681:733)(640:686:735))
          (PORT IN5 (614:661:713)(625:671:718))
          (PORT IN7 (1025:1094:1166)(1057:1120:1190))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a829_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (662:699:739)(669:701:734))
          (PORT EN (323:343:364)(306:322:341))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x21y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a830_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (722:779:838)(738:791:847))
          (PORT IN5 (230:250:270)(223:241:261))
          (PORT IN7 (724:782:843)(716:762:811))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a830_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (583:607:632)(584:606:629))
          (PORT EN (419:445:473)(408:431:457))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x21y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (811:869:930)(839:893:949))
          (PORT IN5 (346:369:394)(329:346:365))
          (PORT IN7 (835:889:948)(852:898:949))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a831_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (647:684:722)(653:682:712))
          (PORT EN (901:966:1035)(923:983:1049))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x21y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (452:486:521)(461:493:526))
          (PORT IN5 (806:866:929)(793:843:898))
          (PORT IN7 (844:898:956)(841:887:937))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a832_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (647:684:722)(653:682:712))
          (PORT EN (632:673:717)(637:673:713))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x27y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (455:486:519)(445:470:498))
          (PORT IN7 (914:985:1061)(940:1005:1071))
          (PORT IN8 (787:841:899)(790:838:891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a833_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (707:747:788)(725:763:803))
          (PORT EN (687:742:801)(678:729:784))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x24y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (499:537:579)(501:535:571))
          (PORT IN7 (1022:1085:1150)(1055:1114:1179))
          (PORT IN8 (381:408:436)(380:404:429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a834_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (574:598:623)(582:602:624))
          (PORT EN (623:660:702)(628:662:698))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x24y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (524:565:607)(532:568:607))
          (PORT IN5 (729:781:839)(730:779:832))
          (PORT IN7 (1129:1209:1293)(1161:1229:1303))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a835_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (845:890:939)(845:882:923))
          (PORT EN (332:348:367)(318:332:348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x21y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a836_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (886:945:1008)(923:980:1040))
          (PORT IN5 (226:243:261)(212:226:241))
          (PORT IN7 (1582:1672:1768)(1645:1728:1815))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a836_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (858:905:956)(863:905:951))
          (PORT EN (519:553:589)(521:550:582))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x21y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (765:817:873)(770:814:861))
          (PORT IN7 (1261:1339:1424)(1275:1340:1410))
          (PORT IN8 (328:349:372)(319:337:357))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a837_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (583:607:632)(584:606:629))
          (PORT EN (536:567:600)(522:548:576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x24y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (686:733:782)(696:738:780))
          (PORT IN7 (639:687:737)(648:692:737))
          (PORT IN8 (1310:1399:1493)(1346:1427:1511))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a838_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (591:612:636)(600:619:639))
          (PORT EN (747:791:839)(754:794:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x22y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (886:943:1005)(902:952:1007))
          (PORT IN7 (220:233:248)(205:215:226))
          (PORT IN8 (1440:1535:1635)(1489:1577:1668))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a839_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (550:575:600)(555:577:601))
          (PORT EN (524:557:592)(505:529:556))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x24y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (605:642:682)(626:663:701))
          (PORT IN5 (433:462:494)(425:448:472))
          (PORT IN7 (1212:1296:1384)(1253:1330:1411))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a840_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (634:668:702)(637:666:696))
          (PORT EN (790:838:888)(800:842:888))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (984:1048:1116)(1005:1061:1121))
          (PORT IN7 (1435:1532:1634)(1484:1574:1669))
          (PORT IN8 (331:352:374)(327:344:363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a841_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (567:591:617)(572:595:618))
          (PORT EN (546:577:609)(532:557:585))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x19y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (957:1018:1084)(993:1051:1114))
          (PORT IN5 (524:565:608)(527:565:604))
          (PORT IN7 (327:351:375)(319:338:359))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a842_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (797:848:901)(796:837:882))
          (PORT EN (426:451:480)(421:443:469))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x19y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a843_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (531:580:633)(526:568:611))
          (PORT IN5 (775:830:889)(782:833:888))
          (PORT IN7 (898:960:1026)(899:953:1011))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a843_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:581:608)(566:589:613))
          (PORT EN (807:861:920)(801:846:894))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x25y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (783:840:903)(782:835:894))
          (PORT IN5 (545:583:624)(546:577:613))
          (PORT IN7 (1029:1106:1187)(1041:1108:1181))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a844_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:692:728)(661:691:723))
          (PORT EN (872:930:992)(884:937:995))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x29y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (571:617:667)(563:604:649))
          (PORT IN5 (532:569:608)(536:569:606))
          (PORT IN7 (868:925:983)(884:935:989))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a845_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (731:768:807)(746:783:821))
          (PORT EN (993:1068:1149)(1005:1075:1151))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a846_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (428:464:502)(427:457:489))
          (PORT IN5 (345:369:394)(337:357:379))
          (PORT IN7 (853:908:964)(858:907:960))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a846_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:579:604)(561:584:608))
          (PORT EN (531:561:594)(519:543:569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x27y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (566:614:665)(559:602:649))
          (PORT IN5 (446:473:502)(445:469:494))
          (PORT IN7 (939:1005:1072)(962:1019:1081))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a847_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (714:750:789)(731:766:803))
          (PORT EN (793:856:924)(792:850:913))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x27y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (327:350:373)(333:353:376))
          (PORT IN5 (693:749:807)(701:754:810))
          (PORT IN7 (1015:1095:1181)(1015:1079:1148))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a848_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (813:851:891)(824:856:891))
          (PORT EN (770:837:908)(760:820:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x29y53
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (847:913:985)(834:889:951))
          (PORT IN3 (1000:1063:1129)(1027:1082:1141))
          (PORT IN8 (482:520:559)(459:490:524))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a849_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:853:903)(818:859:902))
          (PORT EN (982:1062:1146)(985:1058:1138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x27y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (488:524:564)(476:509:546))
          (PORT IN5 (676:727:782)(679:725:775))
          (PORT IN7 (1110:1177:1247)(1146:1212:1282))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a850_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (783:830:880)(792:834:879))
          (PORT EN (884:970:1060)(872:943:1020))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1007:1077:1150)(1046:1111:1180))
          (PORT IN5 (338:360:382)(330:347:367))
          (PORT IN7 (853:923:998)(842:901:963))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a851_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (664:701:738)(663:694:727))
          (PORT EN (707:758:812)(712:758:808))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x19y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (224:242:261)(209:223:238))
          (PORT IN5 (948:1015:1086)(968:1031:1096))
          (PORT IN7 (237:251:266)(223:233:244))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x28y56
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (716:764:816)(724:768:817))
          (PORT IN5 (869:927:989)(902:959:1018))
          (PORT IN7 (326:346:368)(320:338:358))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a853_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (751:791:833)(769:806:846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x29y51
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (992:1066:1143)(1013:1079:1150))
          (PORT IN4 (601:641:684)(599:634:672))
          (PORT IN5 (634:680:729)(656:701:750))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
    )))
 // C_AND////    Pos: x26y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a855_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (234:251:269)(229:244:260))
          (PORT IN6 (859:920:986)(854:910:971))
          (PORT IN7 (810:867:927)(799:845:897))
          (PORT IN8 (323:343:366)(313:330:349))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x30y55
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (309:329:350)(302:318:337))
          (PORT IN3 (618:657:697)(624:658:693))
          (PORT IN8 (604:652:702)(613:656:703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a856_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (807:855:905)(819:864:909))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x30y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (619:668:720)(635:681:730))
          (PORT IN7 (420:450:484)(410:434:460))
          (PORT IN8 (312:333:356)(315:335:356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x31y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (503:544:586)(505:541:581))
          (PORT IN6 (717:769:824)(714:762:812))
          (PORT IN8 (341:360:382)(340:359:380))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a858_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:862:913)(825:871:918))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x27y50
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a859_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (889:952:1020)(899:955:1017))
          (PORT IN2 (393:427:464)(397:427:459))
          (PORT IN5 (424:457:491)(415:440:468))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
    )))
 // C_MX2b/D///    Pos: x30y56
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (620:653:691)(628:660:696))
          (PORT IN6 (319:343:370)(303:322:342))
          (PORT IN8 (329:356:385)(318:341:367))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a860_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (786:828:873)(792:825:860))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x29y50
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a861_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1232:1309:1390)(1251:1329:1408))
          (PORT IN4 (321:348:375)(307:326:346))
          (PORT IN5 (814:876:942)(843:903:967))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
    )))
 // C_MX4b/D///    Pos: x30y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (434:467:502)(444:475:510))
          (PORT IN4 (416:449:483)(424:456:489))
          (PORT IN7 (1145:1229:1321)(1159:1234:1317))
          (PORT IN8 (865:930:999)(872:933:997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a862_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:799:840)(766:797:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x26y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (852:914:977)(844:894:948))
          (PORT IN5 (870:938:1011)(872:934:998))
          (PORT IN7 (1585:1673:1771)(1623:1700:1786))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a864_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (667:699:732)(674:700:728))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (640:694:752)(636:682:732))
          (PORT IN5 (214:231:250)(198:213:229))
          (PORT IN7 (1412:1502:1598)(1420:1498:1579))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a865_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (664:701:738)(663:694:727))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (766:820:875)(793:844:899))
          (PORT IN6 (320:341:364)(310:328:347))
          (PORT IN8 (1547:1647:1753)(1584:1678:1777))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a866_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:579:604)(561:584:608))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x23y36
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a867_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (688:734:785)(695:737:784))
          (PORT IN4 (1368:1456:1549)(1424:1508:1598))
          (PORT IN8 (822:879:942)(831:882:939))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a867_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (566:589:614)(575:595:616))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x27y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (343:366:390)(350:372:395))
          (PORT IN5 (318:343:369)(309:329:351))
          (PORT IN7 (1181:1251:1325)(1228:1292:1363))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a868_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (710:750:792)(729:767:807))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x27y37
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (442:474:508)(441:469:499))
          (PORT IN3 (1161:1243:1329)(1173:1242:1318))
          (PORT IN8 (524:560:597)(539:573:610))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a869_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (714:750:789)(731:766:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x29y35
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (343:368:396)(343:368:393))
          (PORT IN6 (729:777:828)(753:801:852))
          (PORT IN8 (1180:1261:1346)(1221:1296:1376))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a870_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:784:821)(769:801:836))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y56
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (429:469:510)(427:463:499))
          (PORT IN7 (1206:1290:1378)(1217:1289:1368))
          (PORT IN8 (535:571:610)(532:566:602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a871_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (809:841:877)(835:864:894))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (543:587:635)(534:575:617))
          (PORT IN7 (332:353:376)(322:340:360))
          (PORT IN8 (889:949:1009)(911:962:1014))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a872_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (790:825:861)(815:844:876))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (690:751:816)(670:721:777))
          (PORT IN7 (1137:1230:1330)(1131:1207:1290))
          (PORT IN8 (882:952:1026)(878:937:999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a873_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (909:948:991)(924:959:996))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x40y53
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (807:859:913)(803:845:889))
          (PORT IN4 (228:244:262)(224:239:254))
          (PORT IN5 (1030:1115:1208)(1030:1106:1187))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a874_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1057:1111:1168)(1076:1123:1174))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:595:643)(542:582:623))
          (PORT IN7 (1071:1151:1237)(1088:1158:1236))
          (PORT IN8 (319:347:375)(312:335:360))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a875_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1001:1049:1100)(1030:1073:1121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a/D///    Pos: x38y54
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (509:556:604)(511:554:597))
          (PORT IN4 (995:1070:1149)(1007:1073:1147))
          (PORT IN5 (714:768:826)(710:755:802))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a876_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (977:1027:1078)(1011:1054:1102))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////D    Pos: x23y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (749:800:853)(741:784:830))
          (PORT IN4 (809:860:916)(820:867:919))
          (PORT IN5 (766:818:872)(766:813:863))
          (PORT IN6 (225:241:258)(211:224:238))
          (PORT IN7 (653:698:747)(670:713:760))
          (PORT IN8 (230:244:258)(218:228:239))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a877_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (664:701:738)(663:694:727))
          (PORT EN (908:960:1018)(932:982:1035))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x21y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (327:346:367)(328:347:367))
          (PORT IN7 (730:774:821)(754:796:841))
          (PORT IN8 (915:978:1046)(943:1000:1059))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x35y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a879_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (789:846:909)(790:843:900))
          (PORT IN5 (789:861:934)(814:879:947))
          (PORT IN7 (846:889:935)(877:919:963))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x26y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (624:665:708)(635:669:708))
          (PORT IN2 (1042:1118:1202)(1062:1132:1209))
          (PORT IN4 (769:822:877)(795:846:897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ANDXOR////D    Pos: x35y52
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (827:886:947)(843:895:948))
          (PORT IN3 (820:877:938)(853:903:956))
          (PORT IN4 (851:908:971)(867:920:978))
          (PORT IN6 (993:1056:1124)(996:1050:1109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a881_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:796:839)(782:818:858))
          (PORT EN (818:866:917)(848:891:938))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x19y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a882_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (324:347:370)(326:347:370))
          (PORT IN2 (324:351:378)(315:337:361))
          (PORT IN4 (331:354:379)(332:352:374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ICOMP////    Pos: x19y57
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (324:345:368)(319:337:356))
          (PORT IN3 (788:848:912)(790:844:899))
          (PORT IN5 (345:364:384)(340:356:372))
          (PORT IN6 (240:257:274)(232:247:264))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///AND/    Pos: x16y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a884_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1688:1811:1943)(1758:1871:1991))
          (PORT IN3 (332:363:394)(322:347:375))
          (PORT IN4 (736:782:829)(761:805:853))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x20y52
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a885_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (323:351:379)(314:337:361))
          (PORT IN7 (433:461:489)(437:461:488))
          (PORT IN8 (523:564:606)(523:560:598))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x25y59
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a886_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (787:840:895)(810:858:906))
          (PORT IN4 (1116:1193:1275)(1135:1210:1289))
          (PORT IN7 (526:562:601)(533:566:601))
          (PORT IN8 (496:535:577)(503:540:579))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN7 OUT (144:154:165)(149:162:176))  // in 7 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a886_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:750:785)(730:759:791))
          (PORT EN (1091:1157:1229)(1107:1165:1229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x24y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a887_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (808:861:918)(813:860:910))
          (PORT IN4 (1234:1326:1423)(1270:1357:1447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a887_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (724:753:786)(739:765:794))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////D    Pos: x23y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a888_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (695:747:802)(681:723:769))
          (PORT IN6 (678:727:778)(666:703:744))
          (PORT IN8 (798:860:923)(785:837:893))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a888_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (567:591:617)(572:595:618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ANDXOR/D//AND/D    Pos: x16y49
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (842:908:977)(841:899:964))
          (PORT IN6 (784:833:884)(806:851:899))
          (PORT IN8 (419:446:474)(419:443:467))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a891_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (612:648:686)(613:645:678))
          (PORT EN (884:938:997)(913:963:1018))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a891_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (327:348:369)(329:348:369))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a891_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (612:648:686)(613:645:678))
          (PORT EN (884:938:997)(913:963:1018))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x46y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (532:564:599)(537:567:599))
          (PORT IN6 (515:549:586)(522:553:587))
          (PORT IN7 (1011:1087:1166)(1030:1095:1163))
          (PORT IN8 (309:331:354)(302:321:340))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a892_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:999:1050)(981:1026:1074))
          (PORT EN (633:669:706)(647:681:720))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (420:446:474)(418:441:466))
          (PORT IN2 (818:878:942)(841:899:960))
          (PORT IN3 (818:878:942)(836:888:944))
          (PORT IN4 (416:443:472)(415:440:465))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a892_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:999:1050)(981:1026:1074))
          (PORT EN (633:669:706)(647:681:720))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x43y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a894_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:794:846)(762:807:857))
          (PORT IN6 (207:227:248)(194:210:228))
          (PORT IN7 (971:1032:1099)(964:1015:1072))
          (PORT IN8 (539:573:611)(541:574:607))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a894_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (922:971:1023)(935:981:1028))
          (PORT EN (734:777:822)(747:786:828))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (640:683:728)(651:689:732))
          (PORT IN2 (327:352:378)(318:338:361))
          (PORT IN3 (792:852:915)(800:853:909))
          (PORT IN4 (639:679:724)(649:688:728))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a894_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (922:971:1023)(935:981:1028))
          (PORT EN (734:777:822)(747:786:828))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x46y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (648:688:731)(658:695:736))
          (PORT IN6 (426:457:490)(426:453:482))
          (PORT IN7 (959:1023:1093)(989:1053:1122))
          (PORT IN8 (497:539:584)(496:535:576))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a896_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1004:1059)(982:1034:1089))
          (PORT EN (683:731:782)(673:717:763))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a896_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (542:576:612)(545:575:609))
          (PORT IN2 (410:439:470)(401:426:453))
          (PORT IN3 (747:804:863)(745:796:850))
          (PORT IN4 (598:646:698)(604:649:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a896_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1004:1059)(982:1034:1089))
          (PORT EN (683:731:782)(673:717:763))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x39y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a898_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (780:826:875)(795:838:886))
          (PORT IN6 (214:227:242)(202:212:223))
          (PORT IN7 (1021:1082:1146)(1049:1108:1169))
          (PORT IN8 (630:677:727)(643:685:729))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a898_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (902:950:1001)(921:964:1009))
          (PORT EN (891:952:1018)(888:940:999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (676:717:760)(686:723:764))
          (PORT IN2 (427:456:485)(426:449:474))
          (PORT IN3 (1077:1145:1216)(1112:1173:1240))
          (PORT IN4 (733:785:841)(752:800:851))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a898_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (902:950:1001)(921:964:1009))
          (PORT EN (891:952:1018)(888:940:999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x41y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (782:844:909)(782:833:890))
          (PORT IN6 (239:254:271)(234:247:261))
          (PORT IN7 (969:1051:1138)(990:1063:1140))
          (PORT IN8 (569:613:661)(552:589:629))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a900_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (821:861:903)(837:874:914))
          (PORT EN (885:943:1004)(888:938:995))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a900_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (672:728:787)(665:710:760))
          (PORT IN2 (325:351:378)(327:349:373))
          (PORT IN3 (1263:1360:1460)(1317:1406:1499))
          (PORT IN4 (676:725:779)(665:708:755))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a900_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (821:861:903)(837:874:914))
          (PORT EN (885:943:1004)(888:938:995))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x41y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (605:648:694)(615:650:689))
          (PORT IN6 (217:235:254)(210:227:244))
          (PORT IN7 (867:932:1001)(895:964:1034))
          (PORT IN8 (589:638:689)(591:638:685))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a902_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:1004:1052)(982:1023:1068))
          (PORT EN (418:441:466)(418:440:465))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a902_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (493:530:569)(495:524:556))
          (PORT IN2 (420:447:476)(419:443:469))
          (PORT IN3 (852:913:976)(880:944:1010))
          (PORT IN4 (693:748:805)(700:753:807))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a902_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:1004:1052)(982:1023:1068))
          (PORT EN (418:441:466)(418:440:465))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x45y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (421:447:475)(420:443:468))
          (PORT IN6 (220:234:250)(203:214:227))
          (PORT IN7 (1101:1191:1284)(1116:1198:1284))
          (PORT IN8 (207:223:239)(193:206:219))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a904_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:965:1008)(943:976:1013))
          (PORT EN (526:556:587)(534:562:594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a904_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (310:330:352)(302:319:337))
          (PORT IN2 (483:520:560)(460:490:523))
          (PORT IN3 (875:936:1003)(875:931:992))
          (PORT IN4 (311:332:354)(302:321:341))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a904_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:965:1008)(943:976:1013))
          (PORT EN (526:556:587)(534:562:594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x41y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (539:575:613)(544:575:610))
          (PORT IN6 (218:232:246)(204:214:225))
          (PORT IN7 (691:742:797)(702:751:804))
          (PORT IN8 (336:360:386)(329:350:371))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a906_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:944:992)(924:963:1002))
          (PORT EN (526:556:588)(526:552:580))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a906_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (428:458:489)(427:452:480))
          (PORT IN2 (312:331:352)(313:332:351))
          (PORT IN3 (323:345:368)(314:332:352))
          (PORT IN4 (445:475:507)(445:472:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a906_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:944:992)(924:963:1002))
          (PORT EN (526:556:588)(526:552:580))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x45y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (680:728:782)(681:724:772))
          (PORT IN6 (439:465:492)(449:474:501))
          (PORT IN7 (707:759:814)(718:768:823))
          (PORT IN8 (340:368:396)(327:350:375))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a908_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (939:985:1034)(965:1010:1058))
          (PORT EN (321:337:354)(317:331:347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a908_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (577:619:666)(571:607:648))
          (PORT IN2 (517:552:590)(521:554:588))
          (PORT IN3 (710:761:816)(718:765:817))
          (PORT IN4 (439:473:507)(431:461:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a908_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (939:985:1034)(965:1010:1058))
          (PORT EN (321:337:354)(317:331:347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x47y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a910_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (430:458:488)(431:455:480))
          (PORT IN6 (219:236:254)(205:218:232))
          (PORT IN7 (970:1041:1118)(963:1025:1092))
          (PORT IN8 (599:646:697)(598:637:681))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a910_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1155:1216:1282)(1164:1217:1276))
          (PORT EN (525:557:591)(533:563:595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a910_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (322:344:367)(316:334:352))
          (PORT IN2 (464:503:545)(440:472:506))
          (PORT IN3 (971:1030:1095)(995:1050:1112))
          (PORT IN4 (701:754:811)(705:750:801))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a910_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1155:1216:1282)(1164:1217:1276))
          (PORT EN (525:557:591)(533:563:595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x43y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (673:728:789)(673:724:778))
          (PORT IN6 (209:227:245)(197:211:226))
          (PORT IN7 (418:450:485)(409:435:463))
          (PORT IN8 (482:523:568)(479:516:554))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a912_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1057:1112:1170)(1069:1118:1170))
          (PORT EN (313:332:351)(308:324:343))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a912_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (570:619:673)(564:608:655))
          (PORT IN2 (908:973:1043)(925:985:1051))
          (PORT IN3 (410:445:483)(400:431:462))
          (PORT IN4 (587:633:684)(590:633:677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a912_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1057:1112:1170)(1069:1118:1170))
          (PORT EN (313:332:351)(308:324:343))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x45y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (766:821:883)(766:813:866))
          (PORT IN6 (222:238:255)(216:230:246))
          (PORT IN7 (944:1005:1069)(978:1036:1100))
          (PORT IN8 (420:454:490)(415:445:479))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a914_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:960:1005)(946:983:1023))
          (PORT EN (495:526:559)(497:524:553))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a914_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (664:713:768)(657:697:743))
          (PORT IN2 (329:351:376)(332:353:376))
          (PORT IN3 (1241:1319:1400)(1284:1355:1432))
          (PORT IN4 (520:559:601)(520:556:596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a914_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:960:1005)(946:983:1023))
          (PORT EN (495:526:559)(497:524:553))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x45y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (784:846:911)(782:837:896))
          (PORT IN6 (203:218:234)(199:213:227))
          (PORT IN7 (1033:1092:1154)(1077:1130:1186))
          (PORT IN8 (530:568:609)(533:567:602))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a916_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:806:845)(789:822:857))
          (PORT EN (849:903:963)(853:903:958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a916_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (683:739:797)(675:723:775))
          (PORT IN2 (316:340:365)(311:329:350))
          (PORT IN3 (1474:1562:1657)(1532:1618:1709))
          (PORT IN4 (627:670:717)(634:674:716))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a916_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:806:845)(789:822:857))
          (PORT EN (849:903:963)(853:903:958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x46y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a918_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (806:872:941)(813:874:939))
          (PORT IN6 (417:446:478)(420:445:472))
          (PORT IN7 (619:655:694)(630:661:695))
          (PORT IN8 (813:874:942)(829:886:947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a918_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (824:857:891)(841:869:900))
          (PORT EN (894:947:1001)(920:968:1023))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (694:754:816)(694:748:806))
          (PORT IN2 (318:341:367)(310:330:351))
          (PORT IN3 (220:237:255)(205:218:232))
          (PORT IN4 (920:986:1060)(942:1005:1072))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a918_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (824:857:891)(841:869:900))
          (PORT EN (894:947:1001)(920:968:1023))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x43y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (797:855:919)(802:855:912))
          (PORT IN6 (207:227:248)(194:210:228))
          (PORT IN7 (1169:1240:1316)(1212:1273:1342))
          (PORT IN8 (411:442:475)(400:426:453))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a920_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1010:1070:1133)(1029:1088:1147))
          (PORT EN (429:457:488)(429:455:484))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (692:744:801)(691:737:787))
          (PORT IN2 (712:764:820)(738:788:842))
          (PORT IN3 (1263:1340:1420)(1312:1385:1462))
          (PORT IN4 (511:548:588)(508:540:574))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a920_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1010:1070:1133)(1029:1088:1147))
          (PORT EN (429:457:488)(429:455:484))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x40y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1201:1275:1352)(1244:1311:1384))
          (PORT IN6 (248:262:277)(243:255:269))
          (PORT IN7 (707:761:817)(700:748:798))
          (PORT IN8 (834:899:969)(832:891:953))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a922_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (849:891:938)(869:908:947))
          (PORT EN (830:886:946)(834:886:942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a922_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1086:1154:1225)(1122:1183:1249))
          (PORT IN2 (627:674:722)(621:662:706))
          (PORT IN3 (334:358:384)(334:357:380))
          (PORT IN4 (942:1013:1089)(947:1012:1080))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a922_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (849:891:938)(869:908:947))
          (PORT EN (830:886:946)(834:886:942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x33y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a924_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (723:774:829)(734:782:834))
          (PORT IN7 (872:939:1013)(859:916:976))
          (PORT IN8 (684:733:784)(694:738:785))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x26y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (325:349:374)(318:339:361))
          (PORT IN3 (817:878:943)(834:892:953))
          (PORT IN7 (236:255:275)(231:248:265))
          (PORT IN8 (699:754:815)(708:759:813))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a926_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (718:756:796)(734:770:807))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x17y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1034:1100:1171)(1056:1115:1179))
          (PORT IN7 (691:739:791)(698:743:791))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a927_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a927_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:982:1046)(936:989:1046))
          (PORT IN2 (206:220:234)(193:203:214))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a927_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x26y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (423:451:480)(420:444:470))
          (PORT IN3 (606:651:699)(615:654:697))
          (PORT IN5 (508:544:581)(508:538:570))
          (PORT IN6 (517:559:602)(520:557:596))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a928_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (745:789:836)(741:778:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (329:351:373)(320:337:356))
          (PORT IN3 (508:547:588)(511:543:578))
          (PORT IN5 (1194:1279:1368)(1228:1306:1391))
          (PORT IN6 (217:231:245)(204:215:226))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a929_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (710:750:792)(729:767:807))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///OR/D    Pos: x13y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (429:459:492)(427:453:482))
          (PORT IN3 (931:999:1071)(947:1010:1077))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a930_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (544:567:592)(548:570:594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x22y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (428:453:481)(436:461:487))
          (PORT IN2 (699:741:789)(712:755:799))
          (PORT IN5 (890:949:1014)(904:960:1018))
          (PORT IN6 (506:540:577)(514:543:575))
          (PORT IN8 (522:560:601)(530:564:600))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x21y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (408:435:464)(398:419:442))
          (PORT IN7 (1002:1067:1137)(1012:1069:1131))
          (PORT IN8 (1043:1109:1179)(1085:1146:1209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a932_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (630:666:704)(635:667:701))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x23y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (320:341:364)(312:331:352))
          (PORT IN7 (316:338:361)(312:328:347))
          (PORT IN8 (878:929:984)(909:957:1008))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a933_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (675:710:746)(676:706:738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x20y37
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a934_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (548:591:638)(553:593:634))
          (PORT IN6 (1102:1185:1270)(1111:1180:1256))
          (PORT IN7 (813:869:928)(837:891:948))
          (PORT IN8 (230:245:262)(226:241:257))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a934_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (636:670:706)(644:671:699))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x20y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a936_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (673:717:763)(691:733:778))
          (PORT IN2 (673:727:783)(649:689:732))
          (PORT IN3 (1129:1206:1287)(1157:1230:1308))
          (PORT IN4 (429:462:496)(426:454:485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a936_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (582:604:628)(584:605:627))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x19y36
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (967:1044:1128)(954:1020:1091))
          (PORT IN6 (1000:1077:1156)(1002:1065:1135))
          (PORT IN7 (707:756:808)(725:772:821))
          (PORT IN8 (986:1059:1134)(998:1062:1130))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a938_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x19y36
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a940_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (495:526:559)(504:531:560))
          (PORT IN2 (903:974:1047)(899:956:1019))
          (PORT IN3 (811:866:925)(834:887:943))
          (PORT IN4 (318:345:375)(312:336:360))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a940_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x20y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a942_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:789:847)(756:802:852))
          (PORT IN6 (771:830:892)(752:798:848))
          (PORT IN7 (1023:1094:1169)(1045:1111:1181))
          (PORT IN8 (524:563:604)(531:565:601))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a942_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (582:604:628)(584:605:627))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a944_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1055:1145:1243)(1063:1141:1226))
          (PORT IN5 (521:560:600)(507:541:577))
          (PORT IN6 (910:973:1039)(945:1004:1066))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a944_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1166:1227:1292)(1173:1223:1280))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x39y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (798:876:958)(815:882:956))
          (PORT IN5 (817:871:929)(820:870:921))
          (PORT IN6 (980:1048:1118)(983:1043:1107))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a945_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (892:954:1020)(915:973:1033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x38y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (876:958:1045)(903:975:1053))
          (PORT IN5 (897:959:1025)(919:974:1033))
          (PORT IN6 (922:985:1051)(933:993:1057))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a946_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (887:950:1016)(909:966:1026))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (984:1071:1163)(995:1067:1146))
          (PORT IN7 (764:821:881)(763:806:852))
          (PORT IN8 (499:538:581)(506:541:579))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a947_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (882:923:966)(900:935:972))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x38y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (665:730:801)(675:731:791))
          (PORT IN5 (1005:1096:1193)(1032:1116:1206))
          (PORT IN6 (515:552:592)(524:559:595))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a948_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:861:905)(838:877:919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x39y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (693:761:832)(700:758:821))
          (PORT IN5 (942:1004:1070)(974:1029:1087))
          (PORT IN6 (322:349:376)(316:337:361))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a949_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:805:843)(792:825:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x33y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (539:579:622)(530:560:594))
          (PORT IN5 (866:930:997)(883:938:999))
          (PORT IN6 (698:746:796)(700:744:791))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a950_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (747:790:834)(765:807:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x22y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (593:635:682)(604:644:686))
          (PORT IN3 (321:342:363)(325:344:364))
          (PORT IN4 (314:335:358)(308:325:344))
          (PORT IN5 (981:1056:1135)(1011:1084:1160))
          (PORT IN6 (583:621:663)(588:625:664))
          (PORT IN7 (334:354:376)(337:355:375))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a951_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (738:777:817)(754:788:826))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x26y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (685:730:779)(701:743:787))
          (PORT IN6 (976:1038:1107)(998:1058:1122))
          (PORT IN7 (635:682:732)(638:681:727))
          (PORT IN8 (598:643:689)(612:653:698))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a952_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:935:998)(894:948:1006))
          (PORT IN4 (494:533:573)(502:537:575))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ANDXOR/    Pos: x17y54
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (811:869:931)(808:855:909))
          (PORT IN3 (314:336:359)(304:323:343))
          (PORT IN4 (750:806:866)(736:781:831))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x22y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (803:863:927)(809:863:921))
          (PORT IN6 (654:693:734)(666:703:741))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x19y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (220:238:258)(214:231:249))
          (PORT IN7 (839:893:950)(857:905:958))
          (PORT IN8 (876:938:1003)(884:939:997))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (517:555:598)(523:559:597))
          (PORT IN2 (318:345:372)(308:331:355))
          (PORT IN3 (420:453:489)(403:428:454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x37y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (786:837:894)(786:833:886))
          (PORT IN5 (318:342:369)(309:331:355))
          (PORT IN6 (308:329:352)(300:319:338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x21y54
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (749:809:874)(736:787:841))
          (PORT IN3 (447:476:508)(459:488:518))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x27y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (545:580:616)(553:583:617))
          (PORT IN7 (552:586:623)(556:588:622))
          (PORT IN8 (330:354:379)(330:353:377))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x33y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (422:456:491)(423:452:484))
          (PORT IN5 (900:967:1039)(901:958:1015))
          (PORT IN6 (878:946:1018)(884:943:1006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a965_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (765:801:839)(783:817:854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x40y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (877:963:1052)(895:968:1046))
          (PORT IN7 (743:788:837)(759:800:847))
          (PORT IN8 (564:606:649)(567:603:640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x39y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (770:848:930)(777:842:913))
          (PORT IN7 (326:352:378)(318:339:362))
          (PORT IN8 (890:957:1028)(888:946:1008))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x25y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a968_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (605:653:704)(616:660:707))
          (PORT IN2 (213:232:252)(200:214:230))
          (PORT IN3 (430:460:492)(430:455:480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x26y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (486:521:558)(481:513:547))
          (PORT IN4 (745:802:861)(748:798:851))
          (PORT IN6 (713:759:809)(714:756:802))
          (PORT IN8 (783:835:893)(786:830:878))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x22y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a970_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (229:245:262)(224:238:254))
          (PORT IN2 (601:642:687)(585:619:655))
          (PORT IN3 (689:739:794)(689:735:785))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x26y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (617:663:710)(629:671:715))
          (PORT IN4 (324:344:365)(324:343:363))
          (PORT IN7 (877:933:994)(896:949:1006))
          (PORT IN8 (599:634:673)(604:635:670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x24y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a972_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:440:476)(398:426:455))
          (PORT IN2 (224:238:254)(209:220:232))
          (PORT IN4 (212:228:244)(198:209:222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x26y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (811:866:925)(809:860:915))
          (PORT IN4 (649:696:743)(645:685:728))
          (PORT IN5 (1102:1176:1252)(1120:1184:1252))
          (PORT IN7 (707:745:787)(723:762:805))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x25y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (517:554:593)(509:537:567))
          (PORT IN6 (321:345:371)(313:333:355))
          (PORT IN7 (895:955:1017)(906:963:1025))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x30y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (570:614:660)(555:590:631))
          (PORT IN4 (484:516:549)(487:515:544))
          (PORT IN6 (1008:1069:1133)(1043:1101:1162))
          (PORT IN8 (497:529:562)(500:524:551))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x25y41
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a976_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (486:516:549)(497:524:555))
          (PORT IN2 (226:243:260)(212:225:239))
          (PORT IN4 (509:557:609)(492:533:576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x26y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a977_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (303:324:347)(298:316:335))
          (PORT IN4 (518:552:590)(524:557:592))
          (PORT IN6 (826:878:933)(855:904:957))
          (PORT IN8 (777:834:892)(805:859:916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x27y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a978_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1102:1168:1238)(1138:1199:1263))
          (PORT IN6 (318:339:361)(312:329:347))
          (PORT IN8 (606:643:683)(613:647:682))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a978_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:851:902)(814:859:905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x62y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a980_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1180:1264:1354)(1221:1301:1385))
          (PORT IN4 (959:1023:1092)(994:1057:1124))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a980_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (789:822:856)(807:836:866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x36y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a982_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (846:908:972)(843:896:951))
          (PORT IN3 (706:756:808)(688:728:772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x29y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a983_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (584:623:664)(598:634:672))
          (PORT IN3 (530:562:597)(537:567:602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND/D///    Pos: x31y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (628:672:717)(635:676:721))
          (PORT IN6 (677:720:766)(682:720:763))
          (PORT IN7 (547:585:625)(544:575:609))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a984_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (729:770:813)(745:783:822))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x56y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (779:831:889)(779:828:881))
          (PORT IN8 (1002:1067:1137)(1036:1094:1157))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a986_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (839:873:911)(856:886:918))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a986_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1476:1574:1682)(1520:1613:1713))
          (PORT IN4 (245:260:275)(239:252:266))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a986_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (839:873:911)(856:886:918))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x59y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (814:878:945)(837:897:961))
          (PORT IN2 (870:927:990)(871:923:978))
          (PORT IN3 (1083:1152:1227)(1115:1181:1250))
          (PORT IN4 (694:744:800)(704:753:807))
          (PORT IN5 (712:769:828)(729:782:840))
          (PORT IN6 (528:568:609)(532:568:607))
          (PORT IN7 (312:335:359)(306:325:346))
          (PORT IN8 (224:242:262)(218:236:254))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (198:213:229)(196:215:235))  // in 1 out 1
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a987_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (998:1040:1085)(1032:1069:1110))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x20y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (422:448:476)(420:442:467))
          (PORT IN3 (609:653:699)(607:641:679))
          (PORT IN4 (606:647:691)(618:657:697))
          (PORT IN5 (546:586:630)(556:590:627))
          (PORT IN6 (737:787:840)(751:798:848))
          (PORT IN7 (1107:1181:1259)(1148:1218:1291))
          (PORT IN8 (506:535:567)(519:546:576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x22y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (763:811:863)(784:830:879))
          (PORT IN6 (952:1018:1088)(973:1034:1100))
          (PORT IN7 (535:571:609)(533:561:593))
          (PORT IN8 (412:444:479)(415:443:474))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x40y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (796:848:905)(812:860:911))
          (PORT IN7 (1312:1390:1473)(1369:1442:1521))
          (PORT IN8 (706:754:804)(705:747:792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a993_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:960:1003)(935:970:1008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x38y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (458:488:520)(464:495:528))
          (PORT IN7 (916:975:1039)(933:985:1040))
          (PORT IN8 (315:343:373)(305:330:355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a994_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (860:907:958)(884:925:970))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x38y56
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (727:776:829)(724:765:811))
          (PORT IN7 (679:719:761)(698:735:776))
          (PORT IN8 (1156:1238:1321)(1192:1264:1338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a995_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (892:940:991)(915:956:1000))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (655:698:744)(652:684:720))
          (PORT IN7 (810:868:930)(835:890:949))
          (PORT IN8 (1149:1230:1315)(1177:1251:1329))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a996_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:849:884)(836:866:897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x36y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (806:864:927)(790:835:884))
          (PORT IN7 (805:856:908)(811:855:902))
          (PORT IN8 (418:452:489)(415:446:479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a997_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (859:902:946)(881:915:951))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x34y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (831:897:968)(821:875:935))
          (PORT IN7 (1184:1263:1349)(1206:1278:1355))
          (PORT IN8 (343:368:394)(345:367:389))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a998_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1009:1066)(989:1038:1092))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (550:584:621)(548:575:605))
          (PORT IN7 (828:882:940)(843:893:948))
          (PORT IN8 (1014:1083:1155)(1051:1112:1175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a999_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1131:1186:1243)(1139:1190:1243))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x39y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (407:440:473)(407:436:466))
          (PORT IN7 (426:456:488)(428:454:482))
          (PORT IN8 (1062:1128:1197)(1081:1143:1212))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1000_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (895:940:989)(909:950:994))
          (PORT EN (801:850:901)(826:869:918))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (212:226:241)(200:211:223))
          (PORT IN7 (232:248:265)(228:242:257))
          (PORT IN8 (712:768:826)(731:783:838))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1001_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (883:926:973)(896:934:974))
          (PORT EN (983:1041:1104)(1002:1055:1114))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (304:332:361)(296:321:347))
          (PORT IN7 (426:454:484)(426:452:479))
          (PORT IN8 (1663:1791:1926)(1694:1814:1942))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1002_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:973:1023)(951:997:1047))
          (PORT EN (801:849:900)(824:871:924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (413:444:477)(410:438:466))
          (PORT IN7 (630:674:721)(642:683:728))
          (PORT IN8 (856:915:980)(848:899:952))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1003_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:809:842)(798:825:856))
          (PORT EN (596:633:671)(606:641:680))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (523:564:607)(527:564:603))
          (PORT IN7 (325:347:370)(317:336:355))
          (PORT IN8 (840:901:968)(846:899:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1004_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:839:873)(822:850:881))
          (PORT EN (1009:1072:1136)(1020:1077:1139))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (598:641:686)(597:636:678))
          (PORT IN7 (402:425:450)(396:415:438))
          (PORT IN8 (815:867:922)(826:873:923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1005_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (922:971:1023)(935:981:1028))
          (PORT EN (907:965:1027)(903:951:1004))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (422:447:474)(423:446:471))
          (PORT IN7 (416:447:480)(425:454:485))
          (PORT IN8 (1059:1135:1217)(1084:1155:1231))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1006_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (884:926:969)(902:939:978))
          (PORT EN (1195:1265:1340)(1227:1292:1365))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x46y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (620:667:715)(634:678:725))
          (PORT IN7 (529:562:600)(543:575:611))
          (PORT IN8 (772:829:890)(773:827:883))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1007_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:992:1041)(975:1017:1060))
          (PORT EN (534:570:608)(541:576:612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (710:764:822)(709:755:806))
          (PORT IN7 (899:962:1026)(881:929:981))
          (PORT IN8 (721:766:812)(742:786:831))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1008_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (884:926:969)(902:939:978))
          (PORT EN (1013:1077:1143)(1048:1107:1172))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (678:719:764)(682:719:758))
          (PORT IN7 (1086:1153:1224)(1114:1173:1236))
          (PORT IN8 (328:346:366)(321:337:354))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1009_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1140:1194)(1096:1142:1191))
          (PORT EN (1058:1122:1190)(1098:1158:1222))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (798:853:911)(794:842:890))
          (PORT IN7 (1180:1254:1331)(1197:1260:1330))
          (PORT IN8 (343:368:394)(327:345:365))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1010_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1094:1146:1203)(1103:1150:1200))
          (PORT EN (1122:1199:1278)(1142:1210:1282))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:760:807)(727:765:806))
          (PORT IN7 (342:363:386)(332:350:370))
          (PORT IN8 (933:993:1054)(960:1011:1063))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1011_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (790:825:861)(815:844:876))
          (PORT EN (1112:1176:1243)(1157:1215:1280))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x38y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (926:985:1046)(934:987:1041))
          (PORT IN7 (574:618:666)(564:602:645))
          (PORT IN8 (1010:1078:1151)(1039:1100:1163))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1012_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (954:1004:1055)(987:1030:1078))
          (PORT EN (904:956:1010)(935:980:1031))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x36y61
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (836:894:952)(859:910:964))
          (PORT IN7 (844:896:948)(856:900:947))
          (PORT IN8 (333:359:386)(332:355:380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1013_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (990:1040:1093)(1017:1062:1111))
          (PORT EN (1161:1224:1290)(1211:1267:1330))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x36y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (896:957:1023)(889:941:994))
          (PORT IN7 (910:974:1042)(930:989:1052))
          (PORT IN8 (222:240:260)(208:222:237))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1014_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1063:1118:1174)(1072:1121:1172))
          (PORT EN (1105:1174:1247)(1131:1192:1260))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (415:447:481)(415:444:473))
          (PORT IN5 (513:551:593)(516:551:587))
          (PORT IN6 (224:237:252)(210:221:233))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1015_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:849:884)(836:866:897))
          (PORT EN (607:645:685)(621:656:695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x41y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (683:734:789)(683:728:776))
          (PORT IN7 (330:352:375)(322:342:362))
          (PORT IN8 (815:871:930)(817:865:916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1016_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (821:861:903)(837:874:914))
          (PORT EN (1103:1170:1242)(1124:1186:1255))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (493:530:569)(487:520:555))
          (PORT IN7 (593:635:681)(595:633:675))
          (PORT IN8 (903:956:1010)(928:973:1022))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1017_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (783:816:851)(803:834:866))
          (PORT EN (1004:1069:1138)(1008:1063:1124))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (215:229:244)(202:212:223))
          (PORT IN7 (976:1046:1122)(959:1014:1073))
          (PORT IN8 (941:1018:1102)(938:1004:1077))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1018_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:839:873)(822:850:881))
          (PORT EN (897:951:1009)(907:956:1010))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1019_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (898:967:1038)(918:981:1047))
          (PORT IN7 (899:973:1050)(903:967:1034))
          (PORT IN8 (1275:1357:1445)(1310:1381:1458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1019_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:824:858)(810:839:869))
          (PORT EN (770:810:855)(782:819:859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x46y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (511:550:591)(515:552:590))
          (PORT IN7 (212:226:242)(198:209:220))
          (PORT IN8 (526:557:591)(523:549:578))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1020_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:999:1050)(981:1026:1074))
          (PORT EN (1017:1077:1140)(1053:1112:1178))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (693:741:795)(692:735:781))
          (PORT IN7 (1011:1076:1145)(1022:1080:1145))
          (PORT IN8 (815:872:930)(841:892:945))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1021_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1023:1082:1143)(1052:1106:1162))
          (PORT EN (1267:1345:1428)(1313:1384:1465))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (573:621:673)(566:609:655))
          (PORT IN7 (332:358:385)(327:349:374))
          (PORT IN8 (812:861:912)(831:876:922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1022_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (881:919:960)(898:929:963))
          (PORT EN (797:843:894)(796:838:884))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1023_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (591:633:679)(589:625:663))
          (PORT IN7 (409:445:481)(395:419:445))
          (PORT IN8 (961:1016:1077)(991:1046:1104))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1023_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1031:1087:1144)(1059:1107:1156))
          (PORT EN (532:569:607)(530:563:599))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x40y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (394:420:448)(396:420:446))
          (PORT IN7 (440:469:501)(442:466:493))
          (PORT IN8 (799:863:933)(797:852:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1024_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (843:887:931)(861:898:938))
          (PORT EN (795:842:892)(799:841:888))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x38y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (574:620:668)(557:595:634))
          (PORT IN5 (405:437:472)(405:435:467))
          (PORT IN6 (918:979:1044)(951:1008:1067))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x50y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (512:544:579)(523:555:590))
          (PORT IN4 (716:764:817)(710:752:798))
          (PORT IN8 (404:437:471)(396:421:448))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1026_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (880:921:963)(898:932:968))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x48y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (514:550:589)(502:533:566))
          (PORT IN7 (566:600:637)(554:584:617))
          (PORT IN8 (834:891:952)(855:908:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_AND////    Pos: x46y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1118:1200:1286)(1131:1206:1288))
          (PORT IN6 (796:851:912)(783:831:882))
          (PORT IN7 (643:684:728)(665:704:747))
          (PORT IN8 (504:534:565)(504:532:563))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x47y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (541:576:613)(552:586:623))
          (PORT IN3 (333:363:394)(328:354:382))
          (PORT IN8 (780:842:906)(788:844:902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1029_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1027:1087:1148)(1058:1113:1171))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x49y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (438:469:504)(435:463:492))
          (PORT IN6 (423:453:484)(422:447:473))
          (PORT IN8 (703:754:806)(715:760:807))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x50y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (231:248:266)(216:227:240))
          (PORT IN3 (948:1008:1073)(980:1039:1103))
          (PORT IN8 (572:620:669)(547:584:623))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1031_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:996:1049)(977:1024:1072))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x49y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:575:615)(527:562:599))
          (PORT IN7 (889:948:1013)(901:956:1017))
          (PORT IN8 (552:581:611)(562:589:618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x48y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (793:854:917)(798:855:913))
          (PORT IN5 (441:476:511)(449:480:514))
          (PORT IN7 (432:462:493)(431:455:482))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1033_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1157:1216:1278)(1190:1246:1304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x47y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (788:841:897)(788:834:884))
          (PORT IN7 (559:595:633)(567:601:637))
          (PORT IN8 (1052:1114:1181)(1090:1152:1218))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x48y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (416:447:481)(416:446:477))
          (PORT IN4 (820:870:924)(823:866:914))
          (PORT IN7 (233:251:269)(228:245:262))
          (PORT IN8 (677:729:785)(661:702:747))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1035_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (955:1003:1052)(982:1026:1073))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x35y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1417:1514:1617)(1464:1551:1646))
          (PORT IN3 (842:905:973)(857:914:975))
          (PORT IN5 (681:734:790)(694:743:795))
          (PORT IN6 (448:485:523)(451:485:522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1036_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (876:922:970)(894:936:981))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////D    Pos: x39y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (622:666:713)(622:661:705))
          (PORT IN4 (526:560:596)(524:552:584))
          (PORT IN5 (514:554:599)(517:555:594))
          (PORT IN6 (537:575:613)(546:576:611))
          (PORT IN7 (251:267:285)(245:260:276))
          (PORT IN8 (249:264:280)(243:257:272))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1037_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:805:843)(792:825:858))
          (PORT EN (819:870:923)(837:881:929))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2a////    Pos: x36y85
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (901:963:1027)(901:953:1009))
          (PORT IN2 (323:348:375)(314:336:359))
          (PORT IN5 (549:595:645)(556:599:645))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
    )))
 // C_MX4b////    Pos: x40y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (884:938:997)(908:961:1020))
          (PORT IN3 (442:470:500)(441:466:493))
          (PORT IN5 (1216:1290:1372)(1246:1314:1389))
          (PORT IN6 (421:450:481)(434:462:491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///AND/    Pos: x45y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1040_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (836:898:963)(842:900:963))
          (PORT IN2 (319:338:360)(313:329:347))
          (PORT IN3 (646:692:739)(651:690:733))
          (PORT IN4 (325:347:372)(324:347:372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x41y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (421:441:462)(419:439:461))
          (PORT IN7 (1140:1213:1290)(1156:1222:1292))
          (PORT IN8 (868:929:993)(882:938:998))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x42y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (859:914:973)(876:927:980))
          (PORT IN7 (325:348:372)(328:350:372))
          (PORT IN8 (435:474:515)(426:458:494))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ANDXOR////D    Pos: x49y92
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (323:351:379)(308:329:350))
          (PORT IN3 (1002:1073:1150)(1039:1109:1184))
          (PORT IN4 (1020:1093:1170)(1014:1073:1136))
          (PORT IN6 (927:994:1064)(948:1006:1071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1044_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1167:1221)(1124:1169:1219))
          (PORT EN (515:547:581)(498:523:552))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x49y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1045_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1112:1185)(1076:1139:1205))
          (PORT IN2 (762:830:899)(780:842:905))
          (PORT IN4 (898:955:1016)(924:979:1036))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ICOMP////    Pos: x38y88
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a1046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (689:750:812)(691:741:793))
          (PORT IN3 (330:358:387)(320:344:370))
          (PORT IN7 (322:344:368)(313:330:350))
          (PORT IN8 (693:742:794)(688:732:780))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x35y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (407:433:461)(404:427:452))
          (PORT IN7 (426:458:492)(416:444:473))
          (PORT IN8 (908:965:1026)(941:995:1051))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x33y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (319:349:382)(311:338:366))
          (PORT IN7 (308:331:357)(300:320:341))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x40y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (326:348:371)(317:336:356))
          (PORT IN7 (342:362:384)(344:363:384))
          (PORT IN8 (740:790:841)(754:799:845))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x48y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (322:346:372)(315:337:360))
          (PORT IN4 (763:815:874)(767:813:862))
          (PORT IN7 (659:703:750)(678:721:766))
          (PORT IN8 (464:488:512)(469:491:514))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN7 OUT (144:154:165)(149:162:176))  // in 7 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1050_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (839:873:911)(856:886:918))
          (PORT EN (833:894:959)(857:911:966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ANDXOR/D//AND/D    Pos: x29y92
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (417:448:482)(413:442:473))
          (PORT IN7 (869:938:1010)(858:917:980))
          (PORT IN8 (1140:1213:1291)(1167:1235:1306))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1051_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:789:829)(754:786:819))
          (PORT EN (314:332:351)(301:316:332))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1051_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (215:230:246)(202:213:226))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1051_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:789:829)(754:786:819))
          (PORT EN (314:332:351)(301:316:332))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x59y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (343:365:387)(337:354:372))
          (PORT IN6 (733:786:841)(750:796:845))
          (PORT IN7 (754:799:849)(774:815:859))
          (PORT IN8 (876:941:1009)(900:962:1024))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1052_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1220:1285)(1209:1266:1326))
          (PORT EN (433:457:482)(416:433:452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1052_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (210:226:244)(203:218:234))
          (PORT IN2 (628:675:724)(639:679:722))
          (PORT IN3 (644:683:726)(657:692:729))
          (PORT IN4 (881:939:1002)(905:962:1022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1052_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1220:1285)(1209:1266:1326))
          (PORT EN (433:457:482)(416:433:452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x57y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (610:656:704)(600:639:681))
          (PORT IN6 (823:882:946)(847:902:959))
          (PORT IN7 (998:1066:1139)(1008:1068:1131))
          (PORT IN8 (939:997:1059)(941:990:1042))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1054_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1045:1089)(1031:1069:1109))
          (PORT EN (626:666:711)(631:667:704))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1054_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (650:702:757)(644:690:737))
          (PORT IN2 (719:772:829)(736:784:834))
          (PORT IN3 (892:954:1020)(896:949:1005))
          (PORT IN4 (756:810:868)(750:796:845))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1054_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1045:1089)(1031:1069:1109))
          (PORT EN (626:666:711)(631:667:704))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x57y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (619:662:707)(612:647:685))
          (PORT IN6 (518:558:602)(525:562:603))
          (PORT IN7 (549:585:622)(547:575:606))
          (PORT IN8 (946:1007:1073)(975:1034:1097))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1056_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1171:1228)(1152:1202:1254))
          (PORT EN (650:695:745)(651:689:729))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1056_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:564:608)(529:569:610))
          (PORT IN2 (414:448:485)(413:443:476))
          (PORT IN3 (437:467:498)(427:449:474))
          (PORT IN4 (942:1015:1093)(980:1051:1125))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1056_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1171:1228)(1152:1202:1254))
          (PORT EN (650:695:745)(651:689:729))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x56y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (411:443:477)(412:439:469))
          (PORT IN6 (552:589:627)(569:604:642))
          (PORT IN7 (639:681:725)(646:679:715))
          (PORT IN8 (1147:1212:1284)(1156:1215:1281))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1058_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1112:1165:1223)(1149:1199:1251))
          (PORT EN (795:861:930)(789:841:897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1058_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (596:643:693)(579:617:659))
          (PORT IN2 (445:476:508)(456:485:516))
          (PORT IN3 (528:564:601)(528:555:585))
          (PORT IN4 (769:836:906)(786:848:912))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1058_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1112:1165:1223)(1149:1199:1251))
          (PORT EN (795:861:930)(789:841:897))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x57y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (799:858:922)(811:869:930))
          (PORT IN6 (856:915:978)(863:918:978))
          (PORT IN7 (436:466:498)(433:460:488))
          (PORT IN8 (762:814:868)(783:829:879))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1060_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1109:1166:1225)(1141:1195:1252))
          (PORT EN (632:677:726)(642:680:719))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1060_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (308:327:349)(303:319:337))
          (PORT IN2 (752:805:861)(752:800:853))
          (PORT IN3 (330:354:379)(321:341:362))
          (PORT IN4 (1033:1105:1180)(1038:1102:1173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1060_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1109:1166:1225)(1141:1195:1252))
          (PORT EN (632:677:726)(642:680:719))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x55y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (619:667:718)(630:673:720))
          (PORT IN6 (1055:1126:1204)(1070:1135:1206))
          (PORT IN7 (725:779:836)(738:788:843))
          (PORT IN8 (1026:1109:1197)(1043:1117:1192))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1062_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1129:1197:1266)(1152:1211:1273))
          (PORT EN (584:633:685)(563:600:639))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1062_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (541:582:627)(528:565:604))
          (PORT IN2 (953:1019:1091)(962:1021:1085))
          (PORT IN3 (618:666:716)(625:669:717))
          (PORT IN4 (1149:1223:1303)(1163:1228:1301))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1062_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1129:1197:1266)(1152:1211:1273))
          (PORT EN (584:633:685)(563:600:639))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x55y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (595:646:699)(587:631:677))
          (PORT IN6 (930:1000:1072)(928:983:1044))
          (PORT IN7 (446:474:504)(445:472:501))
          (PORT IN8 (929:987:1047)(960:1014:1073))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1064_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1105:1164:1225)(1144:1198:1255))
          (PORT EN (703:760:821)(688:731:778))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1064_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (333:355:379)(329:348:369))
          (PORT IN2 (1042:1118:1196)(1050:1111:1178))
          (PORT IN3 (333:356:380)(327:347:369))
          (PORT IN4 (1089:1161:1238)(1114:1178:1250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1064_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1105:1164:1225)(1144:1198:1255))
          (PORT EN (703:760:821)(688:731:778))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x53y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (624:671:722)(610:651:695))
          (PORT IN6 (923:985:1049)(937:990:1048))
          (PORT IN7 (538:580:623)(550:588:628))
          (PORT IN8 (974:1036:1103)(970:1021:1076))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1066_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1062:1119:1180)(1092:1143:1196))
          (PORT EN (913:991:1074)(908:970:1038))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1066_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (517:546:578)(526:553:583))
          (PORT IN2 (1031:1098:1168)(1050:1109:1174))
          (PORT IN3 (426:462:499)(431:463:496))
          (PORT IN4 (684:738:795)(656:699:745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1066_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1062:1119:1180)(1092:1143:1196))
          (PORT EN (913:991:1074)(908:970:1038))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x61y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (743:797:855)(749:798:849))
          (PORT IN6 (715:766:820)(728:776:828))
          (PORT IN7 (558:594:632)(576:610:647))
          (PORT IN8 (904:965:1028)(925:979:1036))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1068_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1205:1260:1320)(1252:1303:1355))
          (PORT EN (823:873:929)(814:857:905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1068_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (315:338:363)(305:326:348))
          (PORT IN2 (620:665:713)(627:669:714))
          (PORT IN3 (659:701:745)(681:722:766))
          (PORT IN4 (1165:1240:1319)(1204:1277:1354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1068_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1205:1260:1320)(1252:1303:1355))
          (PORT EN (823:873:929)(814:857:905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x59y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (621:668:717)(631:672:716))
          (PORT IN6 (759:809:862)(781:828:881))
          (PORT IN7 (550:588:630)(557:591:627))
          (PORT IN8 (1027:1101:1182)(1052:1124:1202))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1070_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1088:1143:1202)(1113:1163:1215))
          (PORT EN (335:359:385)(320:336:353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1070_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (449:479:510)(446:471:500))
          (PORT IN2 (653:697:744)(669:710:756))
          (PORT IN3 (441:473:508)(442:470:499))
          (PORT IN4 (1139:1215:1297)(1173:1246:1325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1070_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1088:1143:1202)(1113:1163:1215))
          (PORT EN (335:359:385)(320:336:353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x57y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (851:910:973)(841:891:945))
          (PORT IN6 (869:928:992)(868:920:977))
          (PORT IN7 (735:787:842)(751:799:852))
          (PORT IN8 (1064:1131:1203)(1103:1164:1231))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1072_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1306:1368:1435)(1338:1393:1455))
          (PORT EN (614:654:698)(592:622:655))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1072_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (617:662:710)(625:665:710))
          (PORT IN2 (760:813:871)(753:799:849))
          (PORT IN3 (619:665:713)(628:670:716))
          (PORT IN4 (1141:1210:1284)(1180:1245:1315))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1072_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1306:1368:1435)(1338:1393:1455))
          (PORT EN (614:654:698)(592:622:655))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x57y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (710:759:812)(701:742:785))
          (PORT IN6 (749:798:852)(772:820:873))
          (PORT IN7 (541:580:622)(550:584:621))
          (PORT IN8 (1069:1147:1229)(1092:1165:1241))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1074_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1332:1390:1456)(1359:1410:1466))
          (PORT EN (340:365:391)(326:343:360))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1074_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (595:645:698)(587:632:679))
          (PORT IN2 (640:684:732)(657:699:745))
          (PORT IN3 (425:458:494)(427:455:485))
          (PORT IN4 (1130:1201:1278)(1165:1231:1301))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1074_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1332:1390:1456)(1359:1410:1466))
          (PORT EN (340:365:391)(326:343:360))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x55y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (622:669:719)(610:651:696))
          (PORT IN6 (854:911:972)(885:939:995))
          (PORT IN7 (941:1000:1066)(947:1001:1059))
          (PORT IN8 (745:810:879)(723:777:838))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1076_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1058:1115:1172)(1085:1133:1184))
          (PORT EN (693:754:819)(669:715:764))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1076_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (331:355:382)(331:355:382))
          (PORT IN2 (752:804:859)(777:825:874))
          (PORT IN3 (834:887:946)(834:882:933))
          (PORT IN4 (688:731:778)(679:720:763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1076_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1058:1115:1172)(1085:1133:1184))
          (PORT EN (693:754:819)(669:715:764))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x55y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (586:629:676)(580:616:656))
          (PORT IN6 (993:1061:1135)(1014:1075:1140))
          (PORT IN7 (1011:1079:1152)(1021:1081:1146))
          (PORT IN8 (1353:1443:1538)(1384:1464:1551))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1078_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:990:1035)(981:1020:1061))
          (PORT EN (800:870:943)(793:848:908))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1078_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (235:251:267)(230:243:257))
          (PORT IN2 (893:955:1023)(909:964:1022))
          (PORT IN3 (902:964:1031)(906:960:1018))
          (PORT IN4 (1220:1288:1360)(1267:1330:1402))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1078_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:990:1035)(981:1020:1061))
          (PORT EN (800:870:943)(793:848:908))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x56y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (532:571:614)(530:566:604))
          (PORT IN6 (763:815:869)(788:835:883))
          (PORT IN7 (1057:1123:1196)(1072:1132:1196))
          (PORT IN8 (607:648:693)(607:645:686))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1080_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1014:1054:1099)(1054:1090:1128))
          (PORT EN (799:866:937)(782:834:890))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1080_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (323:348:374)(314:335:358))
          (PORT IN2 (657:703:751)(676:717:759))
          (PORT IN3 (942:1001:1067)(949:1003:1060))
          (PORT IN4 (535:563:592)(541:565:591))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1080_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1014:1054:1099)(1054:1090:1128))
          (PORT EN (799:866:937)(782:834:890))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x51y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (821:881:946)(823:878:938))
          (PORT IN6 (921:978:1037)(958:1011:1067))
          (PORT IN7 (1056:1125:1200)(1059:1120:1187))
          (PORT IN8 (1300:1385:1473)(1358:1440:1525))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1082_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1276:1356:1440)(1309:1382:1460))
          (PORT EN (812:884:960)(784:832:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1082_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (817:879:945)(842:901:963))
          (PORT IN2 (815:866:919)(846:893:942))
          (PORT IN3 (947:1010:1078)(944:999:1059))
          (PORT IN4 (1278:1361:1449)(1312:1388:1469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1082_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1276:1356:1440)(1309:1382:1460))
          (PORT EN (812:884:960)(784:832:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x60y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1084_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (901:966:1039)(896:951:1009))
          (PORT IN2 (874:936:1002)(897:956:1018))
          (PORT IN4 (701:754:811)(720:771:826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND/D///    Pos: x58y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (730:780:836)(719:761:809))
          (PORT IN6 (838:894:951)(854:901:953))
          (PORT IN7 (806:860:916)(833:884:939))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1085_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1207:1263:1324)(1257:1309:1365))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x61y75
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (817:873:933)(813:860:913))
          (PORT IN5 (856:909:964)(863:915:972))
          (PORT IN8 (331:354:379)(333:354:376))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x67y74
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (434:465:499)(443:473:505))
          (PORT IN4 (1032:1093:1159)(1070:1131:1197))
          (PORT IN5 (322:350:379)(312:335:359))
          (PORT IN6 (548:585:622)(559:593:629))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
    )))
 // C_ICOMP////    Pos: x64y66
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a1088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (623:665:711)(615:653:694))
          (PORT IN6 (864:926:992)(890:949:1011))
          (PORT IN8 (531:575:620)(532:573:618))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x67y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1089_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (444:473:504)(451:479:508))
          (PORT IN2 (918:983:1050)(931:989:1052))
          (PORT IN3 (235:252:271)(232:248:266))
          (PORT IN4 (714:767:823)(735:784:835))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x62y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (455:489:523)(461:495:531))
          (PORT IN7 (767:822:881)(770:819:872))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1090_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1270:1342:1417)(1317:1380:1447))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///OR/D    Pos: x41y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (628:666:704)(643:673:706))
          (PORT IN2 (883:941:1002)(900:950:1003))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1091_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (847:882:919)(866:897:931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x43y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (708:766:827)(699:750:804))
          (PORT IN2 (682:741:802)(686:737:788))
          (PORT IN3 (629:685:742)(642:692:745))
          (PORT IN6 (988:1051:1118)(1017:1076:1139))
          (PORT IN7 (780:834:891)(773:820:868))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x41y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (724:776:832)(746:795:848))
          (PORT IN5 (538:568:599)(539:563:589))
          (PORT IN6 (833:888:945)(850:898:950))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1093_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (807:839:873)(821:850:881))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (623:672:722)(630:671:716))
          (PORT IN5 (628:672:719)(647:688:730))
          (PORT IN6 (788:842:897)(816:865:917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1094_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (817:848:882)(838:867:898))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x37y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (723:775:829)(747:796:849))
          (PORT IN6 (1044:1111:1183)(1078:1139:1205))
          (PORT IN7 (514:547:582)(516:545:577))
          (PORT IN8 (595:636:678)(615:656:697))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1095_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (850:897:947)(872:914:958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x39y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1097_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (693:739:787)(710:753:801))
          (PORT IN2 (866:918:975)(898:947:999))
          (PORT IN3 (327:355:386)(328:355:384))
          (PORT IN4 (674:728:788)(666:713:763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1097_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (782:816:852)(808:837:868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x39y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1099_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (750:803:859)(769:817:868))
          (PORT IN2 (973:1034:1098)(1000:1056:1117))
          (PORT IN3 (430:467:505)(431:464:500))
          (PORT IN4 (237:252:267)(230:243:256))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1099_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (997:1044:1096)(1017:1061:1109))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x37y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1101_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (312:336:361)(304:325:347))
          (PORT IN2 (946:1008:1074)(975:1030:1089))
          (PORT IN3 (616:655:697)(623:658:696))
          (PORT IN4 (806:862:922)(834:886:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1101_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (850:897:947)(872:914:958))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x35y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (760:815:873)(769:819:873))
          (PORT IN6 (1005:1067:1134)(1042:1097:1155))
          (PORT IN7 (948:1015:1087)(981:1046:1114))
          (PORT IN8 (668:716:765)(676:719:764))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1103_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1031:1091:1152)(1042:1100:1159))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x49y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (606:643:682)(625:659:695))
          (PORT IN5 (1052:1117:1183)(1053:1104:1160))
          (PORT IN6 (814:868:923)(821:868:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1105_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1031:1088:1149)(1063:1113:1166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x49y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (708:754:802)(727:767:810))
          (PORT IN7 (1000:1068:1143)(999:1059:1125))
          (PORT IN8 (873:934:998)(896:949:1006))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1106_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1212:1285:1362)(1225:1293:1364))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (862:917:975)(874:921:975))
          (PORT IN7 (991:1059:1132)(1011:1072:1138))
          (PORT IN8 (767:829:895)(783:837:895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1107_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1063:1113:1169)(1091:1137:1187))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x49y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (644:686:732)(655:694:735))
          (PORT IN5 (950:1019:1092)(986:1054:1128))
          (PORT IN6 (702:756:813)(692:737:784))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1108_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1043:1099:1158)(1070:1118:1169))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x45y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (522:557:594)(539:573:610))
          (PORT IN5 (777:831:889)(778:823:871))
          (PORT IN6 (853:910:970)(873:922:975))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1109_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (897:938:982)(915:951:990))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (884:940:999)(901:950:1004))
          (PORT IN5 (920:980:1045)(938:993:1055))
          (PORT IN6 (1013:1086:1161)(1042:1108:1177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1110_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (817:848:882)(838:867:898))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x46y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (429:458:489)(439:466:495))
          (PORT IN7 (569:598:629)(584:610:638))
          (PORT IN8 (1017:1081:1150)(1053:1115:1181))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1111_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:992:1041)(975:1017:1060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x49y90
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (677:732:790)(691:739:789))
          (PORT IN3 (382:404:427)(384:403:424))
          (PORT IN4 (484:521:562)(474:505:537))
          (PORT IN5 (695:737:783)(710:747:789))
          (PORT IN6 (619:657:700)(627:662:701))
          (PORT IN7 (389:412:436)(391:412:434))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1112_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1029:1077:1128)(1056:1100:1149))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x44y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (755:805:857)(778:825:877))
          (PORT IN6 (530:565:604)(539:572:606))
          (PORT IN7 (226:244:262)(222:238:256))
          (PORT IN8 (691:744:802)(681:725:775))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1113_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (428:458:491)(430:457:485))
          (PORT IN4 (585:632:684)(569:607:650))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x35y85
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (324:346:370)(318:338:359))
          (PORT IN6 (701:752:805)(712:757:806))
          (PORT IN7 (889:953:1021)(912:973:1040))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x37y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (604:642:683)(612:647:684))
          (PORT IN3 (768:823:881)(765:812:862))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x35y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (638:677:719)(647:680:717))
          (PORT IN7 (345:368:393)(347:371:396))
          (PORT IN8 (536:571:609)(539:571:607))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:826:881)(784:833:884))
          (PORT IN2 (1119:1180:1245)(1135:1190:1252))
          (PORT IN3 (701:756:814)(700:752:805))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///ORAND/    Pos: x33y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (345:369:394)(345:367:391))
          (PORT IN3 (516:555:596)(495:525:557))
          (PORT IN4 (1067:1136:1209)(1086:1153:1224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x38y84
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (457:489:522)(456:482:512))
          (PORT IN6 (593:640:692)(583:624:669))
          (PORT IN8 (446:482:520)(457:492:530))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x38y91
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (879:941:1010)(896:956:1021))
          (PORT IN3 (822:880:941)(841:892:946))
          (PORT IN4 (314:337:363)(319:341:364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x34y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1127_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:835:899)(789:848:908))
          (PORT IN2 (797:851:908)(797:847:899))
          (PORT IN4 (592:633:678)(600:640:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x36y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1128_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (412:441:474)(413:441:470))
          (PORT IN3 (416:439:464)(411:431:453))
          (PORT IN4 (796:846:898)(815:861:910))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x51y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (873:938:1006)(885:942:1003))
          (PORT IN5 (747:797:849)(765:810:858))
          (PORT IN7 (603:647:692)(608:646:686))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_XOR////    Pos: x37y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (485:538:593)(488:534:582))
          (PORT IN8 (953:1011:1073)(972:1026:1085))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x41y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (339:373:409)(324:350:379))
          (PORT IN6 (618:655:695)(625:660:698))
          (PORT IN8 (1003:1071:1143)(1009:1073:1144))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x48y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:581:621)(547:580:615))
          (PORT IN5 (927:999:1078)(927:991:1057))
          (PORT IN6 (807:859:915)(818:866:916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1135_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1031:1087:1144)(1059:1107:1156))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x47y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (323:348:374)(313:333:355))
          (PORT IN5 (535:572:611)(530:562:596))
          (PORT IN6 (705:761:821)(680:722:768))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x50y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (730:779:831)(747:790:837))
          (PORT IN5 (335:359:384)(334:357:381))
          (PORT IN6 (930:1000:1073)(948:1015:1087))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x41y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (949:1012:1081)(971:1026:1085))
          (PORT IN6 (912:970:1032)(945:998:1057))
          (PORT IN8 (1031:1095:1163)(1067:1129:1193))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x48y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (869:930:994)(872:926:984))
          (PORT IN3 (857:915:977)(863:918:977))
          (PORT IN7 (751:795:843)(769:811:855))
          (PORT IN8 (1065:1132:1202)(1103:1167:1236))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x39y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (800:852:906)(822:871:926))
          (PORT IN6 (969:1026:1089)(1005:1061:1120))
          (PORT IN7 (716:772:832)(693:735:779))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x48y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (846:904:964)(852:903:958))
          (PORT IN3 (833:889:949)(842:895:950))
          (PORT IN5 (626:663:704)(644:679:716))
          (PORT IN6 (381:407:435)(381:404:428))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x42y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (861:914:968)(892:941:993))
          (PORT IN2 (929:992:1058)(956:1011:1071))
          (PORT IN3 (876:937:1002)(902:955:1013))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x48y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1004:1074)(948:1006:1071))
          (PORT IN3 (531:567:606)(540:572:606))
          (PORT IN7 (748:799:855)(731:772:818))
          (PORT IN8 (926:1001:1079)(930:999:1073))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x51y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:779:835)(735:781:832))
          (PORT IN2 (834:888:946)(858:907:960))
          (PORT IN3 (415:446:478)(405:429:457))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x44y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (631:674:717)(633:668:708))
          (PORT IN3 (645:692:742)(655:699:745))
          (PORT IN7 (843:897:955)(873:924:978))
          (PORT IN8 (624:661:702)(639:675:713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x39y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (659:704:752)(668:706:746))
          (PORT IN6 (1081:1148:1218)(1113:1175:1242))
          (PORT IN7 (725:773:825)(735:779:825))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x42y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (320:344:369)(306:322:341))
          (PORT IN3 (539:580:622)(555:595:638))
          (PORT IN7 (737:789:845)(758:806:858))
          (PORT IN8 (973:1037:1107)(996:1056:1122))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x25y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (583:631:682)(574:616:660))
          (PORT IN4 (356:381:407)(359:381:404))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x30y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2736:2870:3014)(2872:3001:3136))
          (PORT IN6 (1544:1631:1722)(1623:1701:1787))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1149_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1185:1267:1352)(1225:1302:1385))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2633:2761:2898)(2763:2885:3013))
          (PORT IN2 (1447:1529:1614)(1520:1592:1671))
          (PORT IN3 (224:243:263)(219:236:254))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1149_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1185:1267:1352)(1225:1302:1385))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x53y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (583:625:671)(576:612:652))
          (PORT IN6 (952:1021:1091)(993:1057:1124))
          (PORT IN8 (390:426:463)(371:400:430))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1151_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1148:1212)(1126:1178:1233))
          (PORT EN (933:999:1068)(955:1014:1077))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (926:1008:1094)(937:1007:1081))
          (PORT IN6 (946:1013:1083)(969:1027:1088))
          (PORT IN8 (392:414:439)(391:411:434))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1152_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (843:876:911)(862:892:925))
          (PORT EN (805:861:922)(791:835:884))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y62
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (900:977:1056)(906:969:1036))
          (PORT IN6 (822:879:941)(831:881:938))
          (PORT IN8 (778:835:894)(790:843:899))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1153_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:993:1041)(962:1004:1048))
          (PORT EN (769:826:889)(761:810:863))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (721:792:866)(719:777:838))
          (PORT IN6 (968:1030:1096)(988:1045:1105))
          (PORT IN8 (418:445:473)(422:446:471))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1154_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (849:885:922)(868:900:935))
          (PORT EN (999:1069:1145)(1001:1060:1124))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x42y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (978:1047:1120)(989:1049:1113))
          (PORT IN5 (567:604:645)(579:617:655))
          (PORT IN6 (997:1056:1117)(1033:1089:1150))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1155_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:932:978)(912:948:988))
          (PORT EN (774:831:893)(766:814:867))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x51y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (613:657:703)(612:651:693))
          (PORT IN6 (786:835:885)(808:851:900))
          (PORT IN8 (495:534:575)(487:523:560))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1156_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (959:1010:1062)(997:1045:1095))
          (PORT EN (1283:1367:1460)(1302:1378:1459))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (518:559:603)(519:557:596))
          (PORT IN6 (1031:1095:1163)(1054:1113:1173))
          (PORT IN8 (231:249:267)(226:242:259))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1157_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (968:1017:1067)(1000:1047:1098))
          (PORT EN (687:729:776)(674:708:747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (490:534:579)(463:495:530))
          (PORT IN6 (1251:1347:1450)(1248:1333:1427))
          (PORT IN8 (1345:1453:1570)(1339:1435:1537))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1158_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1045:1099:1154)(1072:1122:1176))
          (PORT EN (527:566:609)(528:563:599))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (895:977:1063)(891:959:1031))
          (PORT IN6 (1076:1151:1232)(1085:1146:1214))
          (PORT IN8 (1130:1208:1290)(1156:1226:1301))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1159_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (843:876:911)(862:892:925))
          (PORT EN (431:454:481)(428:448:470))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x44y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (989:1072:1159)(997:1070:1145))
          (PORT IN5 (327:348:372)(328:348:370))
          (PORT IN7 (918:983:1053)(954:1017:1084))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1160_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1064:1120:1181)(1074:1123:1176))
          (PORT EN (1163:1244:1331)(1179:1249:1323))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x41y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1011:1095:1182)(1030:1100:1175))
          (PORT IN5 (232:245:259)(218:227:237))
          (PORT IN7 (1096:1172:1252)(1086:1151:1222))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1161_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1069:1123:1182)(1087:1134:1187))
          (PORT EN (959:1027:1099)(972:1032:1097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (886:963:1043)(887:953:1021))
          (PORT IN6 (316:340:365)(309:331:354))
          (PORT IN8 (1086:1161:1242)(1101:1167:1240))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1162_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (798:828:860)(818:845:875))
          (PORT EN (1063:1138:1218)(1072:1136:1204))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x45y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (965:1043:1125)(963:1024:1090))
          (PORT IN6 (225:240:256)(220:234:249))
          (PORT IN8 (1274:1361:1452)(1318:1395:1478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1163_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1158:1220:1288)(1183:1241:1305))
          (PORT EN (854:906:963)(870:917:968))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (875:948:1025)(877:940:1006))
          (PORT IN5 (214:232:250)(211:227:243))
          (PORT IN7 (972:1044:1121)(994:1057:1123))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1164_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1086:1140:1198)(1097:1144:1198))
          (PORT EN (1057:1131:1212)(1067:1130:1199))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x43y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1016:1100:1186)(1034:1103:1177))
          (PORT IN5 (347:380:414)(336:363:392))
          (PORT IN7 (963:1023:1088)(1001:1058:1119))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1165_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:932:979)(900:939:980))
          (PORT EN (970:1037:1108)(982:1041:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x59y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (864:929:997)(884:942:1005))
          (PORT IN6 (802:867:934)(813:868:928))
          (PORT IN8 (714:759:808)(718:757:799))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1166_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1007:1048:1092)(1044:1079:1115))
          (PORT EN (1293:1378:1471)(1302:1374:1455))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (759:821:887)(747:796:851))
          (PORT IN6 (1047:1109:1174)(1061:1117:1177))
          (PORT IN8 (743:788:834)(767:807:851))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1167_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1040:1078:1121)(1075:1109:1147))
          (PORT EN (1130:1212:1298)(1136:1209:1287))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x54y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (412:442:474)(409:436:465))
          (PORT IN6 (937:1004:1073)(962:1022:1085))
          (PORT IN8 (451:486:521)(445:475:508))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1168_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1096:1156:1220)(1133:1186:1241))
          (PORT EN (937:1003:1074)(963:1022:1084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x52y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (330:357:384)(319:342:366))
          (PORT IN6 (698:748:804)(719:764:813))
          (PORT IN8 (518:553:591)(516:548:583))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1169_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1008:1061:1117)(1046:1095:1147))
          (PORT EN (962:1035:1112)(964:1030:1098))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x54y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (518:554:593)(521:554:588))
          (PORT IN6 (924:989:1057)(946:1005:1067))
          (PORT IN8 (576:622:672)(562:600:641))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1170_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1032:1075:1120)(1068:1105:1145))
          (PORT EN (786:842:902)(771:816:864))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (775:839:907)(772:829:890))
          (PORT IN6 (835:890:946)(857:906:960))
          (PORT IN8 (617:656:699)(625:660:698))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1171_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1012:1065)(989:1041:1093))
          (PORT EN (800:857:918)(782:827:877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (813:875:940)(807:859:915))
          (PORT IN6 (926:985:1047)(942:997:1056))
          (PORT IN8 (693:741:791)(707:748:795))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1172_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1012:1065)(989:1041:1093))
          (PORT EN (426:450:477)(419:440:463))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x48y64
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (619:670:722)(600:640:682))
          (PORT IN6 (790:843:899)(788:834:884))
          (PORT IN8 (729:776:825)(749:790:832))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1173_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1035:1086)(1023:1066:1111))
          (PORT EN (430:455:483)(427:449:473))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x52y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (718:767:818)(721:766:814))
          (PORT IN6 (1142:1239:1340)(1157:1242:1330))
          (PORT IN8 (681:733:788)(694:745:799))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1174_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1053:1116:1179)(1079:1138:1200))
          (PORT EN (1186:1264:1350)(1196:1266:1340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x50y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (748:803:862)(757:809:864))
          (PORT IN6 (1057:1121:1188)(1092:1147:1208))
          (PORT IN8 (857:914:978)(859:913:971))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1175_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1045:1103:1164)(1077:1127:1180))
          (PORT EN (896:952:1013)(894:942:994))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x54y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (226:244:264)(222:239:256))
          (PORT IN5 (979:1050:1125)(993:1059:1131))
          (PORT IN6 (235:248:261)(231:243:256))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x31y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (334:356:380)(334:355:376))
          (PORT IN5 (483:522:563)(462:493:525))
          (PORT IN6 (780:827:878)(785:826:870))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1177_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (825:872:923)(841:884:931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x35y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (212:230:248)(198:212:227))
          (PORT IN5 (882:941:1004)(893:947:1003))
          (PORT IN6 (795:856:921)(813:868:927))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_AND////    Pos: x44y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (920:984:1053)(927:985:1046))
          (PORT IN6 (1045:1113:1186)(1083:1147:1217))
          (PORT IN7 (902:972:1047)(923:989:1057))
          (PORT IN8 (1077:1157:1242)(1080:1151:1226))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x27y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (436:466:498)(435:462:491))
          (PORT IN7 (359:384:412)(353:377:402))
          (PORT IN8 (323:348:375)(319:340:363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1180_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:971:1025)(941:991:1043))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x32y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (319:341:364)(313:330:349))
          (PORT IN5 (320:344:369)(303:321:342))
          (PORT IN6 (785:836:889)(812:858:908))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x28y68
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (334:355:377)(333:353:375))
          (PORT IN4 (592:638:689)(588:626:670))
          (PORT IN8 (1180:1284:1394)(1227:1333:1444))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (186:186:187)(155:157:160))  // in 2 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1182_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:973:1030)(945:999:1055))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x32y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (228:242:257)(214:225:236))
          (PORT IN7 (240:253:268)(227:236:247))
          (PORT IN8 (715:767:821)(702:746:794))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x27y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (713:764:820)(739:789:842))
          (PORT IN7 (430:463:498)(426:454:485))
          (PORT IN8 (491:527:563)(494:526:560))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1184_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (787:831:877)(782:820:860))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x34y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (815:873:937)(813:864:920))
          (PORT IN5 (241:255:270)(236:248:262))
          (PORT IN6 (346:369:393)(349:370:394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX4b/D///    Pos: x30y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (522:554:588)(524:551:580))
          (PORT IN4 (877:956:1039)(910:994:1082))
          (PORT IN7 (239:253:267)(234:246:259))
          (PORT IN8 (213:230:248)(200:213:227))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1186_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (939:997:1057)(968:1020:1074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x37y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1624:1733:1849)(1683:1782:1889))
          (PORT IN3 (652:701:754)(650:693:740))
          (PORT IN5 (682:735:793)(678:728:780))
          (PORT IN6 (424:450:478)(416:438:463))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1187_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (870:916:962)(890:926:964))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x33y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (674:721:770)(692:738:787))
          (PORT IN3 (559:602:648)(559:599:641))
          (PORT IN5 (708:758:812)(718:765:817))
          (PORT IN6 (326:347:370)(318:336:355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1188_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (817:866:918)(830:872:918))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x29y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (536:574:613)(549:583:619))
          (PORT IN5 (815:865:919)(814:858:908))
          (PORT IN7 (986:1056:1133)(999:1060:1126))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_ANDXOR////D    Pos: x59y87
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (435:462:493)(435:459:485))
          (PORT IN3 (331:354:379)(333:354:377))
          (PORT IN4 (884:949:1017)(891:949:1011))
          (PORT IN8 (622:660:702)(632:666:703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1192_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (912:960:1011)(927:972:1019))
          (PORT EN (444:469:497)(447:472:497))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x63y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (818:876:939)(835:889:950))
          (PORT IN6 (233:247:262)(221:231:242))
          (PORT IN8 (618:664:714)(633:679:727))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x58y84
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a1194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (512:546:582)(516:547:581))
          (PORT IN4 (997:1073:1153)(1022:1089:1162))
          (PORT IN5 (630:671:715)(622:661:702))
          (PORT IN6 (350:372:395)(351:371:394))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///AND/    Pos: x68y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (735:787:844)(722:766:812))
          (PORT IN3 (736:775:817)(746:782:822))
          (PORT IN4 (872:939:1011)(884:941:1004))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x59y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (921:982:1048)(945:1002:1066))
          (PORT IN8 (598:636:676)(603:638:675))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x61y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (481:517:554)(468:498:530))
          (PORT IN6 (793:863:939)(782:838:900))
          (PORT IN8 (964:1033:1107)(981:1043:1110))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2a/D///    Pos: x46y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1111:1189:1271)(1150:1226:1307))
          (PORT IN3 (605:642:684)(614:647:683))
          (PORT IN7 (907:974:1046)(913:970:1029))
          (PORT IN8 (819:882:946)(846:907:970))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (190:190:191)(156:158:161))  // in 1 out 1
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN7 OUT (144:154:165)(149:162:176))  // in 7 out 1
          (IOPATH IN8 OUT (146:159:173)(157:171:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1198_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1176:1251:1327)(1197:1267:1340))
          (PORT EN (1097:1166:1237)(1122:1177:1239))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ANDXOR/D//AND/D    Pos: x65y89
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (662:718:779)(647:699:754))
          (PORT IN7 (621:671:725)(603:647:696))
          (PORT IN8 (558:595:634)(563:596:631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1199_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1091:1145:1202)(1101:1150:1203))
          (PORT EN (629:672:717)(628:665:705))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1199_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (658:712:770)(644:692:741))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1199_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1091:1145:1202)(1101:1150:1203))
          (PORT EN (629:672:717)(628:665:705))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x41y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (658:703:751)(681:726:774))
          (PORT IN6 (781:832:884)(808:856:907))
          (PORT IN7 (945:1000:1058)(959:1011:1065))
          (PORT IN8 (684:731:783)(698:744:795))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1200_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:855:889)(839:869:900))
          (PORT EN (536:575:617)(526:560:595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:587:627)(565:603:643))
          (PORT IN2 (825:870:919)(850:895:941))
          (PORT IN3 (833:882:934)(839:885:933))
          (PORT IN4 (725:774:824)(739:784:832))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1200_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:855:889)(839:869:900))
          (PORT EN (536:575:617)(526:560:595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x42y60
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (561:599:638)(578:615:654))
          (PORT IN6 (638:688:741)(625:667:712))
          (PORT IN7 (1044:1105:1170)(1064:1122:1183))
          (PORT IN8 (629:671:717)(614:652:692))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1202_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:932:978)(912:948:988))
          (PORT EN (638:683:731)(635:675:716))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (452:484:517)(463:493:525))
          (PORT IN2 (435:467:502)(434:463:493))
          (PORT IN3 (937:992:1051)(951:1003:1057))
          (PORT IN4 (228:245:264)(214:227:241))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1202_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:932:978)(912:948:988))
          (PORT EN (638:683:731)(635:675:716))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x41y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (526:563:601)(534:568:604))
          (PORT IN6 (426:460:496)(415:444:473))
          (PORT IN7 (412:446:483)(414:441:470))
          (PORT IN8 (600:634:671)(604:636:670))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1204_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (847:882:919)(866:897:931))
          (PORT EN (503:539:579)(501:533:569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (414:445:476)(414:442:471))
          (PORT IN2 (428:458:492)(428:454:482))
          (PORT IN3 (518:558:602)(527:560:595))
          (PORT IN4 (206:223:241)(191:205:220))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1204_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (847:882:919)(866:897:931))
          (PORT EN (503:539:579)(501:533:569))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x42y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (803:862:926)(809:862:920))
          (PORT IN6 (1330:1433:1541)(1382:1479:1582))
          (PORT IN7 (653:695:740)(648:685:727))
          (PORT IN8 (611:656:704)(619:661:705))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1206_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (903:947:996)(928:967:1007))
          (PORT EN (332:352:374)(317:335:355))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (693:746:804)(693:740:791))
          (PORT IN2 (494:526:560)(502:532:564))
          (PORT IN3 (539:575:613)(528:558:592))
          (PORT IN4 (691:734:782)(677:714:755))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1206_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (903:947:996)(928:967:1007))
          (PORT EN (332:352:374)(317:335:355))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x38y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:582:619)(553:584:617))
          (PORT IN6 (755:812:873)(756:805:859))
          (PORT IN7 (725:775:829)(724:769:818))
          (PORT IN8 (769:822:880)(767:814:865))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1208_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:861:905)(838:877:919))
          (PORT EN (656:696:740)(660:697:736))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (443:470:500)(440:464:490))
          (PORT IN2 (800:850:905)(826:872:922))
          (PORT IN3 (617:661:708)(610:649:691))
          (PORT IN4 (229:245:262)(226:241:257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1208_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:861:905)(838:877:919))
          (PORT EN (656:696:740)(660:697:736))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x31y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (728:792:859)(718:775:834))
          (PORT IN6 (436:468:503)(427:453:481))
          (PORT IN7 (539:578:620)(539:571:605))
          (PORT IN8 (710:754:801)(727:768:810))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1210_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:862:913)(825:871:918))
          (PORT EN (627:666:710)(623:655:691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (620:678:738)(603:654:706))
          (PORT IN2 (420:455:491)(410:436:465))
          (PORT IN3 (432:465:500)(426:452:479))
          (PORT IN4 (423:456:489)(420:444:469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1210_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:862:913)(825:871:918))
          (PORT EN (627:666:710)(623:655:691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x40y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (721:771:826)(729:776:827))
          (PORT IN6 (585:630:678)(571:607:646))
          (PORT IN7 (527:569:614)(527:564:603))
          (PORT IN8 (617:665:715)(611:654:699))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1212_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (809:841:877)(835:864:894))
          (PORT EN (833:887:947)(850:900:957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (608:652:700)(608:649:693))
          (PORT IN2 (714:765:820)(724:768:814))
          (PORT IN3 (639:687:739)(645:689:735))
          (PORT IN4 (517:555:596)(510:544:581))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1212_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (809:841:877)(835:864:894))
          (PORT EN (833:887:947)(850:900:957))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x40y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (451:480:510)(461:488:519))
          (PORT IN6 (648:693:742)(667:710:755))
          (PORT IN7 (650:692:736)(641:679:720))
          (PORT IN8 (803:851:905)(820:866:917))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1214_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:960:1003)(935:970:1008))
          (PORT EN (325:348:374)(309:329:352))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (337:359:382)(340:360:383))
          (PORT IN2 (695:755:816)(693:745:799))
          (PORT IN3 (537:573:611)(522:554:588))
          (PORT IN4 (435:468:503)(439:468:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1214_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:960:1003)(935:970:1008))
          (PORT EN (325:348:374)(309:329:352))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x38y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (441:470:501)(450:479:510))
          (PORT IN6 (741:789:839)(742:784:828))
          (PORT IN7 (475:501:530)(490:516:543))
          (PORT IN8 (832:884:941)(826:872:922))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1216_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (892:940:991)(915:956:1000))
          (PORT EN (337:353:370)(321:333:347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (330:353:378)(333:355:379))
          (PORT IN2 (1091:1168:1248)(1131:1203:1281))
          (PORT IN3 (359:379:402)(367:387:407))
          (PORT IN4 (426:455:486)(430:455:481))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1216_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (892:940:991)(915:956:1000))
          (PORT EN (337:353:370)(321:333:347))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x34y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (749:801:856)(773:822:875))
          (PORT IN6 (868:935:1005)(890:952:1020))
          (PORT IN7 (758:811:868)(761:809:862))
          (PORT IN8 (803:852:904)(820:866:914))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1218_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (838:891:948)(857:904:953))
          (PORT EN (430:454:482)(415:432:452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1218_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (639:685:734)(657:700:746))
          (PORT IN2 (797:861:927)(784:836:892))
          (PORT IN3 (644:691:741)(641:682:727))
          (PORT IN4 (334:355:377)(332:352:373))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1218_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (838:891:948)(857:904:953))
          (PORT EN (430:454:482)(415:432:452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x36y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (557:591:630)(564:596:630))
          (PORT IN6 (734:787:843)(739:785:835))
          (PORT IN7 (730:780:834)(735:780:829))
          (PORT IN8 (600:647:696)(593:631:673))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1220_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:841:883)(825:862:902))
          (PORT EN (442:469:499)(434:458:483))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (446:474:506)(447:472:499))
          (PORT IN2 (700:753:809)(694:737:785))
          (PORT IN3 (616:660:707)(613:652:694))
          (PORT IN4 (722:770:822)(731:774:823))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1220_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:841:883)(825:862:902))
          (PORT EN (442:469:499)(434:458:483))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x34y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (704:753:805)(711:756:805))
          (PORT IN6 (516:559:603)(506:541:580))
          (PORT IN7 (703:754:808)(716:763:813))
          (PORT IN8 (806:856:909)(819:864:911))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1222_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:797:839)(777:817:860))
          (PORT EN (636:677:722)(644:683:723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (599:642:688)(600:639:681))
          (PORT IN2 (543:583:627)(537:566:598))
          (PORT IN3 (597:642:690)(604:645:688))
          (PORT IN4 (398:430:464)(389:416:445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1222_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:797:839)(777:817:860))
          (PORT EN (636:677:722)(644:683:723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x36y58
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (436:465:495)(446:473:502))
          (PORT IN6 (807:864:925)(805:858:913))
          (PORT IN7 (795:855:920)(806:858:914))
          (PORT IN8 (787:840:897)(805:853:905))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1224_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:942:998)(903:956:1012))
          (PORT EN (680:728:782)(654:694:737))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (330:353:377)(334:354:376))
          (PORT IN2 (502:540:582)(508:544:582))
          (PORT IN3 (691:745:804)(697:743:792))
          (PORT IN4 (224:237:252)(210:220:231))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1224_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:942:998)(903:956:1012))
          (PORT EN (680:728:782)(654:694:737))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x36y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (522:559:597)(531:563:596))
          (PORT IN6 (815:875:939)(821:874:931))
          (PORT IN7 (801:860:923)(817:873:931))
          (PORT IN8 (412:438:466)(410:434:459))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1226_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1070:1128:1188)(1091:1142:1198))
          (PORT EN (792:846:905)(781:826:877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (414:445:477)(416:442:468))
          (PORT IN2 (333:359:387)(327:347:369))
          (PORT IN3 (694:747:803)(705:754:805))
          (PORT IN4 (331:351:373)(329:348:368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1226_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1070:1128:1188)(1091:1142:1198))
          (PORT EN (792:846:905)(781:826:877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x36y56
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:585:625)(557:589:623))
          (PORT IN6 (429:460:494)(428:456:486))
          (PORT IN7 (955:1014:1075)(986:1038:1093))
          (PORT IN8 (801:856:917)(801:851:904))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1228_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:841:883)(825:862:902))
          (PORT EN (1023:1096:1176)(1020:1081:1148))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (438:468:501)(440:465:492))
          (PORT IN2 (519:557:598)(529:564:601))
          (PORT IN3 (841:894:948)(864:910:958))
          (PORT IN4 (242:260:278)(234:250:267))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1228_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:841:883)(825:862:902))
          (PORT EN (1023:1096:1176)(1020:1081:1148))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x35y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (658:702:749)(685:727:772))
          (PORT IN6 (496:535:576)(500:532:568))
          (PORT IN7 (931:988:1047)(974:1029:1085))
          (PORT IN8 (240:257:275)(236:253:271))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1230_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (776:810:845)(802:832:863))
          (PORT EN (880:941:1008)(883:938:998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:586:626)(568:603:641))
          (PORT IN2 (417:451:487)(414:444:476))
          (PORT IN3 (825:876:929)(863:911:960))
          (PORT IN4 (306:332:359)(298:321:345))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1230_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (776:810:845)(802:832:863))
          (PORT EN (880:941:1008)(883:938:998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x66y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (456:488:522)(464:495:527))
          (PORT IN2 (401:431:462)(401:426:452))
          (PORT IN3 (413:444:476)(412:439:469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_OR/D///    Pos: x32y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (331:357:384)(325:348:372))
          (PORT IN6 (801:865:935)(790:843:902))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1233_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:1002:1058)(977:1029:1083))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND////    Pos: x35y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1000:1068:1142)(1033:1097:1164))
          (PORT IN2 (855:939:1025)(866:942:1019))
          (PORT IN5 (984:1054:1127)(1006:1069:1138))
          (PORT IN6 (795:865:941)(824:890:962))
          (PORT IN8 (1005:1071:1141)(1014:1074:1137))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x27y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:1007:1078)(947:1007:1072))
          (PORT IN5 (425:463:504)(413:444:477))
          (PORT IN6 (480:515:553)(461:487:516))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1235_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (694:735:778)(710:748:789))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x28y60
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (861:922:988)(857:912:972))
          (PORT IN5 (723:769:815)(740:783:830))
          (PORT IN6 (410:437:466)(423:449:477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1236_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (704:746:791)(721:762:805))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x21y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1237_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (323:346:370)(317:337:357))
          (PORT IN2 (614:653:693)(621:656:694))
          (PORT IN3 (643:675:711)(660:691:725))
          (PORT IN4 (820:874:930)(847:896:949))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1237_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:864:913)(808:849:893))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x21y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (533:573:615)(548:586:626))
          (PORT IN6 (417:442:469)(428:453:480))
          (PORT IN7 (634:676:719)(653:692:734))
          (PORT IN8 (516:555:597)(532:570:609))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1239_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (599:622:645)(601:621:643))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x14y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (570:610:653)(580:613:651))
          (PORT IN2 (395:417:439)(402:421:442))
          (PORT IN3 (717:760:806)(721:758:796))
          (PORT IN4 (599:636:678)(603:639:678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1241_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (788:832:878)(785:823:865))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x19y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (331:362:393)(314:336:360))
          (PORT IN6 (881:941:1005)(890:945:1007))
          (PORT IN7 (538:572:608)(546:579:615))
          (PORT IN8 (219:235:251)(206:219:233))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1243_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (826:876:929)(831:876:924))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x21y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (448:482:518)(459:491:525))
          (PORT IN6 (725:770:816)(740:781:825))
          (PORT IN7 (756:794:836)(780:817:858))
          (PORT IN8 (607:650:697)(615:654:698))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1245_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:864:913)(808:849:893))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x32y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (330:352:377)(313:330:348))
          (PORT IN5 (735:786:840)(751:798:847))
          (PORT IN7 (912:968:1028)(936:986:1041))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1247_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (832:882:933)(847:894:943))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x33y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (998:1071:1147)(1028:1094:1164))
          (PORT IN5 (805:861:920)(827:875:927))
          (PORT IN6 (973:1034:1100)(1005:1063:1127))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1248_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (747:790:834)(765:807:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x31y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1007:1070:1137)(1016:1073:1134))
          (PORT IN5 (1209:1317:1431)(1194:1285:1383))
          (PORT IN6 (999:1057:1118)(1032:1087:1146))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1249_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (994:1056:1121)(1005:1059:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x33y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (425:452:482)(414:437:461))
          (PORT IN5 (804:860:920)(809:861:914))
          (PORT IN7 (533:569:608)(530:560:592))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1250_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (765:801:839)(783:817:854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x33y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1162:1237:1318)(1206:1278:1354))
          (PORT IN5 (341:364:388)(333:352:372))
          (PORT IN6 (1097:1170:1249)(1142:1211:1284))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1251_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:992:1042)(973:1017:1063))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x32y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1064:1134:1207)(1101:1166:1235))
          (PORT IN5 (821:867:915)(840:881:925))
          (PORT IN6 (1126:1201:1280)(1164:1236:1312))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1252_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1056:1119)(1007:1060:1117))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x34y58
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (775:827:882)(772:823:877))
          (PORT IN6 (626:672:721)(637:679:721))
          (PORT IN8 (882:952:1025)(894:955:1021))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1253_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (752:795:839)(771:814:857))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////D    Pos: x55y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (326:350:376)(318:338:359))
          (PORT IN3 (692:744:800)(713:762:814))
          (PORT IN4 (326:349:374)(320:337:357))
          (PORT IN5 (718:770:826)(716:764:815))
          (PORT IN6 (320:345:372)(314:335:358))
          (PORT IN8 (314:341:370)(306:329:353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1254_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (875:922:972)(888:930:976))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x67y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (329:351:374)(324:343:363))
          (PORT IN6 (220:239:258)(205:221:238))
          (PORT IN7 (536:574:616)(542:577:616))
          (PORT IN8 (715:767:823)(727:772:820))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1255_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (217:233:250)(205:217:230))
          (PORT IN3 (427:459:494)(427:456:488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///ANDXOR/    Pos: x69y84
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1256_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (644:693:746)(656:702:750))
          (PORT IN2 (816:870:928)(812:861:912))
          (PORT IN3 (306:332:358)(299:320:343))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x63y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1084:1155:1229)(1126:1190:1260))
          (PORT IN7 (326:355:386)(332:356:382))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x55y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (220:237:255)(204:218:233))
          (PORT IN7 (1182:1260:1343)(1224:1295:1372))
          (PORT IN8 (648:711:777)(637:692:751))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (609:650:692)(607:643:680))
          (PORT IN2 (936:994:1057)(968:1024:1085))
          (PORT IN4 (715:758:806)(738:783:830))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x52y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (998:1062:1129)(1039:1100:1165))
          (PORT IN6 (607:647:690)(627:664:703))
          (PORT IN8 (966:1042:1121)(996:1067:1142))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x59y90
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (894:956:1019)(903:959:1018))
          (PORT IN5 (714:775:840)(726:782:840))
          (PORT IN7 (683:736:792)(675:719:768))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x55y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (725:769:818)(748:792:839))
          (PORT IN7 (690:737:787)(706:750:797))
          (PORT IN8 (437:471:507)(433:463:495))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_XOR////    Pos: x50y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (893:956:1022)(912:969:1029))
          (PORT IN6 (432:469:509)(431:463:496))
          (PORT IN8 (667:718:773)(678:727:778))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x61y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:984:1051)(944:1003:1067))
          (PORT IN2 (584:629:677)(567:604:645))
          (PORT IN3 (219:233:248)(204:215:226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x51y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1041:1121:1206)(1037:1103:1176))
          (PORT IN6 (650:698:750)(649:692:739))
          (PORT IN8 (623:667:713)(607:644:685))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_XOR////    Pos: x65y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (417:443:472)(419:442:467))
          (PORT IN8 (323:346:371)(327:352:377))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x66y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (216:232:249)(201:213:227))
          (PORT IN5 (823:882:946)(832:888:947))
          (PORT IN6 (412:438:465)(413:434:458))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x34y55
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (496:532:569)(501:532:566))
          (PORT IN5 (898:970:1046)(914:979:1049))
          (PORT IN7 (705:751:800)(709:748:789))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1277_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1050:1105:1163)(1067:1115:1165))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x29y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (930:989:1053)(957:1010:1068))
          (PORT IN5 (792:854:918)(788:839:893))
          (PORT IN6 (855:904:958)(856:901:950))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x30y58
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1097:1167)(1065:1125:1190))
          (PORT IN5 (1049:1125:1208)(1071:1141:1216))
          (PORT IN6 (414:446:478)(424:455:488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x29y60
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1032:1100:1175)(1050:1113:1181))
          (PORT IN6 (853:906:963)(883:935:989))
          (PORT IN7 (841:894:950)(860:907:959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x28y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (708:767:826)(715:766:819))
          (PORT IN4 (832:896:966)(810:861:915))
          (PORT IN5 (416:444:476)(427:454:484))
          (PORT IN6 (893:960:1030)(905:962:1022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x25y58
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1282_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1023:1111:1204)(1028:1107:1191))
          (PORT IN2 (725:779:834)(736:783:832))
          (PORT IN4 (590:644:702)(562:607:653))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x30y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (830:891:954)(851:906:965))
          (PORT IN4 (654:711:771)(649:697:750))
          (PORT IN5 (435:473:513)(436:470:504))
          (PORT IN6 (742:788:836)(746:784:824))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x25y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1284_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (239:253:268)(234:246:260))
          (PORT IN2 (411:437:465)(420:445:471))
          (PORT IN4 (500:538:578)(499:531:567))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x28y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (623:672:722)(632:675:720))
          (PORT IN4 (840:911:985)(850:912:980))
          (PORT IN7 (875:940:1009)(879:939:1003))
          (PORT IN8 (341:370:400)(322:344:368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x22y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:573:610)(550:583:617))
          (PORT IN2 (784:836:891)(783:830:882))
          (PORT IN3 (431:462:494)(437:466:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x26y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (899:972:1045)(923:988:1055))
          (PORT IN4 (817:882:952)(796:848:903))
          (PORT IN5 (975:1051:1133)(978:1045:1120))
          (PORT IN6 (576:618:663)(569:607:647))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x25y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (482:516:551)(491:523:557))
          (PORT IN6 (514:546:581)(530:562:595))
          (PORT IN8 (981:1041:1106)(1022:1080:1143))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x28y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (320:348:376)(312:335:360))
          (PORT IN4 (695:753:816)(689:737:791))
          (PORT IN7 (464:496:530)(470:499:531))
          (PORT IN8 (777:826:880)(793:839:890))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND/D///    Pos: x33y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (809:862:917)(808:857:908))
          (PORT IN6 (516:556:597)(514:547:582))
          (PORT IN7 (1399:1499:1610)(1459:1560:1667))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1290_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:992:1042)(973:1017:1063))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (419:453:490)(413:442:473))
          (PORT IN3 (725:773:822)(740:780:823))
          (PORT IN5 (762:824:890)(781:841:901))
          (PORT IN6 (427:457:490)(425:451:479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1292_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (729:770:813)(745:783:822))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (777:826:880)(775:814:858))
          (PORT IN3 (331:355:382)(318:334:353))
          (PORT IN5 (592:637:684)(579:614:652))
          (PORT IN6 (218:232:248)(214:227:242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1293_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:789:829)(754:786:819))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (962:1030:1105)(978:1040:1106))
          (PORT IN3 (545:590:639)(545:585:628))
          (PORT IN5 (719:773:830)(736:787:839))
          (PORT IN6 (578:623:670)(574:612:654))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1294_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (729:770:813)(745:783:822))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (654:695:738)(662:698:738))
          (PORT IN3 (244:260:276)(230:242:255))
          (PORT IN5 (697:751:807)(704:754:808))
          (PORT IN6 (332:357:385)(339:362:387))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1295_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (783:830:880)(792:834:879))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D//ORAND/D    Pos: x32y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (703:756:813)(717:767:819))
          (PORT IN6 (339:366:393)(340:364:390))
          (PORT IN7 (767:823:883)(782:836:893))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1296_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (728:769:811)(746:781:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (327:350:375)(316:337:360))
          (PORT IN2 (239:252:266)(233:245:258))
          (PORT IN3 (657:707:761)(665:713:763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1296_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (728:769:811)(746:781:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x31y82
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (318:344:371)(311:332:356))
          (PORT IN4 (527:568:613)(534:569:607))
          (PORT IN6 (729:786:848)(715:761:812))
          (PORT IN7 (966:1035:1112)(980:1039:1102))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b/D///    Pos: x25y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:600:641)(550:577:608))
          (PORT IN3 (415:446:480)(408:434:460))
          (PORT IN5 (512:549:587)(507:540:576))
          (PORT IN6 (243:257:272)(239:252:266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1298_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (674:708:744)(682:711:741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (793:859:929)(789:847:909))
          (PORT IN3 (1068:1140:1216)(1099:1165:1235))
          (PORT IN5 (709:762:819)(727:776:828))
          (PORT IN6 (695:750:808)(718:768:823))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1301_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:750:785)(730:759:791))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (229:249:270)(214:229:245))
          (PORT IN3 (766:817:872)(785:832:880))
          (PORT IN5 (707:765:827)(717:772:833))
          (PORT IN6 (875:941:1011)(868:925:987))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1302_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (800:842:885)(812:847:885))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x16y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (770:817:864)(797:840:887))
          (PORT IN7 (931:987:1046)(937:989:1048))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1303_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (643:674:706)(645:672:701))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x17y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (668:707:746)(686:721:759))
          (PORT IN8 (743:791:844)(767:814:864))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1304_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (561:585:610)(564:586:609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:821:867)(801:842:887))
          (PORT IN4 (870:927:989)(889:945:1005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1304_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (561:585:610)(564:586:609))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x26y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1305_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (795:851:913)(784:833:884))
          (PORT IN4 (1298:1390:1486)(1327:1407:1492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1305_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (809:846:887)(820:851:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x66y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (631:681:733)(638:683:732))
          (PORT IN7 (605:647:693)(608:644:684))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1306_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (769:803:837)(790:819:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (506:548:594)(511:553:597))
          (PORT IN3 (944:1002:1062)(966:1019:1078))
          (PORT IN4 (230:250:271)(225:240:257))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1306_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (769:803:837)(790:819:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x65y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (485:523:563)(486:517:552))
          (PORT IN7 (674:723:774)(674:717:763))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1307_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (782:815:849)(797:824:853))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1307_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (704:757:815)(710:754:800))
          (PORT IN3 (780:836:894)(786:835:888))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1307_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (782:815:849)(797:824:853))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (590:625:663)(578:603:631))
          (PORT IN3 (549:588:632)(559:594:631))
          (PORT IN5 (746:798:853)(741:787:835))
          (PORT IN6 (323:344:367)(317:336:357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1308_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (707:747:788)(725:763:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x32y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (498:535:573)(493:525:560))
          (PORT IN3 (605:647:692)(608:647:688))
          (PORT IN7 (222:236:251)(208:220:232))
          (PORT IN8 (980:1049:1123)(1011:1075:1143))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1309_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:850:903)(816:861:907))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x48y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (238:253:270)(231:246:261))
          (PORT IN7 (1017:1085:1160)(1046:1111:1183))
          (PORT IN8 (437:469:502)(437:464:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x50y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (839:898:960)(860:911:967))
          (PORT IN4 (314:335:358)(310:328:348))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b/D///    Pos: x29y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (912:972:1037)(932:988:1049))
          (PORT IN3 (331:356:382)(325:346:367))
          (PORT IN5 (677:732:791)(679:729:781))
          (PORT IN6 (208:221:236)(195:205:216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1312_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (739:782:827)(758:801:846))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x30y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (824:884:949)(835:889:950))
          (PORT IN3 (451:483:518)(450:477:505))
          (PORT IN7 (353:375:398)(357:377:400))
          (PORT IN8 (857:919:983)(865:923:983))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1313_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:799:840)(766:797:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x59y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (758:815:878)(762:814:867))
          (PORT IN2 (1055:1141:1232)(1070:1149:1230))
          (PORT IN3 (1097:1167:1243)(1127:1193:1263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1314_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (978:1030:1085)(1013:1062:1114))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x31y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1315_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (615:665:719)(626:673:722))
          (PORT IN3 (513:549:587)(510:539:570))
          (PORT IN4 (593:631:670)(589:622:658))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x14y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (536:571:609)(534:562:593))
          (PORT IN8 (1063:1139:1220)(1093:1165:1242))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x25y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (882:947:1017)(890:947:1007))
          (PORT IN3 (817:879:946)(825:882:942))
          (PORT IN5 (499:539:581)(504:539:577))
          (PORT IN6 (239:255:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1317_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (653:684:717)(660:686:714))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1100:1170:1242)(1131:1194:1262))
          (PORT IN3 (761:811:865)(787:833:881))
          (PORT IN5 (934:989:1048)(970:1024:1081))
          (PORT IN6 (222:235:250)(208:218:228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1318_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:751:788)(730:762:796))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1048:1122:1199)(1053:1115:1182))
          (PORT IN3 (822:880:940)(855:912:972))
          (PORT IN5 (697:748:800)(702:747:796))
          (PORT IN6 (615:660:708)(601:642:683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1319_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (653:689:727)(661:692:724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (946:1014:1085)(939:994:1056))
          (PORT IN3 (807:870:936)(826:882:941))
          (PORT IN5 (627:673:722)(633:674:718))
          (PORT IN6 (238:254:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1320_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (655:691:729)(657:690:724))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x51y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (882:942:1006)(905:958:1013))
          (PORT IN3 (920:975:1036)(934:984:1038))
          (PORT IN7 (325:349:376)(317:338:361))
          (PORT IN8 (320:344:370)(312:332:354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1321_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (971:1018:1068)(1000:1045:1094))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x54y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (433:463:496)(415:437:460))
          (PORT IN3 (1149:1225:1308)(1151:1222:1298))
          (PORT IN7 (230:245:260)(215:226:237))
          (PORT IN8 (883:947:1017)(897:953:1015))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1322_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1146:1198:1254)(1157:1204:1253))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x26y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (731:779:831)(744:789:838))
          (PORT IN3 (776:832:891)(776:825:877))
          (PORT IN7 (238:257:277)(234:251:269))
          (PORT IN8 (594:640:689)(578:616:658))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1323_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (904:962:1022)(931:985:1042))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (530:565:603)(532:562:596))
          (PORT IN3 (879:939:1005)(888:942:999))
          (PORT IN5 (508:547:587)(506:539:575))
          (PORT IN6 (243:257:272)(239:252:266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1324_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (674:708:744)(682:711:741))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x43y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (424:454:485)(427:454:481))
          (PORT IN3 (875:931:992)(894:944:998))
          (PORT IN7 (323:347:374)(315:336:359))
          (PORT IN8 (538:571:607)(554:588:625))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1325_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (905:951:1001)(920:963:1008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x44y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (328:351:375)(322:342:362))
          (PORT IN3 (981:1043:1111)(1007:1063:1124))
          (PORT IN7 (215:228:241)(201:211:221))
          (PORT IN8 (886:942:1001)(896:948:1005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1326_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1128:1184)(1087:1134:1185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (472:500:530)(461:483:506))
          (PORT IN3 (1543:1644:1751)(1607:1706:1809))
          (PORT IN5 (717:769:824)(736:785:837))
          (PORT IN6 (893:954:1019)(916:973:1037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1327_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (714:750:789)(731:766:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:830:896)(775:831:891))
          (PORT IN3 (1018:1086:1155)(1057:1118:1182))
          (PORT IN5 (623:669:718)(621:662:706))
          (PORT IN6 (224:241:258)(220:235:250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1328_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:851:902)(814:859:905))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (425:457:490)(428:456:486))
          (PORT IN3 (769:826:886)(783:834:889))
          (PORT IN5 (726:777:831)(732:781:834))
          (PORT IN6 (723:774:829)(737:784:835))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1329_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1020:1079:1141)(1034:1087:1145))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x48y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (659:703:748)(672:710:752))
          (PORT IN7 (326:349:374)(318:338:359))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1330_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1081:1133:1187)(1107:1150:1197))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (545:582:620)(551:582:616))
          (PORT IN3 (323:349:378)(313:337:362))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1330_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1081:1133:1187)(1107:1150:1197))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (614:665:720)(620:666:715))
          (PORT IN3 (658:704:755)(669:711:757))
          (PORT IN5 (431:461:493)(427:454:483))
          (PORT IN6 (418:443:472)(416:440:466))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1331_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (737:778:820)(758:794:832))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x28y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (214:232:250)(200:214:229))
          (PORT IN3 (643:683:727)(656:691:728))
          (PORT IN7 (822:877:936)(849:901:957))
          (PORT IN8 (712:763:817)(714:762:811))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1332_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1039:1100:1165)(1042:1095:1152))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b////    Pos: x32y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (595:633:673)(606:639:674))
          (PORT IN6 (630:675:723)(638:678:719))
          (PORT IN8 (619:659:702)(628:664:703))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x35y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (553:592:635)(561:594:629))
          (PORT IN4 (303:322:344)(296:313:331))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b/D///    Pos: x27y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (316:341:366)(311:332:354))
          (PORT IN3 (745:792:844)(768:810:854))
          (PORT IN5 (801:867:935)(803:860:923))
          (PORT IN6 (605:652:701)(603:646:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1335_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (707:747:788)(725:763:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x28y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (677:720:767)(669:701:738))
          (PORT IN3 (735:785:839)(747:793:840))
          (PORT IN7 (221:237:254)(216:231:248))
          (PORT IN8 (614:654:697)(606:639:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1336_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (732:766:803)(752:784:819))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND/D///    Pos: x34y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (890:972:1059)(906:978:1054))
          (PORT IN3 (933:982:1036)(966:1010:1059))
          (PORT IN4 (595:644:696)(604:650:699))
          (PORT IN7 (705:759:818)(702:750:800))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (198:213:229)(196:215:235))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1337_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:867:918)(834:876:920))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:792:853)(735:785:838))
          (PORT IN3 (224:240:256)(210:221:233))
          (PORT IN5 (328:348:370)(332:350:371))
          (PORT IN6 (335:362:390)(339:363:389))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1338_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (779:820:865)(785:817:852))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x45y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (903:972:1048)(899:958:1020))
          (PORT IN3 (930:997:1070)(954:1020:1091))
          (PORT IN5 (727:778:833)(743:790:841))
          (PORT IN6 (310:333:358)(301:320:340))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1339_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (965:1009:1057)(995:1037:1083))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x34y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1179:1256)(1135:1200:1268))
          (PORT IN3 (735:794:854)(736:788:842))
          (PORT IN7 (406:433:462)(410:436:465))
          (PORT IN8 (807:864:924)(809:862:920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1340_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:791:827)(782:812:844))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x38y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1341_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (724:772:824)(741:786:835))
          (PORT IN2 (320:340:362)(322:341:361))
          (PORT IN3 (1000:1078:1161)(1010:1078:1150))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1341_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (829:861:895)(850:878:908))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x37y88
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (487:518:550)(488:513:540))
          (PORT IN5 (702:750:802)(705:751:799))
          (PORT IN7 (440:473:508)(449:481:514))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x45y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (635:678:722)(642:682:726))
          (PORT IN3 (900:957:1017)(909:963:1022))
          (PORT IN7 (331:355:380)(325:345:366))
          (PORT IN8 (518:549:585)(520:550:583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_///ICOMP/    Pos: x42y85
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a1344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (315:334:354)(308:324:340))
          (PORT IN3 (840:902:969)(830:886:946))
          (PORT IN4 (830:888:951)(853:908:968))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x33y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1082:1153:1229)(1114:1183:1255))
          (PORT IN6 (705:757:812)(677:717:758))
          (PORT IN7 (801:863:928)(808:866:927))
          (PORT IN8 (686:731:779)(681:722:766))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x34y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (975:1041:1110)(1000:1059:1121))
          (PORT IN8 (632:684:737)(639:685:732))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1346_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (751:789:828)(775:811:848))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x30y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (226:239:254)(213:223:234))
          (PORT IN3 (839:893:950)(868:919:974))
          (PORT IN7 (469:511:554)(471:510:551))
          (PORT IN8 (700:750:804)(697:745:796))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1347_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:799:840)(766:797:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND///AND/    Pos: x34y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (511:552:593)(509:543:579))
          (PORT IN6 (508:535:567)(509:536:564))
          (PORT IN8 (309:336:364)(293:314:336))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (614:652:692)(614:645:680))
          (PORT IN3 (314:338:363)(298:317:336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/D    Pos: x22y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (836:894:954)(851:904:962))
          (PORT IN2 (590:639:691)(576:616:659))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1350_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (599:628:658)(603:629:658))
          (PORT EN (969:1046:1127)(972:1039:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x26y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1351_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (748:800:856)(770:817:866))
          (PORT IN3 (218:234:250)(204:217:231))
          (PORT IN4 (204:218:234)(192:203:214))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1351_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (796:837:881)(808:842:880))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (799:864:933)(818:878:943))
          (PORT IN3 (448:482:519)(447:477:509))
          (PORT IN5 (532:573:616)(526:560:596))
          (PORT IN6 (222:237:254)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1352_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (741:777:813)(760:794:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x15y54
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (514:552:593)(522:559:597))
          (PORT IN3 (1128:1208:1293)(1169:1244:1323))
          (PORT IN5 (335:358:384)(336:359:384))
          (PORT IN6 (214:229:245)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1353_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (737:777:820)(749:785:825))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x45y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (683:732:783)(706:749:798))
          (PORT IN2 (857:918:984)(866:920:979))
          (PORT IN3 (882:945:1013)(910:969:1030))
          (PORT IN4 (863:927:995)(873:929:991))
          (PORT IN5 (732:789:847)(729:778:831))
          (PORT IN6 (870:928:992)(878:931:987))
          (PORT IN7 (565:596:629)(577:607:640))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (198:213:229)(196:215:235))  // in 1 out 1
          (IOPATH IN2 OUT (205:222:240)(209:228:248))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(174:193:212))  // in 3 out 1
          (IOPATH IN4 OUT (180:197:215)(191:209:228))  // in 4 out 1
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1354_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:940:983)(917:954:993))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (531:564:599)(546:578:613))
          (PORT IN3 (767:821:879)(781:831:884))
          (PORT IN5 (704:758:814)(713:761:813))
          (PORT IN6 (635:671:711)(644:678:716))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1355_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (637:673:710)(638:669:702))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (880:949:1021)(895:957:1024))
          (PORT IN3 (615:660:706)(627:667:709))
          (PORT IN5 (855:913:979)(882:937:998))
          (PORT IN6 (217:231:245)(204:215:226))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1356_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:607)(558:585:613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x21y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (704:758:817)(717:767:821))
          (PORT IN3 (904:970:1037)(926:987:1050))
          (PORT IN5 (798:860:927)(794:848:907))
          (PORT IN6 (314:336:361)(305:323:344))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1357_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (583:607:632)(584:606:629))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x30y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (863:926:990)(879:936:998))
          (PORT IN7 (999:1065:1133)(1028:1090:1155))
          (PORT IN8 (978:1046:1117)(983:1044:1110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1358_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (915:971:1028)(942:991:1044))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x24y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:604:653)(546:582:620))
          (PORT IN7 (727:774:823)(730:773:819))
          (PORT IN8 (1086:1167:1253)(1107:1181:1258))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1359_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (591:612:636)(600:619:639))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x24y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (798:852:910)(798:843:892))
          (PORT IN7 (436:472:510)(432:465:500))
          (PORT IN8 (776:835:896)(798:851:907))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1360_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (634:668:702)(637:666:696))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x24y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (632:673:717)(642:678:718))
          (PORT IN7 (1084:1157:1235)(1090:1149:1215))
          (PORT IN8 (342:363:387)(343:365:388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1361_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (829:875:925)(829:867:908))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x26y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (827:881:937)(846:894:946))
          (PORT IN7 (1117:1201:1288)(1151:1224:1304))
          (PORT IN8 (711:755:803)(707:746:790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1362_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (678:711:748)(686:715:746))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x28y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1044:1110:1179)(1075:1135:1201))
          (PORT IN7 (748:788:831)(754:791:831))
          (PORT IN8 (1061:1134:1210)(1085:1156:1228))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1363_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (789:835:881)(785:823:865))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (895:965:1040)(909:973:1042))
          (PORT IN3 (736:787:839)(755:802:851))
          (PORT IN5 (722:770:824)(740:787:837))
          (PORT IN6 (425:458:494)(426:456:489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1364_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:605)(558:584:611))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x18y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (425:452:481)(434:460:488))
          (PORT IN3 (657:705:756)(664:707:753))
          (PORT IN7 (429:462:496)(418:444:472))
          (PORT IN8 (658:710:767)(657:705:757))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1365_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (566:592:619)(573:597:623))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (713:762:814)(722:765:811))
          (PORT IN3 (887:948:1011)(908:964:1021))
          (PORT IN5 (710:766:826)(701:753:807))
          (PORT IN6 (335:360:386)(326:347:369))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1366_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (555:581:608)(566:589:613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x19y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (672:716:763)(691:732:776))
          (PORT IN3 (988:1057:1129)(1007:1068:1131))
          (PORT IN5 (728:776:828)(736:781:831))
          (PORT IN6 (232:245:260)(218:228:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1367_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (655:684:715)(659:684:710))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (318:342:367)(309:329:351))
          (PORT IN3 (547:581:618)(553:581:610))
          (PORT IN5 (710:768:830)(724:780:840))
          (PORT IN6 (730:785:844)(748:797:849))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1368_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (897:954:1015)(922:975:1033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x20y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (884:941:1004)(879:924:974))
          (PORT IN3 (1009:1076:1146)(1042:1104:1167))
          (PORT IN7 (223:238:253)(218:231:245))
          (PORT IN8 (421:448:475)(429:455:482))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1369_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (569:595:621)(570:593:618))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x27y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (689:748:812)(687:742:800))
          (PORT IN2 (763:814:868)(756:799:847))
          (PORT IN3 (719:768:822)(731:776:824))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1370_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (734:768:803)(754:784:816))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x21y61
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (499:541:585)(490:523:558))
          (PORT IN5 (515:547:580)(506:531:557))
          (PORT IN7 (958:1022:1089)(988:1044:1107))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x23y65
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:582:615)(551:580:613))
          (PORT IN2 (867:935:1006)(868:923:983))
          (PORT IN5 (326:350:375)(320:341:362))
          (PORT IN6 (734:782:832)(755:802:850))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
    )))
 // C_///ICOMP/    Pos: x19y52
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a1373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (567:619:675)(551:594:642))
          (PORT IN3 (418:454:491)(421:452:486))
          (PORT IN4 (514:550:588)(511:541:573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x15y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (234:250:266)(230:244:260))
          (PORT IN2 (990:1048:1109)(1021:1079:1140))
          (PORT IN3 (921:982:1048)(950:1008:1070))
          (PORT IN4 (442:474:510)(439:469:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x15y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (631:677:726)(638:679:723))
          (PORT IN4 (809:864:925)(825:876:928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1375_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (527:554:583)(531:557:583))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (578:624:676)(569:611:656))
          (PORT IN3 (825:879:934)(849:896:945))
          (PORT IN5 (333:358:384)(324:343:365))
          (PORT IN6 (232:246:260)(225:237:250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1376_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (814:864:916)(830:873:920))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x31y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (984:1044:1111)(994:1045:1102))
          (PORT IN3 (536:573:614)(537:566:600))
          (PORT IN5 (361:391:422)(355:382:410))
          (PORT IN6 (706:753:803)(716:759:806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1377_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:869:916)(837:879:925))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (337:358:380)(329:345:363))
          (PORT IN3 (944:1004:1070)(981:1038:1097))
          (PORT IN5 (730:780:833)(725:767:814))
          (PORT IN6 (601:645:692)(602:643:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1378_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (691:725:760)(696:728:761))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x23y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:774:827)(742:788:838))
          (PORT IN3 (886:948:1016)(895:951:1011))
          (PORT IN5 (455:488:522)(456:482:512))
          (PORT IN6 (318:340:363)(317:339:363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1379_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (681:714:749)(679:707:738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (573:610:651)(560:586:616))
          (PORT IN3 (629:673:721)(636:675:715))
          (PORT IN5 (758:811:867)(779:825:875))
          (PORT IN6 (238:254:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1381_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (811:854:901)(821:861:902))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/D    Pos: x47y56
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1383_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (812:871:934)(815:866:923))
          (PORT IN2 (229:243:258)(215:224:235))
          (PORT IN3 (446:479:516)(437:462:491))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1383_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (970:1019:1069)(1007:1050:1095))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR/D//OR/D    Pos: x16y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (228:245:264)(213:226:241))
          (PORT IN6 (315:337:360)(310:329:348))
          (PORT IN7 (492:530:571)(469:500:533))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1385_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (643:674:706)(645:672:701))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (207:223:240)(195:207:219))
          (PORT IN3 (606:651:699)(591:628:668))
          (PORT IN4 (792:843:898)(809:857:910))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1385_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (643:674:706)(645:672:701))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x43y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (723:781:843)(731:779:830))
          (PORT IN3 (913:969:1030)(940:991:1044))
          (PORT IN7 (722:770:819)(739:781:826))
          (PORT IN8 (1031:1101:1175)(1047:1111:1179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1386_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (937:985:1034)(954:996:1040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x45y63
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (827:889:957)(823:873:928))
          (PORT IN3 (1149:1225:1305)(1186:1256:1331))
          (PORT IN7 (537:564:593)(536:560:587))
          (PORT IN8 (991:1059:1132)(1017:1082:1150))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1387_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (939:985:1034)(965:1010:1058))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x56y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1308:1392:1481)(1350:1436:1526))
          (PORT IN7 (1205:1265:1328)(1252:1306:1366))
          (PORT IN8 (1133:1204:1277)(1162:1226:1294))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1388_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1154:1222:1291)(1179:1240:1304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x34y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (828:886:948)(819:869:922))
          (PORT IN7 (992:1061:1134)(995:1057:1124))
          (PORT IN8 (741:788:840)(757:803:853))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1389_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:867:918)(834:876:920))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x32y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (902:965:1033)(911:968:1029))
          (PORT IN7 (1094:1172:1255)(1103:1174:1253))
          (PORT IN8 (697:737:779)(722:760:800))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1390_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1070:1127:1184)(1085:1136:1188))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x26y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:788:834)(768:809:854))
          (PORT IN7 (424:455:488)(425:452:481))
          (PORT IN8 (965:1034:1107)(1001:1066:1134))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1391_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (745:789:836)(741:778:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x26y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (827:875:928)(835:879:929))
          (PORT IN7 (1282:1367:1458)(1302:1374:1454))
          (PORT IN8 (423:453:484)(430:458:490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1392_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (696:737:779)(713:752:792))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x28y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (836:886:941)(863:909:960))
          (PORT IN7 (833:887:942)(864:913:966))
          (PORT IN8 (688:736:788)(688:732:779))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1393_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (714:755:799)(734:773:815))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX2b/D///    Pos: x32y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (711:762:819)(733:780:829))
          (PORT IN7 (451:481:513)(451:476:503))
          (PORT IN8 (1002:1071:1146)(1034:1100:1172))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1394_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (728:769:811)(746:781:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x29y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (669:715:765)(688:732:779))
          (PORT IN3 (325:351:380)(320:340:361))
          (PORT IN5 (530:571:616)(530:570:611))
          (PORT IN6 (221:236:252)(217:231:245))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1395_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (750:784:821)(769:801:836))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x27y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (938:1004:1074)(963:1021:1084))
          (PORT IN3 (508:546:588)(518:554:591))
          (PORT IN5 (311:337:366)(305:329:354))
          (PORT IN6 (238:254:272)(234:249:266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1396_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:858:913)(818:865:914))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b/D///    Pos: x25y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (444:475:507)(444:470:499))
          (PORT IN3 (827:888:953)(834:891:950))
          (PORT IN5 (748:799:853)(755:801:852))
          (PORT IN6 (418:450:483)(419:446:477))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (199:214:229)(197:218:240))  // in 1 out 1
          (IOPATH IN3 OUT (173:187:201)(175:193:212))  // in 3 out 1
          (IOPATH IN5 OUT (225:226:228)(184:187:191))  // in 5 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1397_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (646:680:716)(648:677:709))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x38y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (235:251:267)(232:245:259))
          (PORT IN6 (321:343:366)(315:334:354))
          (PORT IN7 (921:984:1053)(947:1007:1068))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x40y63
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1180:1251:1326)(1217:1282:1354))
          (PORT IN6 (543:573:605)(551:580:611))
          (PORT IN7 (214:229:246)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x47y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (515:551:588)(522:555:590))
          (PORT IN8 (678:729:785)(669:710:755))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x60y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (527:567:609)(530:566:604))
          (PORT IN3 (352:378:406)(353:378:405))
          (PORT IN4 (1073:1155:1240)(1095:1170:1250))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x49y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:801:866)(739:796:856))
          (PORT IN2 (850:916:987)(851:910:973))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_AND////    Pos: x22y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (905:961:1020)(912:960:1011))
          (PORT IN8 (1010:1079:1152)(1049:1115:1185))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x43y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (415:444:476)(408:431:456))
          (PORT IN7 (323:347:374)(315:336:359))
          (PORT IN8 (932:1010:1092)(974:1047:1122))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x58y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (788:847:913)(793:844:901))
          (PORT IN4 (597:648:703)(581:622:666))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x69y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (226:240:255)(213:223:234))
          (PORT IN2 (872:930:990)(875:926:981))
          (PORT IN4 (436:458:482)(435:454:474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x66y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (873:930:992)(893:943:998))
          (PORT IN6 (423:446:471)(425:446:469))
          (PORT IN8 (761:810:865)(760:807:858))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x60y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (418:451:488)(416:447:480))
          (PORT IN8 (997:1071:1153)(1007:1074:1145))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x60y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (885:959:1035)(903:969:1038))
          (PORT IN8 (961:1037:1114)(967:1029:1097))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x61y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (467:497:531)(477:506:536))
          (PORT IN8 (798:853:911)(818:867:918))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x62y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (573:609:649)(590:625:662))
          (PORT IN8 (909:971:1036)(936:992:1051))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x60y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (569:607:646)(586:620:657))
          (PORT IN6 (761:809:860)(784:827:872))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND////    Pos: x61y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (636:680:727)(653:695:740))
          (PORT IN6 (741:785:831)(757:797:839))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///AND/    Pos: x63y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:430:456)(400:420:442))
          (PORT IN2 (814:866:919)(839:886:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_///AND/    Pos: x36y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (677:723:774)(675:715:761))
          (PORT IN4 (332:354:376)(338:358:379))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x39y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (324:350:378)(317:340:363))
          (PORT IN8 (323:346:369)(326:347:368))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x36y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1417_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (701:751:804)(695:736:780))
          (PORT IN4 (434:464:496)(437:465:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x29y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (491:532:577)(478:513:551))
          (PORT IN3 (758:810:865)(769:817:867))
          (PORT IN4 (612:650:690)(630:664:701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x57y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (700:743:789)(706:743:784))
          (PORT IN2 (1080:1157:1241)(1084:1152:1226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_AND////    Pos: x51y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (660:702:747)(661:696:737))
          (PORT IN6 (740:790:845)(733:777:825))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND////    Pos: x51y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (892:952:1016)(914:971:1031))
          (PORT IN6 (501:538:575)(510:542:577))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND////    Pos: x39y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (682:731:781)(700:746:794))
          (PORT IN8 (520:554:591)(524:557:593))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x39y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (786:840:896)(810:862:917))
          (PORT IN4 (417:446:477)(415:442:471))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x32y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (447:479:513)(453:483:514))
          (PORT IN4 (676:724:775)(688:733:780))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x68y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (243:258:275)(235:248:262))
          (PORT IN4 (423:453:485)(435:464:496))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x69y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (433:465:498)(424:447:472))
          (PORT IN2 (857:919:984)(877:931:989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_///AND/    Pos: x39y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (795:845:899)(804:853:906))
          (PORT IN4 (583:631:681)(570:609:652))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x53y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (404:433:465)(401:428:457))
          (PORT IN8 (878:950:1029)(864:923:987))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x63y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1429_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (674:725:779)(687:735:787))
          (PORT IN2 (626:673:721)(646:688:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x36y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1236:1305:1378)(1281:1347:1419))
          (PORT IN7 (526:556:589)(535:564:595))
          (PORT IN8 (1266:1335:1412)(1321:1388:1457))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x61y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (790:846:906)(818:870:927))
          (PORT IN6 (621:663:707)(634:673:714))
          (PORT IN8 (912:977:1047)(906:963:1024))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1432_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1117:1178:1243)(1151:1204:1261))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////    Pos: x66y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (337:358:381)(328:345:364))
          (PORT IN4 (509:542:578)(512:541:572))
          (PORT IN5 (611:648:687)(620:652:687))
          (PORT IN6 (690:743:799)(688:734:784))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x66y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (212:226:241)(200:211:223))
          (PORT IN3 (336:358:381)(338:358:379))
          (PORT IN5 (315:336:357)(309:327:345))
          (PORT IN6 (409:441:476)(406:436:467))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///AND/    Pos: x67y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (217:233:250)(205:217:230))
          (PORT IN2 (643:680:720)(644:675:710))
          (PORT IN3 (920:981:1046)(934:985:1040))
          (PORT IN4 (454:487:522)(464:495:528))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x70y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (427:456:487)(427:453:480))
          (PORT IN7 (638:686:738)(649:691:736))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x69y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (500:531:565)(501:528:556))
          (PORT IN7 (552:589:627)(568:601:636))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1438_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1451:1521:1592)(1474:1533:1595))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x66y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (716:768:821)(736:779:826))
          (PORT IN6 (603:647:692)(611:651:695))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1439_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1121:1175:1235)(1167:1216:1269))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x64y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (970:1045:1126)(973:1038:1109))
          (PORT IN2 (808:858:913)(826:873:922))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1440_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1049:1097)(1032:1074:1118))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x67y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (512:548:586)(518:550:584))
          (PORT IN2 (532:573:615)(532:564:599))
          (PORT IN4 (769:825:884)(789:839:891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1441_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1279:1343:1413)(1305:1365:1428))
          (PORT EN (801:852:906)(812:857:906))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x58y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (428:458:491)(427:454:482))
          (PORT IN8 (563:601:642)(571:608:645))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1443_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1101:1153:1211)(1140:1186:1235))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (833:882:935)(860:908:960))
          (PORT IN2 (326:350:376)(319:339:360))
          (PORT IN3 (892:956:1025)(918:978:1042))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1443_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1101:1153:1211)(1140:1186:1235))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x66y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (897:949:1005)(906:955:1010))
          (PORT IN7 (324:348:374)(315:335:357))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1444_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1261:1318:1381)(1300:1355:1411))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////D    Pos: x69y77
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:560:599)(529:561:595))
          (PORT IN4 (336:361:387)(339:363:387))
          (PORT IN6 (593:642:694)(587:629:673))
          (PORT IN7 (637:681:731)(650:692:736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1445_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1287:1353:1421)(1322:1376:1435))
          (PORT EN (722:770:820)(713:756:803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x70y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (224:243:263)(210:224:239))
          (PORT IN2 (841:900:962)(855:906:961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1446_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1461:1531:1603)(1486:1544:1607))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x66y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (221:238:256)(216:232:248))
          (PORT IN6 (624:668:714)(630:669:710))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1447_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1136:1219:1305)(1179:1256:1335))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x70y65
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (747:797:850)(768:816:868))
          (PORT IN7 (537:569:604)(537:565:596))
          (PORT IN8 (417:446:477)(415:443:472))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x69y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (406:435:465)(398:420:444))
          (PORT IN3 (211:228:247)(198:211:226))
          (PORT IN4 (310:331:354)(308:328:350))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x69y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (321:344:370)(315:336:357))
          (PORT IN3 (637:681:728)(645:685:730))
          (PORT IN4 (573:622:674)(562:606:655))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x57y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (441:466:494)(448:471:496))
          (PORT IN8 (1116:1193:1274)(1152:1222:1297))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1451_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1021:1070:1121)(1051:1097:1146))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x23y56
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1453_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1156:1221:1290)(1193:1253:1319))
          (PORT IN3 (538:565:594)(540:565:591))
          (PORT IN4 (1183:1257:1337)(1204:1270:1342))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x52y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (529:566:604)(527:558:590))
          (PORT IN2 (1003:1063:1127)(1046:1101:1160))
          (PORT IN4 (502:541:581)(487:519:553))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1454_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (963:1009:1055)(992:1032:1075))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////    Pos: x53y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (430:462:495)(431:459:489))
          (PORT IN4 (421:454:490)(425:453:484))
          (PORT IN5 (842:897:953)(869:920:977))
          (PORT IN7 (330:352:376)(336:356:379))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x49y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:560:598)(513:545:579))
          (PORT IN3 (732:784:838)(735:783:834))
          (PORT IN5 (917:983:1053)(928:992:1062))
          (PORT IN6 (702:755:811)(705:753:804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///AND/    Pos: x53y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (678:732:790)(678:725:774))
          (PORT IN2 (698:750:804)(705:753:804))
          (PORT IN3 (580:624:672)(573:614:656))
          (PORT IN4 (627:673:720)(638:682:728))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x55y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1459_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (793:848:910)(786:834:887))
          (PORT IN2 (834:886:942)(849:895:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_///AND/D    Pos: x64y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (431:462:494)(437:465:496))
          (PORT IN2 (532:570:611)(541:576:613))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1460_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1149:1203:1259)(1197:1242:1291))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x60y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (527:565:607)(534:571:609))
          (PORT IN8 (325:347:369)(317:334:353))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1461_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1185:1248:1314)(1233:1291:1353))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x54y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1462_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (210:225:242)(195:207:220))
          (PORT IN2 (996:1061:1128)(1015:1073:1135))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1462_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1081:1139:1202)(1108:1161:1217))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x65y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (570:616:666)(559:602:648))
          (PORT IN7 (755:807:861)(754:803:854))
          (PORT IN8 (1200:1290:1387)(1236:1321:1409))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1463_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (979:1023:1068)(1012:1052:1093))
          (PORT EN (1200:1276:1356)(1247:1317:1393))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x55y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (813:871:933)(822:876:935))
          (PORT IN7 (585:629:675)(569:606:644))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1465_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1058:1115:1172)(1085:1133:1184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1465_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (705:757:812)(707:755:807))
          (PORT IN2 (335:356:379)(335:355:375))
          (PORT IN4 (594:637:685)(586:624:666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1465_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1058:1115:1172)(1085:1133:1184))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x63y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (963:1027:1096)(993:1052:1116))
          (PORT IN6 (626:671:720)(630:671:716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1466_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1360:1429:1504)(1395:1457:1522))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////D    Pos: x56y63
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (327:351:377)(328:352:379))
          (PORT IN3 (431:460:490)(440:467:496))
          (PORT IN5 (890:955:1024)(895:951:1011))
          (PORT IN7 (885:949:1016)(885:940:998))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1467_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1003:1045:1089)(1032:1069:1109))
          (PORT EN (634:673:717)(649:689:730))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x54y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (514:552:592)(512:544:578))
          (PORT IN7 (629:678:730)(640:686:736))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1468_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1081:1139:1202)(1108:1161:1217))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x62y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (818:876:939)(798:843:891))
          (PORT IN6 (415:443:473)(419:443:468))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1469_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1160:1215:1276)(1195:1246:1301))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x69y46
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (941:1014:1091)(946:1009:1077))
          (PORT IN6 (468:508:548)(444:476:509))
          (PORT IN7 (645:689:735)(653:693:736))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x68y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (596:639:685)(582:617:654))
          (PORT IN2 (405:439:474)(403:431:461))
          (PORT IN3 (318:343:369)(301:321:342))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x70y48
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (327:351:376)(319:337:357))
          (PORT IN6 (429:467:505)(430:461:492))
          (PORT IN7 (648:690:735)(650:688:730))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/D    Pos: x51y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1030:1091:1156)(1047:1105:1165))
          (PORT IN3 (977:1047:1120)(995:1061:1130))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1473_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (973:1019:1068)(1005:1047:1093))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x18y42
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (625:660:699)(638:671:707))
          (PORT IN6 (423:446:471)(425:446:469))
          (PORT IN8 (1005:1076:1150)(1046:1115:1188))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x13y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1476_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (544:579:618)(544:572:602))
          (PORT IN2 (792:846:904)(798:844:893))
          (PORT IN4 (1033:1100:1170)(1056:1117:1181))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1476_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (781:826:875)(774:815:860))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////    Pos: x17y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (517:542:572)(515:539:566))
          (PORT IN3 (735:791:848)(762:813:867))
          (PORT IN7 (886:948:1015)(886:940:998))
          (PORT IN8 (249:266:284)(244:261:278))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x15y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (419:449:480)(421:447:475))
          (PORT IN3 (461:494:530)(452:479:509))
          (PORT IN7 (709:755:803)(722:762:804))
          (PORT IN8 (843:900:961)(855:907:963))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x22y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (223:238:254)(208:220:232))
          (PORT IN6 (630:681:734)(638:683:730))
          (PORT IN7 (539:567:597)(530:552:577))
          (PORT IN8 (224:242:260)(208:223:240))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x21y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (585:633:684)(571:612:656))
          (PORT IN4 (748:800:856)(750:794:842))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x15y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1482_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (501:538:578)(502:532:566))
          (PORT IN3 (787:847:910)(799:853:912))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1482_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (634:666:699)(636:663:693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x13y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (847:904:965)(867:922:979))
          (PORT IN3 (229:248:269)(226:241:257))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1483_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:575:599)(559:579:601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x15y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:780:834)(746:792:842))
          (PORT IN3 (485:525:567)(471:505:542))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1484_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (627:663:700)(629:660:694))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x28y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (916:976:1038)(953:1010:1070))
          (PORT IN6 (892:955:1022)(914:971:1031))
          (PORT IN8 (407:441:476)(405:435:468))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1485_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (732:766:803)(752:784:819))
          (PORT EN (1002:1078:1161)(1020:1093:1170))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//ORAND/D    Pos: x25y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (707:763:821)(731:786:842))
          (PORT IN8 (625:670:717)(634:676:721))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1487_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (911:963:1019)(923:969:1020))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1487_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (664:714:767)(660:706:755))
          (PORT IN3 (335:359:383)(337:358:381))
          (PORT IN4 (522:561:602)(524:560:598))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1487_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (911:963:1019)(923:969:1020))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x23y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (332:356:382)(325:344:365))
          (PORT IN8 (631:675:723)(625:661:701))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1488_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (846:893:944)(847:889:935))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////D    Pos: x18y50
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (347:367:388)(349:367:387))
          (PORT IN4 (235:256:278)(230:248:266))
          (PORT IN6 (414:440:469)(413:436:461))
          (PORT IN8 (967:1027:1090)(974:1030:1089))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1489_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:591:619)(570:596:622))
          (PORT EN (1066:1134:1207)(1090:1151:1219))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x15y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (341:363:386)(345:366:388))
          (PORT IN4 (519:548:582)(523:550:581))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1490_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (538:566:595)(541:566:592))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x24y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (494:527:564)(481:510:542))
          (PORT IN8 (610:648:691)(621:655:693))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1491_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (707:744:782)(720:752:788))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x35y50
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (932:991:1052)(960:1017:1078))
          (PORT IN7 (324:346:368)(315:332:352))
          (PORT IN8 (324:347:371)(319:338:358))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x36y55
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (860:918:978)(889:944:1003))
          (PORT IN3 (792:856:922)(814:872:931))
          (PORT IN4 (519:556:596)(515:547:583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x42y56
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1494_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (538:570:605)(550:582:617))
          (PORT IN3 (777:836:899)(767:816:869))
          (PORT IN4 (805:866:931)(803:856:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x26y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (670:714:762)(672:712:755))
          (PORT IN4 (804:875:951)(819:883:951))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1495_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (903:957:1013)(930:979:1033))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x25y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1125:1235:1351)(1156:1268:1383))
          (PORT IN3 (725:765:810)(726:765:805))
          (PORT IN4 (327:354:383)(329:354:379))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x35y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1189:1274)(1134:1204:1279))
          (PORT IN7 (241:257:273)(233:247:262))
          (PORT IN8 (747:801:857)(743:792:842))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1498_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (762:799:837)(787:822:859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////    Pos: x36y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (599:642:689)(603:643:686))
          (PORT IN3 (218:235:252)(205:218:232))
          (PORT IN5 (427:456:488)(419:442:468))
          (PORT IN7 (210:228:246)(196:209:224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x28y91
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (555:592:633)(547:578:613))
          (PORT IN4 (216:229:244)(202:212:223))
          (PORT IN7 (991:1063:1140)(1006:1071:1140))
          (PORT IN8 (962:1024:1090)(966:1020:1079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x39y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (312:340:371)(303:328:354))
          (PORT IN6 (336:357:380)(338:357:378))
          (PORT IN7 (975:1055:1139)(1005:1078:1157))
          (PORT IN8 (402:426:451)(402:423:447))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x39y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1503_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (783:839:899)(798:853:913))
          (PORT IN4 (508:538:569)(515:542:573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x41y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (506:547:591)(511:550:591))
          (PORT IN4 (341:361:383)(343:363:384))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1504_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1102:1169:1239)(1145:1206:1272))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x31y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (326:347:369)(326:345:365))
          (PORT IN4 (412:437:463)(411:431:454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1505_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (993:1052:1116)(1008:1061:1119))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x25y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1506_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (324:349:376)(326:348:373))
          (PORT IN8 (634:675:719)(637:674:713))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1506_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (928:982:1040)(946:992:1043))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x36y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (428:458:491)(435:465:496))
          (PORT IN7 (888:953:1023)(884:939:1000))
          (PORT IN8 (928:992:1061)(935:992:1054))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1507_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (857:904:951)(878:920:964))
          (PORT EN (952:1008:1068)(979:1034:1095))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x39y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (786:840:899)(789:837:889))
          (PORT IN3 (335:358:382)(338:357:379))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1509_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (782:816:852)(808:837:868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x37y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (535:570:609)(539:570:605))
          (PORT IN6 (796:855:917)(797:847:903))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1510_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:824:858)(807:837:868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////D    Pos: x36y89
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (549:583:617)(553:583:615))
          (PORT IN4 (228:243:258)(214:225:238))
          (PORT IN6 (535:571:608)(537:568:603))
          (PORT IN7 (622:664:708)(626:665:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1511_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (857:904:951)(878:920:964))
          (PORT EN (958:1025:1095)(980:1041:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x36y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1122:1194:1269)(1155:1224:1297))
          (PORT IN7 (627:671:718)(637:676:721))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1512_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1150:1221:1297)(1162:1225:1294))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x35y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (216:233:250)(210:225:241))
          (PORT IN6 (885:955:1028)(907:972:1039))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1513_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (756:796:839)(782:818:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///ORAND/    Pos: x55y91
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (659:704:753)(647:685:729))
          (PORT IN2 (736:786:839)(756:802:850))
          (PORT IN4 (871:933:1001)(883:937:997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x54y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (913:971:1034)(938:993:1053))
          (PORT IN2 (310:334:359)(302:322:344))
          (PORT IN4 (712:757:805)(730:771:816))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x56y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1516_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (624:667:714)(609:646:686))
          (PORT IN2 (557:592:630)(573:606:640))
          (PORT IN4 (967:1040:1119)(981:1044:1112))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/D    Pos: x52y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (425:459:494)(416:444:474))
          (PORT IN3 (720:773:828)(736:778:824))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1517_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1047:1105:1166)(1077:1128:1181))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x18y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1192:1269:1351)(1233:1307:1386))
          (PORT IN7 (1167:1236:1311)(1207:1269:1336))
          (PORT IN8 (228:246:265)(224:239:256))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x37y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1520_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1016:1085:1161)(1022:1085:1153))
          (PORT IN3 (1001:1070:1144)(1029:1093:1160))
          (PORT IN4 (319:339:359)(312:328:346))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1520_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:824:858)(807:837:868))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////    Pos: x54y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (223:239:257)(215:231:248))
          (PORT IN4 (527:556:588)(540:566:597))
          (PORT IN5 (519:552:586)(528:561:595))
          (PORT IN6 (418:446:475)(427:455:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x61y91
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (224:238:254)(220:234:248))
          (PORT IN3 (313:334:357)(306:324:345))
          (PORT IN7 (652:689:726)(660:692:727))
          (PORT IN8 (873:935:1002)(874:926:985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x62y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (612:661:713)(602:646:692))
          (PORT IN2 (527:564:604)(513:543:575))
          (PORT IN3 (925:980:1038)(940:991:1046))
          (PORT IN4 (222:238:255)(208:221:236))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x62y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (353:375:397)(358:378:399))
          (PORT IN8 (445:477:511)(446:475:506))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x64y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (758:816:876)(779:830:885))
          (PORT IN7 (629:672:719)(626:665:707))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1526_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1004:1049:1097)(1032:1074:1118))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x52y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1527_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (430:458:488)(431:455:481))
          (PORT IN2 (1091:1173:1258)(1107:1179:1258))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1527_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (983:1030:1080)(1015:1060:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x43y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (961:1037:1115)(968:1033:1105))
          (PORT IN3 (496:535:577)(508:543:581))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1528_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (807:839:872)(827:856:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x62y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1529_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (778:829:881)(805:850:899))
          (PORT IN3 (537:582:630)(538:579:623))
          (PORT IN4 (1022:1097:1180)(1032:1100:1173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1529_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1282:1348:1416)(1334:1396:1461))
          (PORT EN (626:659:694)(627:654:684))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x63y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1531_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (671:722:778)(663:706:752))
          (PORT IN3 (837:904:974)(834:896:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1531_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1286:1354:1426)(1331:1391:1452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x61y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (705:753:802)(722:763:806))
          (PORT IN8 (1044:1117:1193)(1074:1141:1214))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1532_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1267:1325:1389)(1288:1340:1396))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////D    Pos: x67y85
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (309:333:358)(305:325:347))
          (PORT IN3 (685:737:791)(685:730:779))
          (PORT IN6 (496:535:576)(500:532:568))
          (PORT IN8 (324:353:383)(314:340:368))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1533_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (849:881:916)(866:895:925))
          (PORT EN (986:1060:1137)(981:1044:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x70y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (321:340:361)(325:343:361))
          (PORT IN4 (1000:1069:1140)(1029:1088:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1534_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (789:822:856)(807:836:866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x63y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (779:836:899)(778:827:880))
          (PORT IN6 (328:349:370)(329:348:368))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1535_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1286:1354:1426)(1331:1391:1452))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_ORAND////    Pos: x59y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1536_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1166:1247:1333)(1181:1255:1332))
          (PORT IN6 (503:542:583)(494:529:566))
          (PORT IN7 (429:459:492)(425:454:483))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x66y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1537_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (785:860:939)(807:877:949))
          (PORT IN2 (654:719:789)(676:733:793))
          (PORT IN3 (617:668:723)(592:633:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///ORAND/    Pos: x64y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (837:888:941)(836:879:926))
          (PORT IN2 (417:444:474)(409:431:455))
          (PORT IN3 (509:549:593)(518:555:596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND/D///    Pos: x30y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (542:579:620)(550:582:617))
          (PORT IN7 (639:680:722)(659:697:737))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1539_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (743:787:832)(763:806:851))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/    Pos: x13y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1045:1120:1198)(1066:1137:1214))
          (PORT IN4 (855:908:966)(883:934:989))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_XOR/D//AND/D    Pos: x31y62
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (214:229:245)(210:222:235))
          (PORT IN8 (935:1003:1074)(942:1001:1063))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1541_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:869:916)(837:879:925))
          (PORT EN (573:606:642)(581:612:645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1541_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (220:234:249)(216:229:243))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1541_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:869:916)(837:879:925))
          (PORT EN (573:606:642)(581:612:645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_XOR/D//AND/D    Pos: x69y36
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (631:681:734)(618:660:705))
          (PORT IN6 (218:232:248)(214:227:242))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1542_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1037:1090:1148)(1050:1095:1143))
          (PORT EN (978:1040:1106)(1005:1060:1118))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (217:234:252)(212:228:245))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1542_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1037:1090:1148)(1050:1095:1143))
          (PORT EN (978:1040:1106)(1005:1060:1118))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_XOR/D//AND/D    Pos: x55y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1121:1194:1272)(1172:1240:1312))
          (PORT IN6 (214:229:245)(210:222:235))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1543_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1194:1261:1331)(1232:1294:1360))
          (PORT EN (882:946:1015)(897:959:1025))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (773:831:893)(780:833:892))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1543_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1194:1261:1331)(1232:1294:1360))
          (PORT EN (882:946:1015)(897:959:1025))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_XOR/D//AND/D    Pos: x68y46
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (433:460:489)(445:472:501))
          (PORT IN8 (690:745:803)(689:740:795))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1544_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (923:963:1005)(937:970:1007))
          (PORT EN (1087:1159:1238)(1102:1163:1229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (792:844:898)(808:856:907))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1544_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (923:963:1005)(937:970:1007))
          (PORT EN (1087:1159:1238)(1102:1163:1229))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_XOR/D//AND/D    Pos: x40y48
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:594:634)(562:596:633))
          (PORT IN8 (895:956:1019)(925:979:1040))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1545_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (809:841:877)(835:864:894))
          (PORT EN (865:942:1023)(864:929:999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1545_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (723:773:825)(743:787:834))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1545_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (809:841:877)(835:864:894))
          (PORT EN (865:942:1023)(864:929:999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////    Pos: x23y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (751:806:866)(736:783:836))
          (PORT IN2 (577:625:674)(582:623:666))
          (PORT IN3 (879:954:1031)(895:957:1024))
          (PORT IN4 (435:461:489)(431:454:480))
          (PORT IN5 (699:751:805)(689:733:779))
          (PORT IN7 (232:247:264)(217:229:242))
          (PORT IN8 (616:649:685)(625:655:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ORAND////D    Pos: x20y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (994:1059:1125)(1012:1067:1127))
          (PORT IN2 (980:1055:1133)(968:1031:1098))
          (PORT IN4 (868:927:989)(890:944:1000))
          (PORT IN5 (302:327:354)(295:315:337))
          (PORT IN6 (497:532:569)(499:528:560))
          (PORT IN8 (518:559:602)(525:562:601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1567_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (636:670:706)(644:671:699))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////    Pos: x44y53
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (681:729:782)(684:727:775))
          (PORT IN2 (871:930:991)(905:958:1016))
          (PORT IN3 (327:353:381)(322:345:369))
          (PORT IN4 (973:1039:1109)(978:1032:1091))
          (PORT IN5 (590:633:681)(578:614:654))
          (PORT IN6 (1068:1147:1230)(1060:1126:1198))
          (PORT IN7 (1108:1188:1269)(1144:1218:1293))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_OR////    Pos: x64y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (236:251:266)(228:241:255))
          (PORT IN2 (314:337:361)(306:324:343))
          (PORT IN3 (1015:1077:1142)(1024:1078:1139))
          (PORT IN5 (236:261:287)(226:250:276))
          (PORT IN6 (327:356:386)(318:342:367))
          (PORT IN7 (680:729:782)(690:736:788))
          (PORT IN8 (437:464:493)(444:470:497))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x64y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (898:969:1046)(916:982:1050))
          (PORT IN6 (783:846:909)(793:846:902))
          (PORT IN8 (577:624:674)(570:612:658))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (213:229:247)(198:210:224))
          (PORT IN4 (510:551:593)(505:540:576))
          (PORT IN5 (974:1034:1098)(986:1042:1103))
          (PORT IN6 (417:446:477)(418:444:471))
          (PORT IN7 (325:349:375)(317:337:357))
          (PORT IN8 (408:438:471)(405:433:463))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x66y63
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (630:680:732)(640:685:733))
          (PORT IN4 (364:390:418)(362:383:407))
          (PORT IN5 (536:574:614)(530:562:596))
          (PORT IN6 (1042:1105:1172)(1060:1118:1180))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x49y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (948:1015:1084)(983:1045:1108))
          (PORT IN7 (999:1072:1150)(1008:1072:1140))
          (PORT IN8 (1304:1387:1478)(1353:1427:1505))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1579_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1043:1099:1158)(1070:1118:1169))
          (PORT EN (875:935:1001)(873:926:982))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x70y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1018:1086)(970:1024:1081))
          (PORT IN2 (492:523:554)(502:530:559))
          (PORT IN6 (699:752:807)(680:722:767))
          (PORT IN8 (493:522:553)(498:524:554))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////D    Pos: x70y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (241:259:277)(229:240:253))
          (PORT IN3 (330:358:387)(320:344:370))
          (PORT IN5 (963:1031:1101)(984:1046:1112))
          (PORT IN7 (840:893:949)(875:923:976))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1581_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1335:1394:1457)(1356:1407:1464))
          (PORT EN (442:467:493)(422:441:462))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x62y60
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (312:337:362)(297:315:334))
          (PORT IN5 (310:339:370)(301:327:354))
          (PORT IN7 (733:775:819)(753:792:832))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x53y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (313:339:366)(305:327:351))
          (PORT IN4 (772:840:913)(772:830:894))
          (PORT IN5 (601:649:700)(602:647:696))
          (PORT IN6 (976:1036:1101)(985:1044:1105))
          (PORT IN7 (339:365:392)(342:366:391))
          (PORT IN8 (714:763:815)(721:763:809))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x53y58
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (718:770:824)(712:756:803))
          (PORT IN2 (1047:1117:1190)(1083:1150:1221))
          (PORT IN5 (653:699:750)(639:680:725))
          (PORT IN6 (679:731:786)(680:725:772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x48y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (798:860:925)(798:851:907))
          (PORT IN6 (823:883:946)(846:900:958))
          (PORT IN8 (1223:1298:1380)(1275:1348:1425))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1585_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1159:1223:1291)(1185:1242:1302))
          (PORT EN (727:781:838)(745:798:854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x72y44
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (947:1011:1080)(983:1045:1111))
          (PORT IN3 (541:583:627)(543:581:622))
          (PORT IN6 (882:948:1016)(918:978:1040))
          (PORT IN7 (256:270:285)(251:264:277))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b////D    Pos: x71y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (848:911:979)(863:920:981))
          (PORT IN4 (224:240:257)(219:233:248))
          (PORT IN5 (312:340:371)(303:328:354))
          (PORT IN7 (886:951:1020)(886:941:1001))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1587_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1151:1214:1282)(1178:1235:1294))
          (PORT EN (906:954:1006)(927:975:1028))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x14y53
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (508:543:581)(516:548:581))
          (PORT IN6 (906:964:1025)(932:986:1044))
          (PORT IN8 (423:451:482)(425:451:478))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x17y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (750:801:855)(744:787:833))
          (PORT IN3 (819:877:939)(834:887:942))
          (PORT IN5 (767:819:875)(768:814:865))
          (PORT IN6 (244:261:280)(231:243:256))
          (PORT IN7 (237:254:271)(222:236:251))
          (PORT IN8 (546:582:618)(557:588:622))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x21y46
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:837:896)(776:823:873))
          (PORT IN2 (302:321:342)(295:312:329))
          (PORT IN5 (314:337:362)(307:326:347))
          (PORT IN6 (889:943:1001)(906:957:1011))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x22y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (787:839:895)(815:865:917))
          (PORT IN6 (678:725:776)(674:718:767))
          (PORT IN8 (1210:1282:1358)(1258:1326:1401))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (180:198:216)(191:210:230))  // in 4 out 1
          (IOPATH IN6 OUT (224:224:225)(184:187:190))  // in 6 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1591_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (599:628:658)(603:629:658))
          (PORT EN (418:445:474)(410:432:457))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x41y51
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (870:930:997)(867:922:979))
          (PORT IN2 (818:865:919)(850:897:947))
          (PORT IN6 (796:847:903)(786:833:882))
          (PORT IN8 (700:749:800)(703:748:796))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////D    Pos: x39y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (324:352:381)(315:337:361))
          (PORT IN4 (420:449:481)(432:459:488))
          (PORT IN5 (312:340:371)(303:328:354))
          (PORT IN6 (508:539:574)(505:531:559))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1593_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (782:816:852)(808:837:868))
          (PORT EN (605:647:692)(604:640:679))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x40y83
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (709:765:824)(715:763:816))
          (PORT IN6 (329:350:372)(329:349:371))
          (PORT IN8 (517:559:603)(524:561:602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x41y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (406:436:470)(405:432:461))
          (PORT IN3 (1018:1098:1182)(1014:1082:1153))
          (PORT IN5 (525:564:608)(532:568:606))
          (PORT IN6 (314:339:365)(305:327:350))
          (PORT IN7 (727:782:842)(740:793:848))
          (PORT IN8 (427:447:471)(432:453:475))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x38y77
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (681:731:785)(682:726:772))
          (PORT IN3 (616:656:698)(623:658:697))
          (PORT IN7 (410:445:481)(396:425:456))
          (PORT IN8 (216:231:247)(202:214:226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x36y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (777:834:893)(780:829:884))
          (PORT IN7 (546:586:628)(544:576:608))
          (PORT IN8 (1026:1095:1168)(1036:1096:1163))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (205:222:240)(210:231:253))  // in 2 out 1
          (IOPATH IN7 OUT (225:226:227)(182:185:188))  // in 7 out 1
          (IOPATH IN8 OUT (224:224:225)(182:185:188))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1597_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (766:807:852)(793:832:874))
          (PORT EN (1021:1084:1151)(1059:1117:1182))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x57y85
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (606:647:690)(617:654:692))
          (PORT IN2 (725:773:826)(729:773:821))
          (PORT IN6 (983:1043:1108)(1021:1078:1137))
          (PORT IN8 (250:268:286)(236:249:263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////D    Pos: x54y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (596:639:685)(591:627:668))
          (PORT IN4 (433:468:505)(423:450:478))
          (PORT IN5 (718:768:824)(702:741:785))
          (PORT IN6 (840:895:952)(866:915:968))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1599_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1200:1266:1335)(1214:1271:1330))
          (PORT EN (624:659:697)(631:662:695))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x58y89
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (791:847:905)(797:847:899))
          (PORT IN5 (610:665:723)(615:665:716))
          (PORT IN7 (778:838:902)(778:830:887))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x53y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (228:246:264)(222:238:256))
          (PORT IN3 (806:862:921)(814:863:920))
          (PORT IN5 (585:631:681)(575:614:658))
          (PORT IN6 (699:743:792)(708:748:792))
          (PORT IN7 (331:355:380)(325:345:366))
          (PORT IN8 (626:669:713)(647:688:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x56y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1595:1705:1820)(1623:1721:1826))
          (PORT IN2 (905:972:1044)(908:966:1029))
          (PORT IN5 (340:365:392)(322:339:359))
          (PORT IN6 (815:881:951)(816:870:928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
    )))
 // C_MX2a/D///    Pos: x43y59
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1067:1137:1209)(1100:1160:1226))
          (PORT IN4 (1169:1252:1339)(1190:1262:1342))
          (PORT IN5 (1109:1181:1258)(1150:1216:1287))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (190:190:191)(154:156:159))  // in 3 out 1
          (IOPATH IN4 OUT (183:183:183)(150:152:154))  // in 4 out 1
          (IOPATH IN5 OUT (179:188:198)(178:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1603_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (913:953:995)(928:964:1001))
          (PORT EN (898:962:1030)(908:963:1024))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4a////    Pos: x52y73
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1604_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (511:547:585)(498:530:566))
          (PORT IN4 (1190:1267:1353)(1202:1269:1340))
          (PORT IN5 (1000:1065:1136)(1014:1071:1132))
          (PORT IN7 (907:971:1041)(922:980:1043))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b////D    Pos: x54y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (604:644:688)(601:636:675))
          (PORT IN3 (775:826:882)(766:811:859))
          (PORT IN6 (492:528:566)(490:524:560))
          (PORT IN8 (1039:1117:1200)(1053:1123:1197))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1605_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1120:1177:1236)(1163:1218:1275))
          (PORT EN (985:1044:1111)(990:1040:1094))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_OR////    Pos: x14y54
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1608_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (840:898:958)(857:910:967))
          (PORT IN3 (237:250:265)(234:246:259))
          (PORT IN4 (689:745:804)(687:737:791))
          (PORT IN5 (656:708:762)(664:712:763))
          (PORT IN6 (534:574:618)(540:578:618))
          (PORT IN7 (229:244:261)(226:239:254))
          (PORT IN8 (979:1051:1127)(979:1045:1118))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x14y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (714:763:819)(700:742:787))
          (PORT IN7 (851:909:971)(865:919:974))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (793:845:900)(801:844:893))
          (PORT IN6 (714:763:819)(700:742:787))
          (PORT IN7 (851:909:971)(865:919:974))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_Route1////    Pos: x14y63
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a1613_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (293:314:336)(287:311:336))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x13y59
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (999:1085:1175)(1026:1104:1187))
          (PORT IN7 (885:952:1023)(898:959:1025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (810:873:939)(831:888:947))
          (PORT IN6 (999:1085:1175)(1026:1104:1187))
          (PORT IN7 (885:952:1023)(898:959:1025))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_Route1////    Pos: x13y60
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a1617_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (293:314:336)(287:311:336))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x15y83
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (624:679:738)(612:660:712))
          (PORT IN8 (427:453:480)(419:440:463))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (221:236:253)(208:218:230))
          (PORT IN6 (624:679:738)(612:660:712))
          (PORT IN8 (427:453:480)(419:440:463))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x15y84
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (887:944:1005)(903:956:1013))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (318:340:363)(310:329:349))
          (PORT IN7 (887:944:1005)(903:956:1013))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x15y85
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (224:246:269)(219:238:259))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (234:250:268)(229:243:258))
          (PORT IN8 (224:246:269)(219:238:259))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x15y86
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (800:849:901)(812:859:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (335:363:393)(318:340:362))
          (PORT IN6 (800:849:901)(812:859:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (237:252:267)(240:262:284))  // in 3 out 2
          (IOPATH IN3 COUTY1 (191:226:262)(199:234:270))  // in 3 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x15y87
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (406:434:464)(407:432:459))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (261:282:304)(267:289:312))  // in 2 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x60y76
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (246:266:287)(242:261:281))
          (PORT IN8 (686:731:779)(703:746:790))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (517:560:603)(518:555:595))
          (PORT IN5 (246:266:287)(242:261:281))
          (PORT IN8 (686:731:779)(703:746:790))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x60y77
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (415:446:478)(413:439:468))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1630_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (610:650:693)(620:656:695))
          (PORT IN6 (415:446:478)(413:439:468))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x67y89
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (323:344:367)(317:336:357))
          (PORT IN8 (447:469:493)(455:475:498))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1633_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (258:275:293)(254:270:286))
          (PORT IN6 (323:344:367)(317:336:357))
          (PORT IN8 (447:469:493)(455:475:498))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x67y90
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (397:425:457)(401:427:454))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (738:782:828)(749:789:832))
          (PORT IN6 (397:425:457)(401:427:454))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x67y91
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1006:1067:1133)(1013:1070:1131))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x63y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (341:362:384)(344:363:385))
          (PORT IN7 (481:510:542)(492:518:545))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1639_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (330:351:373)(333:353:373))
          (PORT IN6 (341:362:384)(344:363:385))
          (PORT IN7 (481:510:542)(492:518:545))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x63y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (440:470:501)(451:477:507))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1641_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (629:672:718)(630:669:708))
          (PORT IN6 (440:470:501)(451:477:507))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x64y81
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (529:569:613)(537:573:611))
          (PORT IN7 (717:760:805)(734:773:815))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1643_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (663:705:750)(674:712:752))
          (PORT IN5 (529:569:613)(537:573:611))
          (PORT IN7 (717:760:805)(734:773:815))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x64y82
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (516:558:602)(518:552:590))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:245:263)(229:250:271))  // in 3 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x52y80
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1024:1095:1171)(1040:1104:1171))
          (PORT IN8 (765:819:878)(773:824:879))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:784:839)(733:778:827))
          (PORT IN4 (835:887:943)(861:909:960))
          (PORT IN5 (1024:1095:1171)(1040:1104:1171))
          (PORT IN8 (765:819:878)(773:824:879))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x56y90
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (221:235:250)(209:219:230))
          (PORT IN7 (869:934:1004)(879:937:1000))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1649_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (445:473:502)(449:476:504))
          (PORT IN6 (221:235:250)(209:219:230))
          (PORT IN7 (869:934:1004)(879:937:1000))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x56y91
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (230:245:262)(226:240:255))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x14y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (734:784:837)(735:782:833))
          (PORT IN8 (499:535:574)(507:539:574))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:766:817)(719:765:816))
          (PORT IN6 (734:784:837)(735:782:833))
          (PORT IN8 (499:535:574)(507:539:574))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x14y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (730:783:839)(754:805:861))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1655_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (926:988:1053)(960:1018:1082))
          (PORT IN5 (730:783:839)(754:805:861))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x31y71
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (417:440:464)(412:432:454))
          (PORT IN8 (576:626:680)(571:617:664))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1658_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (499:528:558)(499:524:554))
          (PORT IN5 (417:440:464)(412:432:454))
          (PORT IN8 (576:626:680)(571:617:664))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x31y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (796:858:922)(804:859:921))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1660_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (911:975:1042)(935:994:1058))
          (PORT IN5 (796:858:922)(804:859:921))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x67y69
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (702:754:809)(711:758:807))
          (PORT IN7 (625:671:718)(640:682:726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (693:738:787)(710:753:799))
          (PORT IN4 (423:457:494)(421:451:483))
          (PORT IN5 (702:754:809)(711:758:807))
          (PORT IN7 (625:671:718)(640:682:726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x17y89
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (902:957:1016)(910:963:1020))
          (PORT IN7 (851:902:956)(867:915:968))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (796:859:927)(799:855:916))
          (PORT IN6 (902:957:1016)(910:963:1020))
          (PORT IN7 (851:902:956)(867:915:968))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (237:252:267)(240:262:284))  // in 3 out 2
          (IOPATH IN3 COUTY1 (191:226:262)(199:234:270))  // in 3 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x17y90
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (319:344:369)(309:330:352))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (316:339:364)(308:326:345))
          (PORT IN5 (319:344:369)(309:330:352))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x17y91
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (640:692:747)(644:690:740))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (261:282:304)(267:289:312))  // in 2 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x46y89
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (778:822:869)(807:848:892))
          (PORT IN8 (716:772:830)(718:770:824))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1671_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (965:1036:1110)(978:1041:1108))
          (PORT IN4 (1064:1141:1222)(1095:1166:1243))
          (PORT IN5 (778:822:869)(807:848:892))
          (PORT IN8 (716:772:830)(718:770:824))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x30y88
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (225:243:262)(209:223:239))
          (PORT IN7 (367:394:422)(352:373:395))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (975:1035:1096)(1010:1066:1125))
          (PORT IN5 (225:243:262)(209:223:239))
          (PORT IN7 (367:394:422)(352:373:395))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x30y89
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:811:867)(749:793:839))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (258:275:293)(253:276:299))  // in 1 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x44y84
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1678_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (424:460:497)(422:453:485))
          (PORT IN7 (636:680:726)(645:683:726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (777:835:896)(786:838:896))
          (PORT IN6 (424:460:497)(422:453:485))
          (PORT IN7 (636:680:726)(645:683:726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x44y85
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (533:565:600)(538:566:597))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (338:366:395)(334:358:383))
          (PORT IN8 (533:565:600)(538:566:597))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x40y86
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (243:260:278)(229:241:255))
          (PORT IN8 (956:1029:1105)(977:1046:1119))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (333:353:376)(334:353:373))
          (PORT IN5 (243:260:278)(229:241:255))
          (PORT IN8 (956:1029:1105)(977:1046:1119))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x40y87
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (224:242:261)(210:223:238))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1685_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (330:353:379)(323:341:362))
          (PORT IN5 (224:242:261)(210:223:238))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x18y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (319:344:369)(304:321:340))
          (PORT IN8 (675:720:771)(667:708:751))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (521:559:598)(522:553:588))
          (PORT IN5 (319:344:369)(304:321:340))
          (PORT IN8 (675:720:771)(667:708:751))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x18y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (520:555:592)(498:525:555))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (682:729:780)(671:712:756))
          (PORT IN5 (520:555:592)(498:525:555))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x18y49
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (311:337:363)(304:327:352))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (261:282:304)(267:289:312))  // in 2 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x69y85
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (314:336:359)(319:339:361))
          (PORT IN8 (704:750:798)(715:759:804))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (525:564:606)(530:564:602))
          (PORT IN6 (314:336:359)(319:339:361))
          (PORT IN8 (704:750:798)(715:759:804))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x69y86
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (420:452:485)(426:457:490))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1696_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (417:447:479)(424:452:483))
          (PORT IN8 (420:452:485)(426:457:490))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x69y87
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (605:643:685)(610:646:685))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x64y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (849:919:992)(871:935:1002))
          (PORT IN7 (784:836:890)(810:859:910))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1699_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (421:452:483)(433:461:491))
          (PORT IN3 (778:827:880)(805:850:899))
          (PORT IN5 (849:919:992)(871:935:1002))
          (PORT IN7 (784:836:890)(810:859:910))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN3 OUT (237:252:267)(240:262:284))  // in 3 out 2
          (IOPATH IN3 COUTY1 (191:226:262)(199:234:270))  // in 3 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x47y54
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1017:1106:1202)(1031:1108:1193))
          (PORT IN7 (799:854:912)(791:838:890))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1009:1103:1202)(1026:1107:1191))
          (PORT IN4 (1034:1102:1174)(1051:1111:1176))
          (PORT IN5 (1017:1106:1202)(1031:1108:1193))
          (PORT IN7 (799:854:912)(791:838:890))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x30y60
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (770:827:887)(785:837:892))
          (PORT IN8 (639:689:743)(631:672:715))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1705_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (833:881:933)(857:905:955))
          (PORT IN5 (770:827:887)(785:837:892))
          (PORT IN8 (639:689:743)(631:672:715))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x30y61
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:562:605)(519:553:587))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (258:275:293)(253:276:299))  // in 1 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x46y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (671:717:767)(667:707:751))
          (PORT IN7 (796:846:900)(803:849:898))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1709_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (673:718:767)(669:709:751))
          (PORT IN6 (671:717:767)(667:707:751))
          (PORT IN7 (796:846:900)(803:849:898))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x46y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (631:663:698)(649:681:714))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1711_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (686:732:780)(695:738:786))
          (PORT IN6 (631:663:698)(649:681:714))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x13y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (589:624:662)(599:630:664))
          (PORT IN8 (1020:1096:1178)(1048:1118:1192))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (620:662:707)(624:660:699))
          (PORT IN6 (589:624:662)(599:630:664))
          (PORT IN8 (1020:1096:1178)(1048:1118:1192))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (269:283:297)(264:287:311))  // in 1 out 2
          (IOPATH IN1 COUTY1 (214:253:292)(213:255:298))  // in 1 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x13y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (732:786:844)(753:803:856))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (664:713:766)(663:707:754))
          (PORT IN7 (732:786:844)(753:803:856))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x56y66
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (493:535:581)(476:512:550))
          (PORT IN8 (627:682:738)(615:663:713))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (627:673:722)(640:683:730))
          (PORT IN6 (493:535:581)(476:512:550))
          (PORT IN8 (627:682:738)(615:663:713))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (237:252:267)(240:262:284))  // in 3 out 2
          (IOPATH IN3 COUTY1 (191:226:262)(199:234:270))  // in 3 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x56y67
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (627:666:708)(628:663:700))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:245:263)(229:250:271))  // in 3 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x24y57
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (702:751:805)(696:740:787))
          (PORT IN7 (650:691:735)(653:688:726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:777:831)(753:802:855))
          (PORT IN6 (702:751:805)(696:740:787))
          (PORT IN7 (650:691:735)(653:688:726))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN7 COUTY1 (193:212:231)(197:216:236))  // in 7 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x24y58
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (715:759:807)(713:752:794))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (718:766:816)(738:785:834))
          (PORT IN8 (715:759:807)(713:752:794))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH IN4 COUTY1 (198:238:278)(217:251:286))  // in 4 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x24y59
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (769:817:865)(790:833:878))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (261:282:304)(267:289:312))  // in 2 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x38y62
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1111:1178:1250)(1152:1215:1283))
          (PORT IN8 (426:454:485)(427:451:477))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (239:253:268)(238:255:272))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:629:674)(600:640:680))
          (PORT IN5 (1111:1178:1250)(1152:1215:1283))
          (PORT IN8 (426:454:485)(427:451:477))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (237:252:267)(240:262:284))  // in 3 out 2
          (IOPATH IN3 COUTY1 (191:226:262)(199:234:270))  // in 3 out 4
          (IOPATH IN5 COUTY1 (206:238:271)(206:240:275))  // in 5 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x38y63
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (912:975:1042)(928:985:1046))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (735:792:852)(747:801:858))
          (PORT IN6 (912:975:1042)(928:985:1046))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (244:264:284)(256:278:300))  // in 4 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x62y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (360:387:415)(355:379:403))
          (PORT IN8 (314:338:363)(308:325:344))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (242:258:275)(247:265:284))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1733_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (331:357:384)(325:345:368))
          (PORT IN6 (360:387:415)(355:379:403))
          (PORT IN8 (314:338:363)(308:325:344))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (272:290:309)(277:301:325))  // in 2 out 2
          (IOPATH IN2 COUTY1 (217:260:303)(226:268:311))  // in 2 out 4
          (IOPATH IN6 COUTY1 (209:243:278)(214:250:287))  // in 6 out 4
          (IOPATH IN8 COUTY1 (192:216:240)(204:226:248))  // in 8 out 4
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (32:32:33)(38:39:41))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x62y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (893:950:1011)(916:969:1026))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (198:213:228)(199:216:233))  // in 7 out 1
          (IOPATH CINY1 OUT (231:245:259)(202:232:262))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1735_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (668:715:765)(682:724:767))
          (PORT IN7 (893:950:1011)(916:969:1026))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (237:252:267)(240:262:284))  // in 3 out 2
          (IOPATH CINY1 OUT (202:207:212)(186:197:208))  // in 13 out 2
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a1739)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (1513:1514:1516)(1531:1531:1531))
          (IOPATH CLK0_90 GLB0 (1523:1525:1528)(1540:1541:1542))
          (IOPATH CLK0_90 GLB1 (1509:1514:1520)(1495:1499:1504))
          (IOPATH CLK0_180 GLB0 (1565:1593:1621)(1581:1605:1629))
          (IOPATH CLK0_270 GLB0 (1579:1610:1642)(1594:1617:1641))
          (IOPATH CLK1_BYP GLB1 (1806:1812:1818)(1801:1807:1814))
    )))
 // C_AND/D//AND/D    Pos: x53y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1075:1150:1228)(1103:1167:1236))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1741_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (847:888:932)(865:900:937))
          (PORT EN (602:645:691)(590:626:664))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1214:1299:1391)(1239:1315:1396))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1741_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (847:888:932)(865:900:937))
          (PORT EN (602:645:691)(590:626:664))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x51y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1141:1206:1276)(1186:1245:1307))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1743_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1043:1100:1161)(1055:1103:1153))
          (PORT EN (588:632:679)(576:614:654))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1743_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1136:1200:1272)(1179:1239:1305))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1743_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1043:1100:1161)(1055:1103:1153))
          (PORT EN (588:632:679)(576:614:654))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x57y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1039:1102:1169)(1064:1120:1182))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1745_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1020:1070:1122)(1049:1094:1143))
          (PORT EN (657:706:759)(638:680:727))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1050:1111:1174)(1095:1150:1208))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1745_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1020:1070:1122)(1049:1094:1143))
          (PORT EN (657:706:759)(638:680:727))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x59y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1373:1463:1558)(1404:1486:1574))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1747_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (877:918:960)(890:925:962))
          (PORT EN (606:644:685)(604:637:673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1747_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1248:1331:1418)(1264:1335:1411))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1747_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (877:918:960)(890:925:962))
          (PORT EN (606:644:685)(604:637:673))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x35y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (699:748:799)(703:748:796))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1763_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (775:813:854)(801:837:875))
          (PORT EN (783:833:887)(769:808:854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1763_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (999:1062:1131)(1012:1069:1130))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1763_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (775:813:854)(801:837:875))
          (PORT EN (783:833:887)(769:808:854))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x31y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (803:849:896)(837:879:924))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1765_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (737:778:820)(758:794:832))
          (PORT EN (993:1060:1132)(1005:1067:1136))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1765_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (967:1017:1072)(982:1027:1074))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1765_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (737:778:820)(758:794:832))
          (PORT EN (993:1060:1132)(1005:1067:1136))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x45y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1085:1156:1230)(1131:1197:1268))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1767_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:965:1008)(943:976:1013))
          (PORT EN (927:986:1053)(923:975:1032))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1767_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1420:1502:1590)(1477:1553:1632))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1767_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:965:1008)(943:976:1013))
          (PORT EN (927:986:1053)(923:975:1032))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x43y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1055:1129:1207)(1089:1155:1224))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1769_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (802:836:873)(823:853:887))
          (PORT EN (416:437:461)(410:429:450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1769_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1012:1080:1153)(1045:1104:1168))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1769_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (802:836:873)(823:853:887))
          (PORT EN (416:437:461)(410:429:450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x41y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1017:1078:1144)(1036:1090:1147))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1771_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (821:861:903)(837:874:914))
          (PORT EN (659:695:734)(653:681:713))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1771_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1165:1238:1314)(1210:1277:1350))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1771_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (821:861:903)(837:874:914))
          (PORT EN (659:695:734)(653:681:713))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x39y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1030:1089:1153)(1072:1127:1185))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1773_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (978:1038:1100)(997:1051:1107))
          (PORT EN (722:772:827)(701:741:785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1773_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1056:1118:1184)(1099:1156:1217))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1773_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (978:1038:1100)(997:1051:1107))
          (PORT EN (722:772:827)(701:741:785))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x39y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (972:1040:1109)(978:1041:1106))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1775_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (782:816:852)(808:837:868))
          (PORT EN (834:895:961)(819:868:923))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1775_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1340:1428:1521)(1374:1451:1534))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1775_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (782:816:852)(808:837:868))
          (PORT EN (834:895:961)(819:868:923))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x35y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (794:844:896)(810:854:901))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1777_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1040:1100:1164)(1056:1109:1169))
          (PORT EN (891:952:1019)(891:947:1008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1777_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (787:841:899)(802:852:905))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1777_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1040:1100:1164)(1056:1109:1169))
          (PORT EN (891:952:1019)(891:947:1008))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x48y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1780_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1106:1174:1246)(1139:1199:1264))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1780_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (951:1001:1054)(984:1028:1075))
          (PORT EN (882:944:1010)(898:956:1015))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1088:1157:1230)(1122:1184:1249))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1780_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (951:1001:1054)(984:1028:1075))
          (PORT EN (882:944:1010)(898:956:1015))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x44y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1100:1165:1233)(1144:1204:1268))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1782_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (924:975:1027)(938:984:1033))
          (PORT EN (884:946:1011)(909:968:1029))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1753:1869:1993)(1823:1932:2045))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1782_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (924:975:1027)(938:984:1033))
          (PORT EN (884:946:1011)(909:968:1029))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (985:1050:1116)(1021:1080:1144))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1784_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1004:1059)(982:1034:1089))
          (PORT EN (509:546:585)(507:541:576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1784_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (996:1059:1125)(1031:1087:1147))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1784_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1004:1059)(982:1034:1089))
          (PORT EN (509:546:585)(507:541:576))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1367:1454:1545)(1403:1478:1560))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1786_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:948:993)(927:962:1002))
          (PORT EN (535:570:607)(543:576:612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1163:1237:1315)(1212:1277:1348))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1786_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:948:993)(927:962:1002))
          (PORT EN (535:570:607)(543:576:612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x48y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1788_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1037:1107:1182)(1060:1119:1182))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1788_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1041:1101:1162)(1070:1125:1183))
          (PORT EN (910:961:1016)(939:987:1040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1041:1107:1177)(1065:1123:1184))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1788_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1041:1101:1162)(1070:1125:1183))
          (PORT EN (910:961:1016)(939:987:1040))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1204:1278:1353)(1243:1309:1379))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1790_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1005:1051)(992:1036:1082))
          (PORT EN (929:995:1066)(952:1013:1079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1509:1597:1692)(1563:1647:1735))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1790_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (960:1005:1051)(992:1036:1082))
          (PORT EN (929:995:1066)(952:1013:1079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x48y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1792_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1199:1275:1354)(1244:1315:1392))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1792_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1035:1086)(1023:1066:1111))
          (PORT EN (1149:1227:1311)(1186:1259:1339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1181:1254:1330)(1226:1291:1361))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1792_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1035:1086)(1023:1066:1111))
          (PORT EN (1149:1227:1311)(1186:1259:1339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1264:1348:1437)(1280:1353:1430))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1794_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1004:1059)(982:1034:1089))
          (PORT EN (1260:1339:1423)(1304:1374:1450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1794_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1086:1160:1240)(1123:1186:1253))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1794_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (950:1004:1059)(982:1034:1089))
          (PORT EN (1260:1339:1423)(1304:1374:1450))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x40y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1105:1170:1237)(1145:1202:1262))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1811_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:849:884)(836:866:897))
          (PORT EN (845:901:959)(871:921:974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1811_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1336:1413:1497)(1364:1437:1512))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1811_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:849:884)(836:866:897))
          (PORT EN (845:901:959)(871:921:974))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x38y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1091:1150:1213)(1138:1193:1250))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1813_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (889:934:983)(904:944:987))
          (PORT EN (844:891:942)(859:905:952))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1813_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1078:1140:1208)(1126:1186:1248))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1813_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (889:934:983)(904:944:987))
          (PORT EN (844:891:942)(859:905:952))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x36y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (953:1008:1069)(970:1020:1075))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1815_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (859:902:946)(881:915:951))
          (PORT EN (809:858:909)(810:854:900))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1815_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1210:1279:1351)(1255:1317:1383))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1815_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (859:902:946)(881:915:951))
          (PORT EN (809:858:909)(810:854:900))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x38y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1194:1274:1359)(1233:1303:1378))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1817_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:912:957)(881:919:957))
          (PORT EN (931:982:1038)(950:997:1050))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1817_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1099:1169:1243)(1138:1201:1267))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1817_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:912:957)(881:919:957))
          (PORT EN (931:982:1038)(950:997:1050))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x26y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1239:1316:1398)(1259:1328:1401))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1819_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:824:874)(788:829:873))
          (PORT EN (1071:1145:1226)(1083:1147:1217))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1819_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1340:1416:1498)(1366:1435:1509))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1819_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:824:874)(788:829:873))
          (PORT EN (1071:1145:1226)(1083:1147:1217))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x24y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1245:1327:1413)(1280:1353:1429))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1821_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (707:744:782)(720:752:788))
          (PORT EN (1015:1078:1144)(1036:1091:1153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1821_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1187:1269:1356)(1217:1291:1368))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1821_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (707:744:782)(720:752:788))
          (PORT EN (1015:1078:1144)(1036:1091:1153))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x40y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1047:1113:1183)(1066:1121:1181))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1823_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (843:887:931)(861:898:938))
          (PORT EN (417:445:476)(406:431:458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1823_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1339:1416:1498)(1390:1458:1531))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1823_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (843:887:931)(861:898:938))
          (PORT EN (417:445:476)(406:431:458))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x38y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1134:1206:1283)(1175:1239:1308))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1825_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:912:957)(881:919:957))
          (PORT EN (605:644:687)(611:648:687))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1825_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1145:1215:1289)(1188:1252:1318))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1825_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (869:912:957)(881:919:957))
          (PORT EN (605:644:687)(611:648:687))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x56y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1096:1159:1225)(1135:1190:1251))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1862_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1199:1260:1328)(1213:1268:1326))
          (PORT EN (920:984:1053)(944:1003:1066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1862_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1053:1118:1186)(1089:1146:1205))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1862_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1199:1260:1328)(1213:1268:1326))
          (PORT EN (920:984:1053)(944:1003:1066))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x58y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1186:1260:1337)(1239:1310:1384))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1864_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1175:1239)(1156:1213:1272))
          (PORT EN (564:597:632)(569:600:633))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1864_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1181:1254:1331)(1235:1303:1374))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1864_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1115:1175:1239)(1156:1213:1272))
          (PORT EN (564:597:632)(569:600:633))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x58y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1586:1692:1801)(1669:1769:1876))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1866_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1136:1191:1247)(1184:1231:1281))
          (PORT EN (752:801:853)(769:814:863))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1907:2021:2143)(1999:2109:2222))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1866_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1136:1191:1247)(1184:1231:1281))
          (PORT EN (752:801:853)(769:814:863))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x54y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1040:1104:1171)(1075:1132:1192))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1868_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1249:1311:1377)(1272:1328:1389))
          (PORT EN (1111:1188:1272)(1150:1224:1303))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1031:1090:1153)(1066:1119:1175))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1868_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1249:1311:1377)(1272:1328:1389))
          (PORT EN (1111:1188:1272)(1150:1224:1303))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x59y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1121:1196:1275)(1163:1232:1305))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1878_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:809:842)(792:820:850))
          (PORT EN (985:1045:1109)(998:1053:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1126:1191:1261)(1149:1206:1268))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1878_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:809:842)(792:820:850))
          (PORT EN (985:1045:1109)(998:1053:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x57y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1001:1065:1132)(1041:1101:1164))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1880_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (986:1036:1088)(1019:1065:1113))
          (PORT EN (1170:1243:1321)(1196:1265:1339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1015:1077:1141)(1057:1115:1176))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1880_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (986:1036:1088)(1019:1065:1113))
          (PORT EN (1170:1243:1321)(1196:1265:1339))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x57y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1882_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1111:1181:1257)(1134:1195:1262))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1882_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1093:1147:1204)(1104:1153:1204))
          (PORT EN (1057:1132:1214)(1060:1124:1192))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1882_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (935:992:1052)(963:1013:1066))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1882_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1093:1147:1204)(1104:1153:1204))
          (PORT EN (1057:1132:1214)(1060:1124:1192))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x55y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (947:1005:1065)(975:1025:1078))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1884_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:809:843)(793:821:851))
          (PORT EN (965:1023:1086)(976:1027:1084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1884_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1361:1445:1533)(1395:1470:1552))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1884_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:809:843)(793:821:851))
          (PORT EN (965:1023:1086)(976:1027:1084))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x51y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1158:1226:1298)(1179:1238:1301))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1887_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (957:1006:1058)(989:1035:1083))
          (PORT EN (774:828:886)(781:831:883))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1887_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1127:1204:1285)(1159:1224:1295))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1887_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (957:1006:1058)(989:1035:1083))
          (PORT EN (774:828:886)(781:831:883))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x52y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1220:1288:1360)(1278:1342:1409))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1889_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:999:1042)(988:1025:1065))
          (PORT EN (491:528:568)(472:502:533))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1889_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1235:1304:1378)(1293:1359:1429))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1889_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:999:1042)(988:1025:1065))
          (PORT EN (491:528:568)(472:502:533))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x60y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1390:1482:1577)(1458:1544:1636))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1891_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1218:1277)(1198:1250:1307))
          (PORT EN (623:664:709)(610:643:677))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1891_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1718:1820:1928)(1796:1891:1990))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1891_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1161:1218:1277)(1198:1250:1307))
          (PORT EN (623:664:709)(610:643:677))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x60y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1893_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1347:1437:1532)(1400:1483:1571))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1893_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1237:1299:1363)(1282:1333:1386))
          (PORT EN (859:919:984)(851:900:953))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1893_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1296:1383:1477)(1348:1426:1511))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1893_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1237:1299:1363)(1282:1333:1386))
          (PORT EN (859:919:984)(851:900:953))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x52y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1288:1375:1467)(1324:1398:1480))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1984_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (964:1018:1077)(1004:1055:1110))
          (PORT EN (990:1065:1144)(1005:1065:1132))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x66y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (812:871:934)(828:880:936))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1985_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1178:1238:1301)(1218:1274:1332))
          (PORT EN (1270:1349:1434)(1300:1376:1457))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x65y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (810:859:912)(812:854:899))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1986_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1034:1075:1118)(1057:1091:1127))
          (PORT EN (957:1010:1069)(989:1041:1097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1986_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1051:1113:1179)(1092:1149:1211))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1986_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1034:1075:1118)(1057:1091:1127))
          (PORT EN (957:1010:1069)(989:1041:1097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x61y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1989_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (879:945:1014)(884:940:1001))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1989_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1055:1105:1159)(1083:1131:1182))
          (PORT EN (1118:1185:1259)(1140:1204:1272))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x62y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1078:1150:1225)(1113:1177:1245))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1990_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1194:1246:1300)(1239:1283:1331))
          (PORT EN (804:850:898)(806:843:883))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (971:1036:1106)(997:1059:1123))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1990_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1194:1246:1300)(1239:1283:1331))
          (PORT EN (804:850:898)(806:843:883))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x62y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1188:1264:1344)(1226:1292:1365))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1991_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1005:1045:1089)(1036:1073:1113))
          (PORT EN (703:740:780)(706:738:772))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x61y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1576:1676:1782)(1642:1731:1828))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1993_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1148:1211)(1122:1175:1231))
          (PORT EN (815:862:913)(839:883:930))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1993_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (977:1043:1116)(990:1049:1112))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1993_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1148:1211)(1122:1175:1231))
          (PORT EN (815:862:913)(839:883:930))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x59y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1994_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (508:545:585)(497:532:567))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1994_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1355:1430:1511)(1377:1443:1514))
          (PORT EN (626:657:693)(634:666:698))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x55y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (706:757:809)(723:769:818))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1995_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1082:1133:1186)(1107:1153:1201))
          (PORT EN (882:931:986)(907:955:1006))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x53y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (633:670:709)(647:683:722))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1996_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1049:1108:1171)(1084:1137:1194))
          (PORT EN (682:720:762)(695:730:768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x53y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (308:330:353)(291:308:326))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1997_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1049:1108:1171)(1084:1137:1194))
          (PORT EN (682:720:762)(695:730:768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x43y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (905:966:1030)(934:986:1042))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1998_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (817:848:882)(838:867:898))
          (PORT EN (958:1009:1064)(994:1044:1098))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x54y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (528:559:591)(528:554:583))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1999_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1199:1257:1319)(1248:1300:1354))
          (PORT EN (887:937:992)(887:934:984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x50y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2000_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:641:696)(581:629:680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2000_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1045:1103:1164)(1077:1127:1180))
          (PORT EN (593:623:655)(605:634:663))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x49y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (529:563:601)(535:567:601))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2001_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (982:1026:1073)(1011:1052:1097))
          (PORT EN (687:724:763)(707:743:779))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:631:680)(572:611:653))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2001_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (982:1026:1073)(1011:1052:1097))
          (PORT EN (687:724:763)(707:743:779))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x50y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (522:560:601)(518:553:590))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2002_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1063:1113:1169)(1091:1137:1187))
          (PORT EN (688:725:765)(707:744:782))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x66y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (778:831:888)(773:820:871))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2011_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1323:1384:1446)(1348:1399:1453))
          (PORT EN (1282:1361:1445)(1321:1390:1464))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2011_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1134:1205:1280)(1170:1232:1304))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2011_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1323:1384:1446)(1348:1399:1453))
          (PORT EN (1282:1361:1445)(1321:1390:1464))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x60y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (324:346:369)(329:349:370))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2013_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1069:1129:1192)(1101:1155:1212))
          (PORT EN (1225:1303:1386)(1243:1312:1387))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (862:926:996)(883:942:1005))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2013_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1069:1129:1192)(1101:1155:1212))
          (PORT EN (1225:1303:1386)(1243:1312:1387))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x50y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (630:675:721)(640:677:717))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2015_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1045:1103:1164)(1077:1127:1180))
          (PORT EN (882:940:1002)(891:942:998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (586:633:686)(564:603:644))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2015_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1045:1103:1164)(1077:1127:1180))
          (PORT EN (882:940:1002)(891:942:998))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x44y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (420:440:463)(412:430:450))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2017_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:973:1023)(951:997:1047))
          (PORT EN (944:1001:1065)(966:1021:1079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2017_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (842:890:942)(847:890:937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2017_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (925:973:1023)(951:997:1047))
          (PORT EN (944:1001:1065)(966:1021:1079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x21y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2019_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (646:690:738)(654:695:739))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2019_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (858:905:956)(863:905:951))
          (PORT EN (744:784:830)(755:792:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (897:966:1037)(922:982:1046))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2019_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (858:905:956)(863:905:951))
          (PORT EN (744:784:830)(755:792:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (214:229:246)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2021_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (560:585:610)(565:586:609))
          (PORT EN (1337:1412:1493)(1368:1434:1506))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (321:343:366)(312:332:354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2021_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (560:585:610)(565:586:609))
          (PORT EN (1337:1412:1493)(1368:1434:1506))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x13y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2023_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (625:671:721)(630:672:718))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2023_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (830:876:925)(827:870:915))
          (PORT EN (1155:1218:1287)(1182:1238:1300))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (218:234:250)(206:217:228))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2023_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (830:876:925)(827:870:915))
          (PORT EN (1155:1218:1287)(1182:1238:1300))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (799:854:912)(817:868:923))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2025_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (795:846:897)(792:836:884))
          (PORT EN (1144:1208:1276)(1160:1214:1274))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (593:635:680)(577:613:652))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2025_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (795:846:897)(792:836:884))
          (PORT EN (1144:1208:1276)(1160:1214:1274))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (213:228:244)(208:221:235))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2027_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (536:562:588)(543:565:588))
          (PORT EN (1174:1236:1306)(1206:1261:1322))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2027_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (226:241:256)(218:232:246))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2027_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (536:562:588)(543:565:588))
          (PORT EN (1174:1236:1306)(1206:1261:1322))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (218:237:257)(212:229:248))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2029_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (788:832:878)(785:823:865))
          (PORT EN (1073:1129:1192)(1098:1147:1201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (207:221:236)(194:204:216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2029_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (788:832:878)(785:823:865))
          (PORT EN (1073:1129:1192)(1098:1147:1201))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x13y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (625:671:721)(630:672:718))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2031_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (657:686:716)(672:700:729))
          (PORT EN (1190:1253:1323)(1222:1278:1340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (339:363:389)(331:349:370))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2031_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (657:686:716)(672:700:729))
          (PORT EN (1190:1253:1323)(1222:1278:1340))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (765:818:876)(763:810:861))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2033_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (554:583:613)(563:589:618))
          (PORT EN (1050:1108:1172)(1070:1121:1177))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (422:451:484)(432:460:490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2033_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (554:583:613)(563:589:618))
          (PORT EN (1050:1108:1172)(1070:1121:1177))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (830:888:948)(853:904:960))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2035_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:792:837)(764:804:847))
          (PORT EN (1243:1313:1388)(1264:1324:1390))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (995:1060:1128)(1020:1079:1141))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2035_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:792:837)(764:804:847))
          (PORT EN (1243:1313:1388)(1264:1324:1390))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x24y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (222:244:267)(219:236:254))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2037_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (841:884:930)(843:881:922))
          (PORT EN (1102:1171:1246)(1126:1187:1253))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2037_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (898:959:1026)(922:978:1036))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2037_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (841:884:930)(843:881:922))
          (PORT EN (1102:1171:1246)(1126:1187:1253))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x47y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (852:918:989)(878:940:1007))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2039_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (908:952:999)(932:974:1018))
          (PORT EN (751:794:844)(755:795:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (742:791:840)(764:807:851))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2039_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (908:952:999)(932:974:1018))
          (PORT EN (751:794:844)(755:795:839))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x62y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2041_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (630:676:724)(627:664:703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2041_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1176:1235:1298)(1217:1271:1327))
          (PORT EN (1182:1260:1348)(1196:1270:1349))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x69y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (593:642:691)(596:641:687))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2091_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1151:1206:1265)(1185:1237:1290))
          (PORT EN (794:849:905)(798:846:899))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (232:249:267)(229:244:260))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2091_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1151:1206:1265)(1185:1237:1290))
          (PORT EN (794:849:905)(798:846:899))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x69y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (416:450:488)(412:445:480))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2093_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1338:1411:1491)(1376:1442:1513))
          (PORT EN (536:565:595)(542:571:603))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x50y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1075:1146:1221)(1107:1173:1242))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2118_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (962:1009:1059)(993:1036:1082))
          (PORT EN (1053:1131:1215)(1078:1144:1215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1085:1161:1241)(1120:1186:1256))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2118_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (962:1009:1059)(993:1036:1082))
          (PORT EN (1053:1131:1215)(1078:1144:1215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x52y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1207:1275:1347)(1261:1326:1394))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2120_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1025:1065)(1012:1047:1086))
          (PORT EN (673:726:783)(650:692:740))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1227:1300:1378)(1286:1355:1427))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2120_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1025:1065)(1012:1047:1086))
          (PORT EN (673:726:783)(650:692:740))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x51y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1114:1193:1277)(1140:1210:1287))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2122_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1067:1118:1173)(1095:1142:1192))
          (PORT EN (642:692:746)(650:696:747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1439:1531:1630)(1481:1565:1653))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2122_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1067:1118:1173)(1095:1142:1192))
          (PORT EN (642:692:746)(650:696:747))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x54y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1210:1285:1364)(1253:1320:1391))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2124_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1053:1108:1164)(1079:1126:1175))
          (PORT EN (828:885:945)(854:908:966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1390:1485:1587)(1419:1499:1588))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2124_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1053:1108:1164)(1079:1126:1175))
          (PORT EN (828:885:945)(854:908:966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x69y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (406:427:449)(400:416:435))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2125_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1232:1290:1351)(1275:1327:1386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (206:221:236)(194:205:217))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2125_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1232:1290:1351)(1275:1327:1386))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x69y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (315:337:361)(315:337:361))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2127_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1082:1135:1192)(1112:1158:1207))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2127_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (423:454:486)(423:450:478))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2127_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1082:1135:1192)(1112:1158:1207))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x70y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (218:237:257)(212:229:248))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2129_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1242:1308:1380)(1268:1325:1384))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (885:952:1024)(889:948:1009))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2129_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1242:1308:1380)(1268:1325:1384))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x58y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2221_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1454:1550:1651)(1488:1572:1663))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2221_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1097:1150:1208)(1108:1157:1209))
          (PORT EN (445:468:494)(428:443:460))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x67y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (796:862:933)(823:884:950))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2222_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1156:1208:1264)(1201:1251:1305))
          (PORT EN (913:977:1047)(894:947:1006))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x68y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (850:919:991)(871:931:994))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2223_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (982:1022:1065)(1017:1052:1091))
          (PORT EN (855:935:1017)(868:940:1016))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (743:812:885)(764:825:891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2223_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (982:1022:1065)(1017:1052:1091))
          (PORT EN (855:935:1017)(868:940:1016))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x60y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (884:937:994)(921:970:1023))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2226_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1251:1310:1372)(1289:1343:1401))
          (PORT EN (886:938:994)(902:950:1002))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x55y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1028:1103:1185)(1011:1074:1146))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2228_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1027:1072)(1025:1061:1100))
          (PORT EN (1187:1265:1349)(1220:1294:1373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (839:891:944)(849:895:945))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2228_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (985:1027:1072)(1025:1061:1100))
          (PORT EN (1187:1265:1349)(1220:1294:1373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x57y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (805:856:908)(837:884:934))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2229_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1029:1070:1114)(1060:1098:1137))
          (PORT EN (978:1038:1103)(1003:1060:1121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2229_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (791:844:902)(800:847:896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2229_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1029:1070:1114)(1060:1098:1137))
          (PORT EN (978:1038:1103)(1003:1060:1121))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x52y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1225:1300:1380)(1266:1333:1404))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2230_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1053:1116:1179)(1079:1138:1200))
          (PORT EN (1088:1154:1223)(1104:1164:1233))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x61y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (568:615:664)(554:593:633))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2231_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:806:845)(789:822:857))
          (PORT EN (695:738:787)(682:717:755))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x55y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (615:659:704)(620:660:703))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2232_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1058:1111:1168)(1074:1121:1171))
          (PORT EN (786:834:887)(798:842:892))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x61y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1093:1164:1238)(1130:1192:1257))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2233_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1089:1139:1193)(1097:1141:1190))
          (PORT EN (906:965:1027)(905:953:1006))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x55y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (321:341:363)(323:343:365))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2234_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1038:1093:1152)(1053:1102:1155))
          (PORT EN (898:959:1024)(881:934:990))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x43y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1092:1167:1244)(1125:1188:1257))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2235_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (778:809:842)(792:820:850))
          (PORT EN (984:1059:1137)(1001:1071:1146))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x52y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (694:740:791)(693:734:778))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2236_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (820:852:886)(838:867:899))
          (PORT EN (789:842:900)(789:837:892))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x56y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2237_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (233:248:264)(227:240:254))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2237_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:847:883)(834:864:897))
          (PORT EN (623:660:699)(633:663:697))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x53y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (422:451:481)(430:457:485))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2238_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (867:910:957)(884:921:961))
          (PORT EN (772:825:883)(774:823:876))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (722:770:822)(737:781:828))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2238_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (867:910:957)(884:921:961))
          (PORT EN (772:825:883)(774:823:876))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x52y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (613:664:716)(599:644:692))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2239_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:926:969)(904:940:979))
          (PORT EN (945:1003:1066)(958:1013:1074))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x65y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (697:750:806)(679:718:763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2246_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1064:1114:1167)(1094:1138:1184))
          (PORT EN (968:1031:1100)(988:1046:1109))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x57y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (217:235:254)(210:227:244))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2248_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1047:1092:1139)(1082:1122:1165))
          (PORT EN (1152:1225:1301)(1190:1257:1328))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (848:907:971)(877:934:996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2248_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1047:1092:1139)(1082:1122:1165))
          (PORT EN (1152:1225:1301)(1190:1257:1328))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x49y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (613:658:705)(616:654:695))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2250_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (956:1003:1052)(981:1026:1073))
          (PORT EN (1102:1190:1283)(1124:1203:1287))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (484:520:557)(480:512:547))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2250_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (956:1003:1052)(981:1026:1073))
          (PORT EN (1102:1190:1283)(1124:1203:1287))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (341:361:382)(344:362:382))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2252_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:992:1041)(975:1017:1060))
          (PORT EN (901:979:1060)(908:976:1048))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2252_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (623:674:728)(630:680:732))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2252_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (944:992:1041)(975:1017:1060))
          (PORT EN (901:979:1060)(908:976:1048))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x38y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (799:854:912)(817:868:923))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2254_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (860:907:958)(884:925:970))
          (PORT EN (1006:1081:1158)(1025:1093:1166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2254_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1111:1178:1251)(1145:1207:1272))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2254_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (860:907:958)(884:925:970))
          (PORT EN (1006:1081:1158)(1025:1093:1166))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (601:643:689)(591:629:671))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2256_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (771:810:850)(779:814:851))
          (PORT EN (999:1065:1134)(1019:1076:1138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2256_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (316:340:365)(310:331:353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2256_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (771:810:850)(779:814:851))
          (PORT EN (999:1065:1134)(1019:1076:1138))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (637:681:726)(649:687:728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2258_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (637:673:710)(638:669:702))
          (PORT EN (1060:1125:1194)(1092:1151:1216))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (528:560:595)(530:559:592))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2258_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (637:673:710)(638:669:702))
          (PORT EN (1060:1125:1194)(1092:1151:1216))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (214:229:246)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2260_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (560:585:610)(565:586:609))
          (PORT EN (1100:1165:1234)(1136:1194:1257))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (313:337:362)(307:329:351))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2260_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (560:585:610)(565:586:609))
          (PORT EN (1100:1165:1234)(1136:1194:1257))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (790:841:896)(807:855:908))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2262_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (643:674:706)(645:672:701))
          (PORT EN (1048:1115:1186)(1062:1118:1179))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (681:731:786)(684:730:779))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2262_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (643:674:706)(645:672:701))
          (PORT EN (1048:1115:1186)(1062:1118:1179))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (596:645:696)(589:630:674))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2264_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (527:554:583)(531:557:583))
          (PORT EN (1142:1215:1292)(1162:1225:1293))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2264_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (334:357:381)(325:344:365))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2264_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (527:554:583)(531:557:583))
          (PORT EN (1142:1215:1292)(1162:1225:1293))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (219:233:249)(204:214:225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2266_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (565:586:610)(572:591:612))
          (PORT EN (1125:1192:1263)(1161:1221:1288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2266_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (428:459:491)(428:453:480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2266_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (565:586:610)(572:591:612))
          (PORT EN (1125:1192:1263)(1161:1221:1288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (219:236:254)(205:218:232))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2268_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (634:666:699)(636:663:693))
          (PORT EN (996:1056:1119)(1025:1077:1134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (322:344:367)(316:334:352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2268_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (634:666:699)(636:663:693))
          (PORT EN (996:1056:1119)(1025:1077:1134))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (619:667:719)(630:673:720))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2270_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (627:663:700)(629:660:694))
          (PORT EN (1303:1385:1470)(1343:1416:1496))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (442:473:506)(439:465:494))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2270_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (627:663:700)(629:660:694))
          (PORT EN (1303:1385:1470)(1343:1416:1496))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (219:233:249)(204:214:225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2272_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (565:586:610)(572:591:612))
          (PORT EN (1330:1415:1504)(1369:1445:1528))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (417:446:477)(414:440:468))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2272_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (565:586:610)(572:591:612))
          (PORT EN (1330:1415:1504)(1369:1445:1528))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (790:841:896)(807:855:908))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2274_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (878:923:969)(875:915:958))
          (PORT EN (999:1070:1148)(988:1047:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (758:804:854)(773:813:855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2274_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (878:923:969)(875:915:958))
          (PORT EN (999:1070:1148)(988:1047:1111))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x31y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (624:668:716)(615:653:695))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2276_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (729:770:813)(745:783:822))
          (PORT EN (1067:1147:1229)(1088:1158:1232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2276_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (653:697:743)(671:711:753))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2276_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (729:770:813)(745:783:822))
          (PORT EN (1067:1147:1229)(1088:1158:1232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x48y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (979:1054:1134)(987:1051:1121))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2278_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (977:1020:1068)(1008:1049:1094))
          (PORT EN (1071:1151:1235)(1092:1164:1240))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x32y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (846:901:962)(837:891:948))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2337_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (832:877:923)(846:888:933))
          (PORT EN (626:660:698)(646:678:712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2337_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (869:932:996)(880:931:990))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2337_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (832:877:923)(846:888:933))
          (PORT EN (626:660:698)(646:678:712))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x42y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (775:834:894)(793:847:903))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2339_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (783:816:851)(803:834:866))
          (PORT EN (872:929:992)(870:917:969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x67y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (310:330:352)(304:322:341))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2350_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1066:1106:1149)(1096:1132:1169))
          (PORT EN (871:926:984)(898:950:1005))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x49y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1150:1228:1310)(1196:1269:1346))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2352_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (759:792:826)(779:808:839))
          (PORT EN (703:750:800)(699:737:778))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1103:1179:1260)(1135:1200:1269))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2352_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (759:792:826)(779:808:839))
          (PORT EN (703:750:800)(699:737:778))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x53y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1032:1086:1143)(1073:1122:1175))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2354_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:806:845)(789:822:857))
          (PORT EN (767:822:882)(761:807:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2354_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1019:1076:1139)(1061:1116:1174))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2354_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:806:845)(789:822:857))
          (PORT EN (767:822:882)(761:807:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x51y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1105:1183:1266)(1132:1201:1277))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2356_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1069:1122:1180)(1083:1132:1183))
          (PORT EN (857:923:995)(850:906:967))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1112:1191:1274)(1136:1207:1283))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2356_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1069:1122:1180)(1083:1132:1183))
          (PORT EN (857:923:995)(850:906:967))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x53y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1302:1387:1477)(1354:1431:1513))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2358_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:960:1005)(946:983:1023))
          (PORT EN (866:929:997)(848:898:952))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1347:1434:1526)(1390:1468:1553))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2358_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (919:960:1005)(946:983:1023))
          (PORT EN (866:929:997)(848:898:952))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x69y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (313:331:351)(307:321:338))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2359_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1014:1064:1116)(1044:1089:1140))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2359_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (220:235:250)(217:230:243))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2359_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1014:1064:1116)(1044:1089:1140))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x68y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (219:234:251)(213:226:240))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2361_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:926:969)(904:940:979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2361_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (494:529:566)(491:523:555))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2361_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:926:969)(904:940:979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x66y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (848:909:972)(861:917:977))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2363_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1300:1364:1429)(1330:1387:1445))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (958:1020:1088)(987:1044:1106))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2363_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1300:1364:1429)(1330:1387:1445))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x25y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1530:1619:1714)(1594:1678:1771))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2472_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:692:728)(661:691:723))
          (PORT EN (696:734:774)(706:736:769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x34y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1106:1175:1249)(1149:1211:1279))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2473_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:867:918)(834:876:920))
          (PORT EN (812:870:934)(787:834:887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x29y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (886:944:1004)(909:961:1018))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2474_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (739:782:827)(758:801:846))
          (PORT EN (795:844:895)(801:846:896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1164:1234:1307)(1196:1261:1331))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2474_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (739:782:827)(758:801:846))
          (PORT EN (795:844:895)(801:846:896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x19y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1013:1069:1128)(1049:1100:1156))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2477_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
          (PORT EN (617:655:694)(618:648:681))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (971:1027:1089)(993:1043:1098))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2478_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:607)(558:585:613))
          (PORT EN (859:912:969)(871:919:973))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (848:894:943)(876:918:962))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2478_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:607)(558:585:613))
          (PORT EN (859:912:969)(871:919:973))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x19y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2479_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (949:1004:1061)(983:1033:1084))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2479_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (655:684:715)(659:684:710))
          (PORT EN (848:908:973)(866:919:979))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x20y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1274:1352:1435)(1317:1391:1467))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2481_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (638:675:713)(646:677:709))
          (PORT EN (778:834:894)(764:809:859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1109:1180:1255)(1146:1215:1286))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2481_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (638:675:713)(646:677:709))
          (PORT EN (778:834:894)(764:809:859))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x29y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (553:592:632)(555:588:624))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2482_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (787:835:885)(800:844:889))
          (PORT EN (885:938:996)(898:941:989))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x26y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (397:431:466)(398:427:458))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2483_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (893:948:1005)(917:968:1023))
          (PORT EN (544:576:611)(543:568:596))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x38y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (332:359:388)(331:356:383))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2484_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (752:788:824)(773:804:838))
          (PORT EN (1167:1251:1342)(1194:1265:1342))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x35y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2485_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (429:459:490)(439:467:497))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2485_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (878:933:989)(898:949:1003))
          (PORT EN (1258:1347:1442)(1283:1362:1446))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x35y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (934:990:1049)(973:1025:1081))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2486_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (878:933:989)(898:949:1003))
          (PORT EN (1258:1347:1442)(1283:1362:1446))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x20y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2487_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (624:673:727)(619:663:710))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2487_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (786:838:893)(785:829:877))
          (PORT EN (1104:1182:1265)(1107:1166:1232))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x22y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (813:876:942)(825:884:946))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2488_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (670:705:743)(668:699:732))
          (PORT EN (1003:1067:1137)(1022:1078:1140))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x22y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (928:995:1066)(956:1019:1086))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2489_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (640:676:715)(647:678:713))
          (PORT EN (916:975:1038)(928:977:1032))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2489_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (496:533:574)(475:504:535))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2489_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (640:676:715)(647:678:713))
          (PORT EN (916:975:1038)(928:977:1032))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x13y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (444:471:500)(456:481:506))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2490_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (544:567:592)(548:570:594))
          (PORT EN (1188:1262:1342)(1215:1279:1348))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x38y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (522:554:591)(530:561:596))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2497_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:861:905)(838:877:919))
          (PORT EN (905:958:1016)(933:982:1034))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x18y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (784:841:904)(801:857:919))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2499_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (828:877:928)(823:866:912))
          (PORT EN (498:537:579)(479:511:545))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2499_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:572:609)(534:564:596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2499_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (828:877:928)(823:866:912))
          (PORT EN (498:537:579)(479:511:545))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (632:685:740)(640:687:737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2501_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:871:922)(821:866:915))
          (PORT EN (702:748:800)(717:762:811))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2501_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (745:795:848)(763:809:859))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2501_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (823:871:922)(821:866:915))
          (PORT EN (702:748:800)(717:762:811))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (323:341:361)(313:330:347))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2503_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (745:787:832)(759:797:839))
          (PORT EN (616:658:702)(613:649:690))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2503_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (319:340:363)(309:328:349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2503_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (745:787:832)(759:797:839))
          (PORT EN (616:658:702)(613:649:690))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x13y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2505_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (625:676:729)(627:674:723))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2505_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (842:889:939)(838:883:930))
          (PORT EN (558:592:628)(559:590:624))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (232:247:263)(219:230:242))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2505_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (842:889:939)(838:883:930))
          (PORT EN (558:592:628)(559:590:624))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (214:227:242)(202:212:223))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2507_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (631:666:702)(639:668:700))
          (PORT EN (399:427:459)(393:418:445))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (562:603:646)(576:614:654))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2507_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (631:666:702)(639:668:700))
          (PORT EN (399:427:459)(393:418:445))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x18y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (225:242:259)(220:234:249))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2509_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (632:667:704)(634:664:696))
          (PORT EN (416:442:470)(409:430:454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (312:332:354)(313:331:351))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2509_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (632:667:704)(634:664:696))
          (PORT EN (416:442:470)(409:430:454))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x17y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (217:235:254)(210:227:244))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2511_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
          (PORT EN (504:536:571)(503:531:562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2511_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (214:229:246)(200:211:222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2511_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (564:589:616)(571:594:619))
          (PORT EN (504:536:571)(503:531:562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x17y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (611:657:706)(618:661:707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2513_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (621:657:696)(620:651:685))
          (PORT EN (530:562:598)(532:560:591))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (222:240:259)(208:223:239))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2513_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (621:657:696)(620:651:685))
          (PORT EN (530:562:598)(532:560:591))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (209:227:245)(197:211:226))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2515_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (649:687:725)(654:687:721))
          (PORT EN (523:554:590)(514:538:565))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (209:226:244)(194:209:224))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2515_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (649:687:725)(654:687:721))
          (PORT EN (523:554:590)(514:538:565))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x20y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (798:850:904)(816:864:915))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2517_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:695:732)(662:695:729))
          (PORT EN (629:667:709)(626:657:689))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (333:358:384)(331:355:380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2517_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (658:695:732)(662:695:729))
          (PORT EN (629:667:709)(626:657:689))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (216:232:248)(211:225:239))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2519_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:607)(558:585:613))
          (PORT EN (522:554:588)(522:549:580))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (210:226:244)(203:218:234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2519_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (548:576:607)(558:585:613))
          (PORT EN (522:554:588)(522:549:580))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x17y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1003:1077:1158)(1009:1076:1148))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2521_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (561:585:610)(564:586:609))
          (PORT EN (427:450:477)(418:438:460))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (330:354:379)(321:341:362))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2521_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (561:585:610)(564:586:609))
          (PORT EN (427:450:477)(418:438:460))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x18y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (200:216:233)(186:197:210))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2523_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (737:783:830)(754:795:839))
          (PORT EN (310:330:353)(297:312:328))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2523_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (697:745:797)(701:744:791))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2523_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (737:783:830)(754:795:839))
          (PORT EN (310:330:353)(297:312:328))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (601:644:693)(593:632:674))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2525_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (532:559:587)(535:558:582))
          (PORT EN (606:646:691)(614:652:693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2525_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (432:462:495)(432:459:488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2525_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (532:559:587)(535:558:582))
          (PORT EN (606:646:691)(614:652:693))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (208:223:238)(203:216:230))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2527_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
          (PORT EN (402:428:455)(394:416:439))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2527_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (805:859:917)(816:864:913))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2527_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
          (PORT EN (402:428:455)(394:416:439))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x22y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2529_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (654:705:759)(672:720:771))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2529_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (659:694:730)(657:687:718))
          (PORT EN (967:1027:1093)(975:1029:1089))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x16y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (222:244:267)(219:236:254))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2579_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (870:914:960)(868:907:949))
          (PORT EN (742:793:849)(742:785:832))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2579_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (516:552:591)(515:547:582))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2579_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (870:914:960)(868:907:949))
          (PORT EN (742:793:849)(742:785:832))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x16y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (259:276:294)(250:265:280))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2581_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:578:605)(559:581:604))
          (PORT EN (870:927:988)(881:930:984))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x40y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1037:1102:1171)(1068:1126:1188))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2593_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (775:806:837)(796:823:850))
          (PORT EN (916:975:1040)(929:982:1037))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1303:1380:1464)(1328:1400:1475))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2593_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (775:806:837)(796:823:850))
          (PORT EN (916:975:1040)(929:982:1037))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x36y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1179:1247:1320)(1224:1286:1349))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2595_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (798:830:865)(816:847:879))
          (PORT EN (522:553:588)(517:543:572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1182:1252:1327)(1225:1292:1362))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2595_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (798:830:865)(816:847:879))
          (PORT EN (522:553:588)(517:543:572))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x42y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1145:1216:1291)(1161:1220:1283))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2597_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (909:948:991)(924:959:996))
          (PORT EN (704:749:798)(701:740:781))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1352:1432:1516)(1408:1479:1555))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2597_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (909:948:991)(924:959:996))
          (PORT EN (704:749:798)(701:740:781))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x30y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1063:1141:1220)(1098:1169:1245))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2599_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:866:917)(836:878:924))
          (PORT EN (627:669:715)(632:671:713))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2599_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1047:1114:1186)(1087:1150:1217))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2599_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:866:917)(836:878:924))
          (PORT EN (627:669:715)(632:671:713))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x39y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (596:644:694)(588:628:671))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2600_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:805:843)(792:825:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (331:356:383)(322:344:367))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2600_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:805:843)(792:825:858))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x36y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (787:840:897)(805:853:905))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2602_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:942:998)(903:956:1012))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (487:516:547)(489:514:543))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2602_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:942:998)(903:956:1012))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x31y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2604_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (214:227:242)(202:212:223))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2604_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:868:919)(835:882:931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (949:1021:1099)(950:1010:1076))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2604_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (818:868:919)(835:882:931))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x36y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2705_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1010:1086:1166)(1013:1079:1150))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2705_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1063:1117:1173)(1071:1119:1170))
          (PORT EN (955:1011:1071)(973:1023:1079))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x45y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (960:1032:1108)(978:1043:1111))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2706_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1177:1241:1311)(1205:1266:1333))
          (PORT EN (602:640:680)(607:638:671))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x48y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (779:834:890)(786:836:887))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2707_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1272:1343:1419)(1298:1362:1432))
          (PORT EN (917:973:1036)(938:988:1042))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1018:1075:1137)(1052:1103:1157))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2707_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1272:1343:1419)(1298:1362:1432))
          (PORT EN (917:973:1036)(938:988:1042))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x46y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (683:727:773)(692:731:774))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2710_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (996:1039:1084)(1027:1064:1103))
          (PORT EN (527:559:593)(516:541:568))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x37y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1152:1228:1309)(1178:1247:1322))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2712_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:824:858)(807:837:868))
          (PORT EN (503:537:573)(494:521:550))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1113:1198:1286)(1136:1212:1293))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2712_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (791:824:858)(807:837:868))
          (PORT EN (503:537:573)(494:521:550))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x38y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (935:1003:1074)(966:1027:1092))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2713_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (889:934:983)(904:944:987))
          (PORT EN (865:928:994)(856:908:964))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2713_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (867:921:980)(886:934:986))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2713_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (889:934:983)(904:944:987))
          (PORT EN (865:928:994)(856:908:964))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x39y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1025:1096:1170)(1053:1115:1181))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2714_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (770:805:843)(792:825:858))
          (PORT EN (895:958:1026)(890:944:1003))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x58y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2715_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (883:953:1027)(911:975:1043))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2715_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1026:1075:1126)(1057:1104:1152))
          (PORT EN (1139:1214:1296)(1149:1216:1288))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x45y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (500:530:562)(502:528:556))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2716_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (947:990:1035)(973:1011:1050))
          (PORT EN (533:566:601)(530:558:588))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x62y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2717_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (885:943:1005)(916:971:1031))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2717_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1099:1158:1222)(1134:1186:1243))
          (PORT EN (1062:1137:1216)(1094:1163:1236))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x50y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (592:643:697)(568:608:652))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2718_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1136:1199)(1111:1164:1219))
          (PORT EN (923:985:1052)(912:964:1018))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x46y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2719_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1159:1238:1322)(1175:1246:1323))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2719_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:948:993)(927:962:1002))
          (PORT EN (898:948:1000)(917:960:1007))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x40y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (553:590:631)(561:594:629))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2720_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1042:1097:1155)(1056:1106:1160))
          (PORT EN (894:962:1036)(880:936:999))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x42y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2721_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1263:1359:1463)(1279:1366:1460))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2721_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (826:866:908)(843:881:920))
          (PORT EN (675:723:774)(659:699:742))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x40y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (694:741:789)(705:748:793))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2722_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (790:825:861)(815:844:876))
          (PORT EN (875:930:989)(873:921:973))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (607:652:703)(595:632:672))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2722_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (790:825:861)(815:844:876))
          (PORT EN (875:930:989)(873:921:973))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x50y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2723_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1089:1164:1246)(1092:1158:1231))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2723_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1136:1199)(1111:1164:1219))
          (PORT EN (923:985:1052)(912:964:1018))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x60y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (825:889:957)(824:881:942))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2730_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1123:1179:1238)(1135:1187:1239))
          (PORT EN (935:990:1048)(964:1015:1069))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x38y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (769:822:880)(767:814:865))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2739_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1038:1092)(1024:1069:1114))
          (PORT EN (589:637:689)(593:634:676))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2739_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (833:904:977)(851:915:982))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2739_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (987:1038:1092)(1024:1069:1114))
          (PORT EN (589:637:689)(593:634:676))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x32y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (214:229:246)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2741_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (745:785:826)(762:799:839))
          (PORT EN (981:1038:1099)(997:1046:1101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (917:974:1036)(941:994:1054))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2741_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (745:785:826)(762:799:839))
          (PORT EN (981:1038:1099)(997:1046:1101))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x30y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (217:235:254)(209:225:242))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2743_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:866:917)(836:878:924))
          (PORT EN (1015:1073:1134)(1044:1096:1151))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2743_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (650:700:750)(646:689:735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2743_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (819:866:917)(836:878:924))
          (PORT EN (1015:1073:1134)(1044:1096:1151))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x21y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (203:218:234)(199:213:227))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2745_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (595:623:653)(598:624:653))
          (PORT EN (963:1029:1100)(966:1022:1081))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (806:859:914)(826:877:931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2745_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (595:623:653)(598:624:653))
          (PORT EN (963:1029:1100)(966:1022:1081))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (596:644:695)(588:629:672))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2747_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (538:566:595)(541:566:592))
          (PORT EN (1103:1189:1280)(1117:1192:1270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2747_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (467:496:529)(457:482:507))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2747_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (538:566:595)(541:566:592))
          (PORT EN (1103:1189:1280)(1117:1192:1270))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (217:234:251)(201:214:228))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2749_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (522:550:579)(525:550:576))
          (PORT EN (1074:1156:1243)(1064:1138:1215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2749_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (313:334:357)(317:337:358))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2749_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (522:550:579)(525:550:576))
          (PORT EN (1074:1156:1243)(1064:1138:1215))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (213:228:244)(208:221:235))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2751_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (536:562:588)(543:565:588))
          (PORT EN (696:749:806)(695:742:790))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2751_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (305:324:345)(301:317:333))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2751_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (536:562:588)(543:565:588))
          (PORT EN (696:749:806)(695:742:790))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x13y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (220:234:250)(203:214:227))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2753_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (890:943:1001)(883:927:977))
          (PORT EN (776:827:882)(800:847:896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2753_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (321:343:367)(315:334:353))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2753_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (890:943:1001)(883:927:977))
          (PORT EN (776:827:882)(800:847:896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (201:215:231)(187:197:208))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2755_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (539:565:593)(542:565:590))
          (PORT EN (675:719:766)(689:728:769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2755_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (328:350:374)(331:353:377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2755_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (539:565:593)(542:565:590))
          (PORT EN (675:719:766)(689:728:769))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (596:644:695)(588:629:672))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2757_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (538:566:595)(541:566:592))
          (PORT EN (620:667:717)(610:649:691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (698:745:795)(702:742:786))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2757_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (538:566:595)(541:566:592))
          (PORT EN (620:667:717)(610:649:691))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (214:227:242)(202:212:223))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2759_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:848:898)(803:844:889))
          (PORT EN (578:616:656)(584:616:650))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (638:675:715)(646:681:717))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2759_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (801:848:898)(803:844:889))
          (PORT EN (578:616:656)(584:616:650))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (217:235:254)(209:225:242))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2761_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (792:840:891)(790:833:879))
          (PORT EN (781:836:891)(789:836:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2761_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (321:347:373)(315:336:358))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2761_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (792:840:891)(790:833:879))
          (PORT EN (781:836:891)(789:836:886))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (632:685:740)(640:687:737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2763_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (810:858:910)(811:853:899))
          (PORT EN (682:727:774)(696:734:776))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2763_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (335:358:381)(328:346:366))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2763_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (810:858:910)(811:853:899))
          (PORT EN (682:727:774)(696:734:776))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (208:223:238)(203:216:230))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2765_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
          (PORT EN (710:763:818)(706:751:798))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2765_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (568:611:656)(571:605:641))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2765_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (535:565:597)(544:571:601))
          (PORT EN (710:763:818)(706:751:798))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x32y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (219:233:249)(204:214:225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2767_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:795:834)(780:814:851))
          (PORT EN (533:563:596)(528:551:577))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2767_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (864:929:998)(863:917:977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2767_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (760:795:834)(780:814:851))
          (PORT EN (533:563:596)(528:551:577))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x47y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (583:629:678)(576:615:658))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2769_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1030:1086:1143)(1054:1101:1150))
          (PORT EN (937:1008:1082)(960:1021:1085))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x19y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (620:671:724)(605:651:697))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2819_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (781:833:888)(783:829:877))
          (PORT EN (644:695:749)(652:699:750))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2819_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (331:357:383)(336:360:385))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2819_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (781:833:888)(783:829:877))
          (PORT EN (644:695:749)(652:699:750))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x22y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2821_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (424:458:496)(416:444:474))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2821_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (640:676:715)(647:678:713))
          (PORT EN (424:456:488)(409:434:461))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1194:1274:1356)(1211:1280:1353))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2840_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (932:973:1016)(950:984:1021))
          (PORT EN (1250:1329:1414)(1279:1348:1423))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2840_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1146:1232:1322)(1158:1232:1311))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2840_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (932:973:1016)(950:984:1021))
          (PORT EN (1250:1329:1414)(1279:1348:1423))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1110:1175:1242)(1155:1214:1277))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2842_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:948:993)(927:962:1002))
          (PORT EN (858:915:975)(852:899:951))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2842_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1573:1676:1786)(1628:1724:1823))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2842_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (907:948:993)(927:962:1002))
          (PORT EN (858:915:975)(852:899:951))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x44y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1170:1249:1330)(1223:1296:1375))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2844_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:847:886)(834:867:903))
          (PORT EN (805:857:911)(818:864:915))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1155:1229:1304)(1208:1273:1344))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2844_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:847:886)(834:867:903))
          (PORT EN (805:857:911)(818:864:915))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x44y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2846_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1171:1249:1332)(1213:1284:1359))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2846_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:993:1041)(962:1004:1048))
          (PORT EN (689:732:778)(691:726:763))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1124:1200:1281)(1164:1231:1303))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2846_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (946:993:1041)(962:1004:1048))
          (PORT EN (689:732:778)(691:726:763))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x60y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (411:433:457)(405:423:444))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2847_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (983:1030:1080)(1015:1060:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2847_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (219:235:253)(214:228:244))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2847_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (983:1030:1080)(1015:1060:1106))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x60y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (334:360:387)(324:344:365))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2849_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1128:1184)(1087:1134:1185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2849_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (427:460:493)(416:443:472))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2849_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1076:1128:1184)(1087:1134:1185))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x54y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (749:803:862)(755:805:858))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2851_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1181:1246:1316)(1210:1271:1338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2851_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (315:341:369)(309:331:354))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2851_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1181:1246:1316)(1210:1271:1338))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x49y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1376:1459:1546)(1429:1503:1582))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2956_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (956:1003:1052)(981:1026:1073))
          (PORT EN (739:782:828)(765:806:848))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x65y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1241:1326:1415)(1286:1366:1451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2957_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (806:838:872)(819:846:875))
          (PORT EN (1161:1219:1280)(1208:1260:1314))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x62y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (839:894:952)(863:917:973))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2958_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:926:966)(901:934:969))
          (PORT EN (1318:1395:1478)(1366:1435:1509))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2958_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1327:1414:1509)(1346:1421:1505))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2958_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (886:926:966)(901:934:969))
          (PORT EN (1318:1395:1478)(1366:1435:1509))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x62y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1275:1371:1472)(1310:1402:1502))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2961_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1371:1442:1519)(1403:1465:1533))
          (PORT EN (1220:1290:1364)(1270:1334:1404))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x55y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1167:1249:1336)(1197:1269:1343))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2962_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1285:1346:1412)(1319:1373:1433))
          (PORT EN (1272:1344:1421)(1304:1370:1444))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2962_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1051:1128:1209)(1068:1135:1208))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2962_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1285:1346:1412)(1319:1373:1433))
          (PORT EN (1272:1344:1421)(1304:1370:1444))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x59y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1337:1425:1517)(1382:1461:1546))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2963_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1287:1346:1409)(1321:1374:1431))
          (PORT EN (1423:1509:1601)(1480:1556:1641))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x51y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1414:1504:1600)(1469:1547:1630))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2965_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1079:1136:1197)(1100:1153:1208))
          (PORT EN (1030:1092:1156)(1073:1128:1186))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1088:1160:1236)(1105:1165:1232))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2965_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1079:1136:1197)(1100:1153:1208))
          (PORT EN (1030:1092:1156)(1073:1128:1186))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x33y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (441:477:515)(451:486:522))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2966_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (747:790:834)(765:807:851))
          (PORT EN (529:565:603)(525:556:589))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x33y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2967_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (738:790:845)(762:812:866))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2967_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (936:986:1037)(966:1010:1056))
          (PORT EN (576:612:651)(575:606:639))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x34y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (407:442:480)(400:431:465))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2968_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (964:1020:1077)(997:1047:1101))
          (PORT EN (602:635:669)(608:636:668))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x33y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2969_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (413:446:481)(413:442:472))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2969_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (820:872:926)(834:880:929))
          (PORT EN (1008:1065:1127)(1022:1072:1129))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x30y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1095:1161:1233)(1116:1176:1241))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2970_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (915:971:1028)(942:991:1044))
          (PORT EN (899:952:1009)(907:952:1003))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x32y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2971_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (702:781:862)(702:786:870))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2971_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (832:882:933)(847:894:943))
          (PORT EN (554:593:633)(563:596:631))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x28y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1018:1087:1159)(1042:1105:1173))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2972_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (717:756:796)(732:770:810))
          (PORT EN (860:915:970)(862:909:959))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x25y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (891:945:1004)(897:946:1001))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2973_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:753:793)(732:767:803))
          (PORT EN (944:1003:1064)(943:993:1047))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2973_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (803:855:910)(830:879:931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2973_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (716:753:793)(732:767:803))
          (PORT EN (944:1003:1064)(943:993:1047))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x29y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2974_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (691:737:788)(711:754:802))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2974_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (731:768:807)(746:783:821))
          (PORT EN (760:803:847)(753:791:831))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x57y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (617:661:708)(613:656:701))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2981_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1288:1348:1412)(1319:1371:1429))
          (PORT EN (787:836:889)(798:845:896))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x48y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (214:229:246)(199:210:223))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2984_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (965:1007:1051)(988:1025:1065))
          (PORT EN (1307:1385:1466)(1366:1435:1511))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1112:1200:1291)(1153:1231:1316))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2984_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (965:1007:1051)(988:1025:1065))
          (PORT EN (1307:1385:1466)(1366:1435:1511))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x23y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (619:667:718)(630:673:720))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2986_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (664:701:738)(663:694:727))
          (PORT EN (985:1046:1109)(999:1053:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2986_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (711:759:810)(730:774:822))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2986_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (664:701:738)(663:694:727))
          (PORT EN (985:1046:1109)(999:1053:1113))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (617:661:709)(606:645:688))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2988_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (538:566:595)(541:566:592))
          (PORT EN (848:905:964)(860:911:966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2988_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (243:256:270)(234:246:258))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2988_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (538:566:595)(541:566:592))
          (PORT EN (848:905:964)(860:911:966))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x13y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (313:331:351)(307:321:338))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2990_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (550:578:608)(558:584:613))
          (PORT EN (619:666:716)(628:672:719))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (415:449:484)(405:430:458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2990_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (550:578:608)(558:584:613))
          (PORT EN (619:666:716)(628:672:719))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x13y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (597:643:691)(587:627:671))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2992_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (544:567:592)(548:570:594))
          (PORT EN (831:897:964)(843:903:969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2992_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (432:457:483)(433:455:479))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2992_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (544:567:592)(548:570:594))
          (PORT EN (831:897:964)(843:903:969))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (201:215:231)(187:197:208))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2994_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (539:565:593)(542:565:590))
          (PORT EN (739:795:853)(756:808:864))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2994_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (521:556:594)(521:550:583))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2994_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (539:565:593)(542:565:590))
          (PORT EN (739:795:853)(756:808:864))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (583:625:671)(577:614:654))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2996_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (558:580:603)(565:586:607))
          (PORT EN (659:706:754)(674:720:768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (539:577:619)(544:578:614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2996_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (558:580:603)(565:586:607))
          (PORT EN (659:706:754)(674:720:768))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (812:869:930)(819:870:924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2998_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (630:665:703)(633:664:699))
          (PORT EN (439:469:501)(442:472:504))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (346:372:399)(344:368:394))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2998_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (630:665:703)(633:664:699))
          (PORT EN (439:469:501)(442:472:504))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (218:237:257)(212:229:248))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3000_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (788:832:878)(785:823:865))
          (PORT EN (824:882:943)(838:890:946))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3000_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (509:549:590)(512:549:587))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3000_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (788:832:878)(785:823:865))
          (PORT EN (824:882:943)(838:890:946))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (590:634:683)(592:634:678))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3002_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:792:837)(764:804:847))
          (PORT EN (808:873:943)(798:856:919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3002_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (223:238:253)(218:231:244))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3002_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (749:792:837)(764:804:847))
          (PORT EN (808:873:943)(798:856:919))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x14y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (760:807:858)(757:802:850))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3004_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (558:580:603)(565:586:607))
          (PORT EN (832:886:943)(856:906:961))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3004_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (353:381:411)(354:379:405))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3004_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (558:580:603)(565:586:607))
          (PORT EN (832:886:943)(856:906:961))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x13y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (591:639:689)(583:626:671))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3006_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:575:599)(559:579:601))
          (PORT EN (534:575:617)(536:573:613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3006_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (508:548:589)(511:546:583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3006_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (553:575:599)(559:579:601))
          (PORT EN (534:575:617)(536:573:613))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (219:236:254)(205:218:232))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (184:196:209)(188:207:226))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3008_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (634:666:699)(636:663:693))
          (PORT EN (636:680:727)(650:694:739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3008_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (322:344:367)(316:334:352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3008_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (634:666:699)(636:663:693))
          (PORT EN (636:680:727)(650:694:739))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x15y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (808:867:929)(816:869:927))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3010_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (627:663:700)(629:660:694))
          (PORT EN (761:813:867)(780:832:887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (873:931:992)(902:956:1015))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3010_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (627:663:700)(629:660:694))
          (PORT EN (761:813:867)(780:832:887))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x22y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (798:850:903)(814:861:912))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3012_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (640:676:715)(647:678:713))
          (PORT EN (423:450:479)(417:440:464))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3012_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (631:706:783)(636:705:777))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3012_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (640:676:715)(647:678:713))
          (PORT EN (423:450:479)(417:440:464))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_///AND/D    Pos: x44y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3014_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (588:629:671)(602:640:679))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3014_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (812:847:886)(834:867:903))
          (PORT EN (722:758:795)(744:775:810))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x70y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (217:235:254)(209:225:242))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3064_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (763:794:825)(782:809:838))
          (PORT EN (520:557:595)(502:530:560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3064_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (318:340:363)(311:329:349))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3064_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (763:794:825)(782:809:838))
          (PORT EN (520:557:595)(502:530:560))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D///    Pos: x67y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (328:349:372)(321:338:356))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3066_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (958:1008:1061)(992:1036:1085))
          (PORT EN (540:577:614)(531:561:593))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x37y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (873:934:998)(884:940:1000))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3098_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (815:856:900)(833:872:914))
          (PORT EN (759:808:859)(778:823:871))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3098_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1166:1240:1319)(1181:1252:1327))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3098_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (815:856:900)(833:872:914))
          (PORT EN (759:808:859)(778:823:871))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x43y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1088:1153:1221)(1132:1194:1258))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (922:971:1023)(935:981:1028))
          (PORT EN (515:552:590)(524:559:598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1096:1163:1235)(1145:1208:1273))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3100_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (922:971:1023)(935:981:1028))
          (PORT EN (515:552:590)(524:559:598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x41y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1227:1320:1417)(1250:1335:1426))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (146:155:164)(143:159:176))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3102_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:944:992)(924:963:1002))
          (PORT EN (618:654:693)(634:669:707))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1290:1367:1452)(1311:1378:1453))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (202:223:244)(202:230:259))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3102_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (899:944:992)(924:963:1002))
          (PORT EN (618:654:693)(634:669:707))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x43y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1270:1362:1460)(1290:1371:1459))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3104_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (817:848:882)(838:867:898))
          (PORT EN (716:767:820)(722:768:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1263:1359:1460)(1284:1368:1459))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3104_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (817:848:882)(838:867:898))
          (PORT EN (716:767:820)(722:768:818))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x43y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (637:681:726)(649:687:728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3105_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:932:979)(900:939:980))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (344:368:393)(342:365:388))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (227:250:272)(224:251:278))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3105_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (888:932:979)(900:939:980))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x43y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (592:635:683)(588:628:672))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (181:189:198)(179:197:216))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3107_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (794:826:860)(815:845:877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (916:977:1043)(931:986:1045))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (208:233:258)(219:247:276))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3107_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (794:826:860)(815:845:877))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_AND/D//AND/D    Pos: x46y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (822:891:963)(828:890:956))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (148:160:173)(152:169:186))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3109_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (932:973:1016)(950:984:1021))
        // delay pathes of CPE part
          (IOPATH CLK OUT (257:263:272)(301:311:321))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1151:1226:1306)(1188:1256:1327))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (233:258:283)(237:264:292))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3109_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (932:973:1016)(950:984:1021))
        // delay pathes of CPE part
          (IOPATH CLK OUT (252:258:267)(298:308:318))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (236:236:236))
        (WIDTH (negedge CLK) (118:118:118))
        (WIDTH (posedge CLK) (118:118:118))
        (WIDTH (negedge SR) (118:118:118))
        (WIDTH (posedge SR) (118:118:118))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (posedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (SETUPHOLD (negedge EN) (posedge CLK) (59:59:59) (59:59:59))
        (RECREM (posedge SR) (posedge CLK) (118:118:118) (118:118:118))
     )
  )
 // C_MX4b////    Pos: x51y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1004:1067:1133)(1026:1081:1142))
          (PORT IN3 (1089:1164:1245)(1129:1197:1269))
          (PORT IN5 (818:882:949)(817:875:937))
          (PORT IN6 (874:943:1016)(889:949:1015))
          (PORT IN7 (803:858:915)(812:860:914))
          (PORT IN8 (716:764:814)(734:779:826))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x52y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (907:966:1026)(927:979:1035))
          (PORT IN3 (673:719:765)(677:717:761))
          (PORT IN5 (889:944:1004)(899:954:1010))
          (PORT IN6 (514:553:595)(522:557:594))
          (PORT IN7 (923:977:1036)(937:988:1044))
          (PORT IN8 (417:449:482)(416:444:473))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x13y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (408:437:470)(407:435:465))
          (PORT IN3 (413:443:475)(414:440:468))
          (PORT IN5 (509:541:576)(520:552:585))
          (PORT IN7 (420:454:491)(418:448:481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x17y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (484:526:570)(469:506:545))
          (PORT IN3 (226:242:258)(220:233:247))
          (PORT IN6 (687:735:788)(679:718:762))
          (PORT IN8 (312:338:364)(305:327:350))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x17y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (496:538:584)(480:519:560))
          (PORT IN3 (689:738:791)(688:733:781))
          (PORT IN5 (325:350:376)(324:348:375))
          (PORT IN7 (880:940:1003)(892:946:1004))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x16y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (329:350:374)(328:349:371))
          (PORT IN3 (352:374:396)(355:373:394))
          (PORT IN5 (721:772:827)(713:757:805))
          (PORT IN7 (732:782:837)(731:778:828))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x48y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (854:921:991)(866:924:989))
          (PORT IN4 (605:643:681)(612:646:681))
          (PORT IN5 (449:483:518)(450:478:508))
          (PORT IN6 (1174:1255:1343)(1205:1277:1353))
          (PORT IN7 (1029:1088:1150)(1066:1123:1183))
          (PORT IN8 (890:939:992)(927:970:1017))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x46y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (849:917:991)(871:938:1010))
          (PORT IN4 (1153:1223:1301)(1175:1242:1313))
          (PORT IN5 (650:698:748)(669:712:758))
          (PORT IN6 (803:865:929)(837:895:956))
          (PORT IN7 (310:333:357)(294:310:328))
          (PORT IN8 (892:951:1014)(918:970:1027))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x47y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (909:985:1065)(932:1007:1086))
          (PORT IN4 (585:621:659)(593:626:662))
          (PORT IN5 (981:1046:1115)(1011:1069:1130))
          (PORT IN6 (713:766:823)(733:788:846))
          (PORT IN7 (945:1007:1070)(986:1043:1103))
          (PORT IN8 (631:673:717)(628:665:703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x49y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:813:876)(758:809:866))
          (PORT IN4 (509:539:570)(509:535:562))
          (PORT IN5 (769:822:880)(793:842:893))
          (PORT IN6 (746:801:860)(738:785:835))
          (PORT IN7 (1396:1506:1621)(1414:1508:1609))
          (PORT IN8 (485:520:558)(485:513:544))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x53y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (332:357:383)(317:334:352))
          (PORT IN4 (336:357:380)(336:357:380))
          (PORT IN5 (883:946:1013)(894:948:1008))
          (PORT IN6 (806:864:926)(829:879:933))
          (PORT IN7 (1157:1241:1331)(1192:1266:1345))
          (PORT IN8 (915:976:1043)(937:992:1054))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x52y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (702:754:811)(686:729:778))
          (PORT IN4 (1507:1637:1774)(1545:1660:1785))
          (PORT IN5 (955:1031:1111)(948:1012:1080))
          (PORT IN6 (709:765:825)(695:743:794))
          (PORT IN7 (1091:1164:1242)(1100:1162:1229))
          (PORT IN8 (1073:1131:1193)(1115:1167:1225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x48y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:813:874)(760:810:865))
          (PORT IN4 (513:545:577)(516:543:573))
          (PORT IN5 (1079:1173:1271)(1106:1196:1289))
          (PORT IN6 (805:856:910)(833:880:932))
          (PORT IN7 (923:987:1054)(931:983:1041))
          (PORT IN8 (769:827:889)(798:852:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x46y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:841:912)(798:862:931))
          (PORT IN4 (607:646:687)(617:654:693))
          (PORT IN5 (935:992:1054)(960:1009:1063))
          (PORT IN6 (930:994:1065)(955:1018:1082))
          (PORT IN7 (1111:1191:1275)(1121:1189:1264))
          (PORT IN8 (718:777:839)(736:790:845))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x49y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1209:1297:1392)(1223:1300:1383))
          (PORT IN4 (607:646:688)(597:628:662))
          (PORT IN5 (709:752:796)(710:750:793))
          (PORT IN6 (618:663:711)(606:644:683))
          (PORT IN7 (992:1063:1138)(1022:1090:1164))
          (PORT IN8 (482:516:554)(484:514:546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x18y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (317:344:372)(309:332:356))
          (PORT IN3 (514:542:574)(511:537:566))
          (PORT IN5 (439:465:495)(446:473:500))
          (PORT IN7 (421:453:485)(417:446:476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x18y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (488:530:573)(498:537:578))
          (PORT IN3 (420:450:482)(418:443:471))
          (PORT IN5 (603:647:693)(616:657:699))
          (PORT IN7 (542:579:619)(554:590:629))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x70y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (421:454:489)(410:437:465))
          (PORT IN4 (420:451:483)(417:446:478))
          (PORT IN5 (225:241:258)(210:221:233))
          (PORT IN6 (219:236:254)(204:216:229))
          (PORT IN7 (739:780:825)(748:784:822))
          (PORT IN8 (326:351:377)(320:338:356))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x66y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (234:252:270)(227:242:258))
          (PORT IN2 (442:472:504)(451:478:508))
          (PORT IN4 (211:228:246)(206:222:238))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x65y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (606:647:692)(598:635:676))
          (PORT IN4 (249:266:285)(243:259:276))
          (PORT IN6 (762:817:876)(781:833:888))
          (PORT IN7 (436:463:493)(437:459:484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x67y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (220:235:250)(212:225:240))
          (PORT IN4 (314:339:365)(304:326:349))
          (PORT IN5 (919:981:1047)(947:1006:1068))
          (PORT IN6 (785:840:902)(789:840:895))
          (PORT IN7 (817:868:922)(829:873:920))
          (PORT IN8 (614:649:687)(622:654:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x69y48
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (492:528:567)(482:514:549))
          (PORT IN4 (404:433:463)(400:427:455))
          (PORT IN5 (1001:1060:1121)(1003:1054:1111))
          (PORT IN6 (422:451:481)(436:464:492))
          (PORT IN7 (875:933:995)(868:916:969))
          (PORT IN8 (604:647:694)(612:651:695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x63y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (612:653:698)(607:645:686))
          (PORT IN4 (331:356:384)(324:345:367))
          (PORT IN5 (447:479:515)(445:474:503))
          (PORT IN6 (813:871:934)(836:889:947))
          (PORT IN7 (726:775:826)(744:789:837))
          (PORT IN8 (243:261:280)(240:256:274))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x65y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (506:541:581)(495:526:560))
          (PORT IN4 (496:534:573)(499:535:572))
          (PORT IN5 (535:564:594)(546:572:599))
          (PORT IN6 (561:609:658)(564:606:650))
          (PORT IN7 (539:577:616)(548:581:617))
          (PORT IN8 (327:351:375)(328:352:376))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x66y45
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (314:342:371)(315:342:370))
          (PORT IN4 (224:240:257)(210:221:233))
          (PORT IN5 (568:613:658)(561:600:642))
          (PORT IN6 (211:224:237)(200:209:219))
          (PORT IN7 (538:579:621)(543:578:616))
          (PORT IN8 (587:626:670)(594:632:672))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x70y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (421:452:485)(421:448:477))
          (PORT IN4 (313:335:358)(304:322:343))
          (PORT IN5 (533:569:608)(545:579:616))
          (PORT IN6 (317:339:363)(310:329:350))
          (PORT IN7 (611:650:691)(624:659:697))
          (PORT IN8 (302:325:349)(294:313:335))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (517:551:589)(505:536:570))
          (PORT IN4 (438:469:503)(439:466:494))
          (PORT IN5 (773:822:873)(781:826:873))
          (PORT IN6 (431:463:498)(430:460:491))
          (PORT IN7 (749:800:854)(742:785:833))
          (PORT IN8 (532:562:595)(540:570:603))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x63y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (638:687:740)(634:680:731))
          (PORT IN4 (465:499:534)(458:484:512))
          (PORT IN5 (911:970:1031)(934:987:1042))
          (PORT IN6 (321:346:372)(313:333:355))
          (PORT IN7 (636:685:736)(649:693:743))
          (PORT IN8 (603:637:672)(608:640:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x20y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (343:364:386)(339:359:381))
          (PORT IN3 (1001:1068:1138)(1006:1066:1133))
          (PORT IN6 (849:902:960)(858:904:954))
          (PORT IN7 (451:480:510)(447:471:497))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x18y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (834:891:951)(857:911:969))
          (PORT IN4 (326:348:372)(320:338:358))
          (PORT IN6 (865:922:984)(885:939:998))
          (PORT IN7 (327:354:382)(319:340:363))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_XOR////    Pos: x63y51
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (432:459:488)(434:458:485))
          (PORT IN7 (237:256:276)(222:235:248))
          (PORT IN8 (823:877:937)(830:880:934))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x62y51
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1100:1181:1269)(1133:1210:1294))
          (PORT IN4 (422:448:476)(421:443:468))
          (PORT IN6 (417:443:473)(417:440:465))
          (PORT IN7 (337:362:389)(330:349:368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x66y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (678:730:785)(676:722:772))
          (PORT IN4 (576:619:667)(579:621:667))
          (PORT IN5 (323:344:365)(323:342:363))
          (PORT IN6 (211:224:237)(200:209:219))
          (PORT IN7 (441:469:498)(430:449:472))
          (PORT IN8 (643:697:755)(629:676:724))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (574:620:667)(558:595:635))
          (PORT IN4 (426:458:490)(429:457:488))
          (PORT IN5 (546:582:622)(553:586:620))
          (PORT IN6 (521:557:594)(509:542:576))
          (PORT IN7 (504:537:574)(484:509:539))
          (PORT IN8 (422:459:499)(422:454:490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (754:813:875)(757:812:871))
          (PORT IN4 (709:762:821)(701:751:803))
          (PORT IN5 (341:362:385)(343:362:382))
          (PORT IN6 (949:1021:1099)(975:1040:1110))
          (PORT IN7 (895:957:1023)(897:947:1002))
          (PORT IN8 (629:664:704)(636:669:703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x66y38
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (595:644:694)(585:626:671))
          (PORT IN4 (510:553:599)(514:553:594))
          (PORT IN5 (511:549:589)(517:551:589))
          (PORT IN6 (429:457:486)(421:442:465))
          (PORT IN7 (848:902:961)(840:887:939))
          (PORT IN8 (418:450:484)(416:443:473))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x65y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (664:715:768)(655:698:744))
          (PORT IN4 (324:348:372)(317:337:359))
          (PORT IN5 (432:452:472)(435:453:473))
          (PORT IN6 (921:991:1063)(922:984:1050))
          (PORT IN7 (1030:1095:1162)(1059:1120:1188))
          (PORT IN8 (701:741:783)(714:752:791))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x66y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (764:820:879)(762:811:864))
          (PORT IN4 (234:252:270)(221:235:250))
          (PORT IN5 (476:516:559)(459:495:533))
          (PORT IN6 (624:656:692)(633:665:699))
          (PORT IN7 (631:677:725)(638:678:721))
          (PORT IN8 (818:871:930)(810:860:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x64y39
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (821:880:942)(826:878:935))
          (PORT IN4 (439:474:511)(442:473:506))
          (PORT IN5 (827:877:929)(837:880:927))
          (PORT IN6 (323:346:370)(316:335:355))
          (PORT IN7 (225:238:252)(212:222:232))
          (PORT IN8 (416:446:479)(413:440:469))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x63y40
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (893:950:1009)(913:963:1018))
          (PORT IN4 (378:404:431)(363:384:405))
          (PORT IN5 (766:813:866)(760:801:844))
          (PORT IN6 (555:594:635)(556:589:625))
          (PORT IN7 (370:398:427)(363:388:414))
          (PORT IN8 (615:654:696)(623:664:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_XOR////    Pos: x26y53
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (218:235:253)(211:227:244))
          (PORT IN6 (676:725:777)(666:708:752))
          (PORT IN8 (892:967:1044)(904:967:1034))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x26y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (336:357:378)(328:346:365))
          (PORT IN4 (442:473:506)(440:467:496))
          (PORT IN6 (795:851:912)(791:841:895))
          (PORT IN7 (701:746:795)(693:734:779))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x43y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (503:545:589)(511:548:589))
          (PORT IN4 (822:879:942)(832:880:934))
          (PORT IN5 (422:457:493)(424:453:486))
          (PORT IN6 (635:675:717)(646:682:722))
          (PORT IN7 (536:576:618)(544:578:613))
          (PORT IN8 (219:235:251)(206:219:233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x45y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (431:465:499)(441:472:507))
          (PORT IN4 (775:828:885)(782:833:886))
          (PORT IN5 (501:529:561)(501:526:554))
          (PORT IN6 (312:340:369)(304:327:351))
          (PORT IN7 (439:472:506)(448:478:509))
          (PORT IN8 (611:648:689)(617:651:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x41y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (600:646:697)(613:657:706))
          (PORT IN4 (716:765:818)(719:760:806))
          (PORT IN5 (603:653:704)(596:637:682))
          (PORT IN6 (672:716:766)(679:719:759))
          (PORT IN7 (653:695:739)(671:711:753))
          (PORT IN8 (616:650:688)(622:654:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x42y42
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (600:649:701)(616:660:709))
          (PORT IN4 (718:770:827)(723:765:812))
          (PORT IN5 (240:254:270)(234:247:261))
          (PORT IN6 (625:675:726)(628:671:716))
          (PORT IN7 (536:570:606)(534:565:599))
          (PORT IN8 (599:634:674)(603:638:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x43y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (410:443:480)(410:440:473))
          (PORT IN4 (914:973:1038)(928:981:1040))
          (PORT IN5 (306:337:371)(298:327:357))
          (PORT IN6 (318:344:371)(310:331:354))
          (PORT IN7 (507:546:587)(509:542:579))
          (PORT IN8 (852:911:974)(856:908:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x39y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (329:351:375)(332:353:375))
          (PORT IN4 (326:349:374)(320:337:357))
          (PORT IN5 (312:340:371)(303:328:354))
          (PORT IN6 (426:453:483)(425:450:476))
          (PORT IN7 (320:345:371)(314:334:356))
          (PORT IN8 (751:807:867)(776:829:887))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x35y46
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (670:717:769)(668:709:756))
          (PORT IN4 (406:437:470)(413:439:466))
          (PORT IN5 (513:543:574)(514:538:565))
          (PORT IN6 (876:936:998)(892:950:1010))
          (PORT IN7 (758:813:872)(741:787:839))
          (PORT IN8 (604:636:672)(611:642:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x43y52
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (676:736:800)(674:728:785))
          (PORT IN4 (866:926:990)(880:936:998))
          (PORT IN5 (306:337:371)(298:327:357))
          (PORT IN6 (697:744:794)(696:740:787))
          (PORT IN7 (1007:1081:1158)(1001:1066:1134))
          (PORT IN8 (303:331:360)(296:320:345))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x23y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (535:571:609)(541:574:607))
          (PORT IN3 (488:529:571)(486:519:555))
          (PORT IN6 (787:844:906)(795:847:903))
          (PORT IN7 (422:450:480)(413:436:461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x69y62
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (624:664:705)(639:678:719))
          (PORT IN4 (702:751:803)(719:763:811))
          (PORT IN5 (439:470:502)(449:477:506))
          (PORT IN6 (322:346:371)(312:333:354))
          (PORT IN7 (326:350:375)(319:337:356))
          (PORT IN8 (593:625:663)(599:631:667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_XOR////    Pos: x39y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (834:895:959)(867:926:989))
          (PORT IN7 (666:711:759)(651:688:728))
          (PORT IN8 (532:572:613)(523:556:589))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x36y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (792:844:901)(811:858:909))
          (PORT IN4 (699:754:813)(683:728:776))
          (PORT IN6 (329:350:372)(324:341:358))
          (PORT IN7 (508:540:573)(510:537:567))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x55y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (329:352:377)(331:352:375))
          (PORT IN3 (489:530:574)(467:500:537))
          (PORT IN5 (1139:1222:1309)(1155:1230:1310))
          (PORT IN6 (755:809:866)(772:823:876))
          (PORT IN7 (721:765:812)(716:756:800))
          (PORT IN8 (213:229:247)(199:213:227))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x56y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (340:363:387)(340:360:381))
          (PORT IN3 (320:344:370)(304:322:341))
          (PORT IN5 (1038:1106:1176)(1039:1095:1159))
          (PORT IN6 (623:658:696)(620:650:683))
          (PORT IN7 (707:752:800)(711:754:800))
          (PORT IN8 (238:254:271)(233:248:263))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x56y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (234:250:268)(228:242:258))
          (PORT IN3 (591:639:690)(575:615:659))
          (PORT IN5 (1755:1871:1995)(1805:1910:2022))
          (PORT IN6 (436:462:491)(438:466:494))
          (PORT IN7 (730:772:815)(744:783:825))
          (PORT IN8 (358:379:402)(360:380:401))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x53y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (865:923:988)(873:927:984))
          (PORT IN3 (496:532:568)(494:525:558))
          (PORT IN5 (708:763:821)(710:759:811))
          (PORT IN6 (707:757:810)(701:745:792))
          (PORT IN7 (727:767:810)(728:765:805))
          (PORT IN8 (520:554:592)(519:550:583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x53y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (680:729:781)(679:722:767))
          (PORT IN3 (682:736:792)(678:726:780))
          (PORT IN5 (595:644:696)(582:622:665))
          (PORT IN6 (601:639:680)(609:641:677))
          (PORT IN7 (225:240:257)(220:234:249))
          (PORT IN8 (1023:1089:1161)(1046:1110:1181))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x57y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (221:235:249)(216:228:240))
          (PORT IN3 (798:859:925)(796:849:905))
          (PORT IN5 (610:656:703)(610:651:694))
          (PORT IN6 (517:549:584)(518:548:580))
          (PORT IN7 (532:568:607)(528:559:592))
          (PORT IN8 (518:560:603)(515:550:588))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x54y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (486:521:560)(475:505:539))
          (PORT IN3 (695:750:809)(685:733:785))
          (PORT IN5 (351:375:400)(352:376:402))
          (PORT IN6 (308:333:361)(311:335:362))
          (PORT IN7 (332:356:381)(334:356:380))
          (PORT IN8 (323:353:385)(324:356:388))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x53y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (579:620:666)(575:611:652))
          (PORT IN3 (789:851:918)(786:842:903))
          (PORT IN5 (613:646:680)(631:662:699))
          (PORT IN6 (507:550:595)(510:548:586))
          (PORT IN7 (505:541:580)(502:534:568))
          (PORT IN8 (681:732:786)(678:724:775))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_XOR////    Pos: x61y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (839:902:970)(822:872:928))
          (PORT IN7 (888:947:1012)(895:946:1002))
          (PORT IN8 (1220:1307:1404)(1245:1326:1414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x61y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (615:664:716)(594:634:677))
          (PORT IN4 (892:964:1040)(886:946:1011))
          (PORT IN6 (516:558:603)(499:535:573))
          (PORT IN7 (654:698:743)(666:705:748))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x40y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (841:899:962)(846:898:953))
          (PORT IN3 (447:483:522)(449:478:508))
          (PORT IN5 (226:242:260)(212:225:239))
          (PORT IN6 (224:237:252)(210:221:233))
          (PORT IN7 (349:370:393)(354:374:396))
          (PORT IN8 (619:654:692)(630:662:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x37y58
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (901:951:1007)(927:975:1025))
          (PORT IN3 (603:651:700)(615:657:701))
          (PORT IN5 (505:546:591)(510:549:590))
          (PORT IN6 (833:888:946)(841:888:939))
          (PORT IN7 (315:341:369)(309:330:351))
          (PORT IN8 (482:514:551)(480:511:544))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x37y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:594:642)(553:598:644))
          (PORT IN3 (544:588:636)(548:585:624))
          (PORT IN5 (1060:1142:1230)(1071:1146:1225))
          (PORT IN6 (806:850:900)(834:878:926))
          (PORT IN7 (533:569:608)(530:560:591))
          (PORT IN8 (523:557:594)(533:564:597))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x32y55
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (409:440:474)(401:425:452))
          (PORT IN3 (791:857:929)(783:838:900))
          (PORT IN5 (444:477:512)(424:446:471))
          (PORT IN6 (1077:1145:1217)(1113:1175:1242))
          (PORT IN7 (907:962:1022)(919:971:1030))
          (PORT IN8 (727:774:823)(743:784:827))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x33y59
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (626:680:737)(620:669:721))
          (PORT IN3 (629:683:738)(638:685:735))
          (PORT IN5 (351:373:397)(352:372:394))
          (PORT IN6 (673:725:782)(656:700:747))
          (PORT IN7 (308:330:353)(301:320:341))
          (PORT IN8 (722:773:828)(725:771:820))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x35y60
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (600:652:707)(598:644:693))
          (PORT IN3 (720:779:839)(734:786:842))
          (PORT IN5 (306:337:370)(298:326:356))
          (PORT IN6 (617:661:707)(603:642:683))
          (PORT IN7 (510:545:580)(510:541:574))
          (PORT IN8 (322:351:382)(314:336:358))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x35y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (421:446:472)(430:453:477))
          (PORT IN3 (706:765:828)(704:755:809))
          (PORT IN5 (686:731:779)(701:744:787))
          (PORT IN6 (515:542:572)(516:540:566))
          (PORT IN7 (532:566:602)(530:560:591))
          (PORT IN8 (424:457:491)(414:439:468))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x34y61
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (444:484:527)(443:483:523))
          (PORT IN3 (320:341:364)(306:321:338))
          (PORT IN5 (599:642:686)(593:628:666))
          (PORT IN6 (211:224:237)(200:209:219))
          (PORT IN7 (444:472:502)(444:470:497))
          (PORT IN8 (507:545:587)(509:540:575))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x17y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (947:1012:1080)(973:1033:1100))
          (PORT IN3 (314:338:363)(306:326:348))
          (PORT IN6 (1056:1129:1207)(1081:1149:1222))
          (PORT IN7 (494:527:564)(472:499:528))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x35y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (789:844:904)(814:865:921))
          (PORT IN4 (570:608:649)(587:624:663))
          (PORT IN5 (852:909:969)(878:932:989))
          (PORT IN6 (594:639:688)(585:627:670))
          (PORT IN7 (422:456:491)(416:444:474))
          (PORT IN8 (748:808:873)(761:817:875))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a3219)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (475:476:478)(480:481:483))
    )))
 // IBF    Pos: x161y49
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a3220)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (475:476:478)(480:481:483))
    )))
 // OBF    Pos: x0y51
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a3221)
      (DELAY
        (ABSOLUTE
          (PORT A (258:259:261)(261:267:273))
// internal delay pathes
          (IOPATH A O (592:592:592)(592:592:592))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
 // FPGA_RAM    Pos: x33y33
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a3223)
      (DELAY
        (ABSOLUTE
          (IOPATH CLOCK1 DOB[27] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[26] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[25] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[24] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[23] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[22] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[21] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[20] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[7] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[6] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[5] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[4] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[3] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[2] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[1] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[0] (1343:1535:1727)(1323:1522:1722))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[39]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[39]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (WIDTH (negedge CLOCK1) (273:273:273)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (273:273:273)) // merged_entry: 14
        ))
 // C_///AND/    Pos: x27y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1307:1389:1474)(1348:1421:1498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3224_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // FPGA_RAM    Pos: x33y1
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a3225)
      (DELAY
        (ABSOLUTE
          (IOPATH CLOCK1 DOB[27] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[26] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[25] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[24] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[23] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[22] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[21] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[20] (1343:1535:1727)(1323:1522:1722))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[39]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[39]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (WIDTH (negedge CLOCK1) (273:273:273)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (273:273:273)) // merged_entry: 14
        ))
 // FPGA_RAM    Pos: x33y17
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a3226)
      (DELAY
        (ABSOLUTE
          (IOPATH CLOCK1 DOB[27] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[26] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[25] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[24] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[23] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[22] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[21] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[20] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[7] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[6] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[5] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[4] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[3] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[2] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[1] (1343:1535:1727)(1323:1522:1722))
          (IOPATH CLOCK1 DOB[0] (1343:1535:1727)(1323:1522:1722))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (negedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[0]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[0]) (posedge CLOCK1) (382:468:555)(-77:67:212)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB0[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB0[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLOCK1) (45:392:740)(-342:3:348)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[39]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[19]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[19]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[18]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[18]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[17]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[17]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[16]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[16]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[15]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[15]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[14]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[14]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[13]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[13]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[12]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[12]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[11]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[11]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[10]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[10]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[7]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[7]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[6]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[6]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[5]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[5]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[4]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[4]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[3]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[3]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[2]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[2]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[1]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[1]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (negedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[0]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[0]) (posedge CLOCK1) (134:365:596)(-252:71:395)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[39]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[19]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[19]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[18]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[18]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[17]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[17]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[16]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[16]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[15]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[15]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[14]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[14]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[13]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[13]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[12]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[12]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[11]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[11]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (negedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[10]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[10]) (posedge CLOCK1) (80:397:714)(-353:35:424)) // merged_entry: 12
          (WIDTH (negedge CLOCK1) (273:273:273)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (273:273:273)) // merged_entry: 14
        ))
 // C_///AND/    Pos: x27y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3227_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1029:1094:1164)(1066:1123:1185))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3227_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x53y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3228_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (540:583:626)(553:594:637))
          (PORT IN7 (936:994:1056)(946:998:1055))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a3229)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (928:931:934)(881:885:889))
          (IOPATH CLK0 PCLK1 (928:931:934)(881:885:889))
    )))
 // C_///AND/    Pos: x52y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (315:339:365)(305:326:349))
          (PORT IN4 (698:751:808)(685:731:783))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_////RAM_I2    Pos: x1y128
 // C_AND////    Pos: x28y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (806:858:912)(828:874:925))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3237_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1292:1387:1486)(1285:1361:1441))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3238_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (917:970:1027)(948:998:1053))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3239_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1218:1304:1395)(1257:1337:1419))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3240_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x65y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3241_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (312:336:362)(298:314:333))
          (PORT IN3 (856:908:964)(877:924:977))
          (PORT IN4 (619:663:710)(605:643:684))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x28y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (977:1044:1117)(1004:1066:1129))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3242_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_OR////    Pos: x64y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (652:697:745)(663:705:751))
          (PORT IN4 (419:444:469)(418:439:461))
          (PORT IN5 (453:488:525)(462:495:529))
          (PORT IN6 (316:337:359)(303:317:333))
          (PORT IN8 (552:593:634)(552:588:628))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3244_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (944:997:1052)(980:1027:1079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3244_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_OR////    Pos: x45y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (721:771:823)(720:762:807))
          (PORT IN2 (1089:1173:1265)(1099:1175:1260))
          (PORT IN3 (588:637:688)(579:619:662))
          (PORT IN5 (805:864:927)(819:870:927))
          (PORT IN6 (1232:1331:1432)(1269:1359:1453))
          (PORT IN8 (1328:1414:1510)(1371:1452:1536))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_OR////    Pos: x52y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (775:832:892)(767:816:872))
          (PORT IN3 (531:571:614)(525:557:592))
          (PORT IN4 (794:842:893)(825:872:920))
          (PORT IN6 (232:251:271)(225:242:261))
          (PORT IN7 (1275:1351:1433)(1308:1378:1455))
          (PORT IN8 (588:630:675)(574:609:648))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x48y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (716:769:825)(739:787:837))
          (PORT IN2 (902:967:1038)(914:973:1037))
          (PORT IN4 (1016:1084:1158)(1050:1114:1181))
          (PORT IN5 (596:640:686)(590:628:671))
          (PORT IN6 (718:771:827)(718:764:813))
          (PORT IN7 (327:350:374)(320:339:360))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (711:755:799)(731:770:814))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3250_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (946:1003:1066)(972:1023:1079))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3251_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_XOR////    Pos: x16y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (562:599:638)(580:613:649))
          (PORT IN6 (811:864:920)(815:864:920))
          (PORT IN8 (245:258:273)(238:250:264))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x16y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3254_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:831:888)(790:838:892))
          (PORT IN3 (798:856:917)(782:829:879))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x17y61
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (804:871:941)(784:841:900))
          (PORT IN2 (730:788:850)(744:794:847))
          (PORT IN4 (342:362:383)(343:362:383))
          (PORT IN6 (505:545:586)(511:547:586))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x16y58
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3256_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (228:242:257)(214:225:236))
          (PORT IN3 (935:997:1062)(962:1017:1078))
          (PORT IN4 (899:959:1023)(896:948:1004))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x19y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (900:962:1027)(918:974:1036))
          (PORT IN8 (316:340:366)(316:339:365))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (413:435:459)(399:419:442))
          (PORT IN2 (337:361:386)(338:360:382))
          (PORT IN3 (498:532:569)(501:531:562))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_OR////    Pos: x17y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:818:878)(770:820:873))
          (PORT IN2 (818:866:919)(847:894:945))
          (PORT IN4 (515:556:599)(510:544:580))
          (PORT IN5 (668:714:762)(678:718:760))
          (PORT IN6 (878:937:998)(901:954:1012))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x17y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (320:340:361)(321:340:361))
          (PORT IN5 (679:728:783)(688:737:789))
          (PORT IN6 (908:966:1029)(930:984:1042))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_OR////    Pos: x14y59
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (413:440:469)(414:438:463))
          (PORT IN4 (318:345:372)(311:334:359))
          (PORT IN5 (530:568:608)(537:571:608))
          (PORT IN6 (726:778:834)(737:785:838))
          (PORT IN7 (906:969:1035)(932:989:1050))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x20y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (232:248:264)(218:230:243))
          (PORT IN6 (1033:1096:1165)(1058:1116:1180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (217:231:246)(204:214:225))
          (PORT IN4 (477:521:568)(463:502:544))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x46y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (214:234:255)(200:214:229))
          (PORT IN3 (928:995:1066)(933:991:1056))
          (PORT IN4 (615:663:713)(603:645:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x28y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (978:1054:1133)(1010:1081:1160))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3271_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_XOR////    Pos: x60y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (677:725:777)(669:714:761))
          (PORT IN7 (215:234:253)(201:216:232))
          (PORT IN8 (330:357:387)(314:335:357))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3273_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1017:1092:1170)(1029:1092:1158))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3273_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x57y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (313:335:357)(315:334:355))
          (PORT IN2 (337:356:377)(339:358:378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x60y64
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (687:748:811)(684:737:796))
          (PORT IN3 (234:250:268)(229:243:259))
          (PORT IN4 (271:288:307)(266:284:304))
          (PORT IN5 (514:551:590)(517:551:587))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
 // C_ORAND////    Pos: x57y60
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (506:535:566)(508:532:560))
          (PORT IN6 (594:640:688)(579:617:657))
          (PORT IN7 (214:228:242)(199:209:220))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x28y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1163:1237:1314)(1179:1241:1309))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3277_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_AND///AND/    Pos: x57y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (707:758:813)(709:751:798))
          (PORT IN7 (335:359:384)(338:358:380))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:571:603)(551:580:612))
          (PORT IN2 (618:659:702)(628:665:704))
          (PORT IN4 (793:853:917)(807:864:925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR////    Pos: x31y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1053:1139:1230)(1070:1150:1235))
          (PORT IN7 (622:657:694)(627:657:693))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3280_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1185:1261:1342)(1207:1273:1345))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3280_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_Route1////    Pos: x52y81
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3282_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (293:314:336)(287:311:336))  // in 13 out 1
    )))
 // C_Route1////    Pos: x67y70
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3283_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (293:314:336)(287:311:336))  // in 13 out 1
    )))
 // C_AND////    Pos: x28y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1035:1094:1158)(1074:1132:1192))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3284_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_Route1////    Pos: x46y90
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3285_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (293:314:336)(287:311:336))  // in 13 out 1
    )))
 // C_///AND/    Pos: x28y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1067:1135:1209)(1082:1141:1206))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3286_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x21y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (433:465:498)(429:458:489))
          (PORT IN6 (811:854:902)(837:881:927))
          (PORT IN7 (1105:1166:1233)(1131:1190:1255))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_Route1////    Pos: x64y49
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3288_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (293:314:336)(287:311:336))  // in 13 out 1
    )))
 // C_AND///AND/    Pos: x49y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (804:857:914)(812:864:918))
          (PORT IN7 (545:583:624)(548:583:619))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (505:542:583)(509:544:580))
          (PORT IN3 (439:471:505)(436:464:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x28y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3291_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1106:1207:1310)(1146:1249:1356))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3291_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x22y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (340:367:394)(339:364:390))
          (PORT IN8 (734:783:835)(731:778:829))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1333:1423:1520)(1371:1449:1532))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3293_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_XOR///XOR/    Pos: x45y57
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (724:783:844)(742:796:852))
          (PORT IN8 (712:758:807)(731:774:819))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (773:833:898)(783:840:899))
          (PORT IN4 (704:759:816)(725:776:830))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x61y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (645:696:748)(664:709:758))
          (PORT IN7 (913:983:1057)(932:995:1063))
          (PORT IN8 (671:724:779)(666:711:760))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x57y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (605:658:712)(602:648:697))
          (PORT IN6 (712:771:834)(705:756:810))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x68y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3302_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:771:833)(726:781:839))
          (PORT IN4 (547:587:630)(559:598:640))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_Route1////    Pos: x47y55
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3303_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (293:314:336)(287:311:336))  // in 13 out 1
    )))
 // C_///AND/    Pos: x66y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3305_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (980:1057:1138)(981:1045:1115))
          (PORT IN3 (555:595:635)(542:577:614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x35y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3307_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (772:818:868)(796:838:883))
          (PORT IN4 (748:798:852)(773:821:873))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x37y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1007:1082:1161)(1031:1097:1166))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3308_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3309_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1226:1319:1417)(1265:1346:1429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3309_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_ORAND////    Pos: x22y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (728:786:849)(736:788:844))
          (PORT IN7 (530:570:612)(537:571:608))
          (PORT IN8 (323:348:374)(315:335:357))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x37y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (936:995:1060)(965:1018:1076))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3311_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_AND////    Pos: x22y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (810:855:904)(830:875:924))
          (PORT IN6 (733:779:829)(752:801:854))
          (PORT IN7 (629:678:730)(640:686:736))
          (PORT IN8 (754:805:862)(757:804:853))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_OR////    Pos: x23y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (710:767:830)(712:762:816))
          (PORT IN4 (613:658:708)(620:660:702))
          (PORT IN5 (930:993:1060)(963:1022:1085))
          (PORT IN6 (684:739:799)(662:706:754))
          (PORT IN7 (722:767:814)(738:779:824))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x37y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1095:1179:1265)(1140:1215:1295))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3314_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (934:1007:1083)(955:1019:1088))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3315_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x20y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (694:756:822)(692:749:811))
          (PORT IN5 (531:571:614)(541:579:619))
          (PORT IN6 (745:795:849)(737:777:822))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_OR////    Pos: x44y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (634:683:736)(652:700:750))
          (PORT IN5 (697:746:798)(715:759:807))
          (PORT IN6 (308:332:358)(310:333:358))
          (PORT IN7 (535:570:606)(545:576:609))
          (PORT IN8 (398:423:450)(392:413:436))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x37y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (965:1030:1097)(960:1008:1063))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3318_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1156:1235:1320)(1164:1237:1314))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3320_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (851:895:943)(870:911:955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3321_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_XOR///XOR/    Pos: x63y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (326:350:375)(320:341:362))
          (PORT IN6 (569:617:668)(574:619:669))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (540:572:604)(547:575:606))
          (PORT IN2 (766:823:884)(779:831:887))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_AND////    Pos: x60y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (830:886:947)(836:889:946))
          (PORT IN6 (475:509:545)(479:508:540))
          (PORT IN7 (427:455:483)(429:454:481))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x49y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (440:464:490)(444:467:492))
          (PORT IN8 (749:801:856)(773:822:874))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x66y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (878:944:1014)(885:943:1004))
          (PORT IN3 (215:232:250)(201:213:226))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///ORAND/    Pos: x62y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3329_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (844:901:960)(873:925:981))
          (PORT IN2 (736:785:837)(748:791:838))
          (PORT IN3 (311:338:365)(295:315:336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x62y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (837:897:963)(828:880:937))
          (PORT IN7 (323:351:382)(313:339:365))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_OR////    Pos: x25y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (776:818:864)(775:811:849))
          (PORT IN7 (612:648:687)(631:666:702))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x37y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (222:238:255)(216:230:246))
          (PORT IN7 (839:899:965)(841:893:948))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x65y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (905:960:1021)(907:958:1013))
          (PORT IN7 (435:467:501)(431:459:487))
          (PORT IN8 (607:653:702)(597:635:676))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x71y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (674:729:787)(663:708:756))
          (PORT IN4 (731:781:835)(733:778:826))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x37y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (797:849:905)(803:849:901))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3339_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:797:851)(757:804:853))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3340_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_ORAND////    Pos: x63y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (609:657:707)(609:649:693))
          (PORT IN7 (529:569:610)(537:572:612))
          (PORT IN8 (333:353:375)(334:354:375))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x65y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (828:886:946)(844:896:952))
          (PORT IN4 (438:469:501)(438:466:494))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR////    Pos: x62y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (710:757:806)(720:762:808))
          (PORT IN4 (532:574:618)(534:566:601))
          (PORT IN5 (537:575:616)(536:566:599))
          (PORT IN6 (686:736:789)(688:734:785))
          (PORT IN7 (899:957:1018)(930:984:1045))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x37y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3344_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1155:1230:1308)(1200:1268:1339))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3344_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3345_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (779:839:904)(772:822:877))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3345_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x50y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (828:892:959)(855:916:979))
          (PORT IN6 (984:1044:1107)(1023:1076:1134))
          (PORT IN8 (603:641:680)(610:645:682))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_AND////    Pos: x37y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (850:905:963)(876:924:976))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3347_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_XOR////    Pos: x68y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (511:546:583)(518:550:585))
          (PORT IN8 (416:443:473)(424:451:481))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x37y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1150:1229:1317)(1171:1244:1324))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3349_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3351_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1215:1291:1372)(1263:1332:1406))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3351_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1295:1372:1452)(1333:1400:1471))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3352_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1038:1104:1174)(1080:1141:1207))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3367_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1050:1116:1185)(1082:1141:1205))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3368_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (916:976:1039)(941:993:1048))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3369_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1107:1173:1242)(1150:1213:1279))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3370_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1165:1243:1324)(1189:1255:1327))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3371_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1235:1316:1402)(1254:1323:1400))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3372_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1117:1181:1249)(1151:1206:1265))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3373_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1319:1387:1457)(1374:1436:1504))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3374_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3385_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (680:720:765)(708:745:785))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3385_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y36
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (754:804:857)(778:821:868))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3386_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3387_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (623:669:717)(621:657:696))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3387_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (886:942:1000)(909:960:1014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3388_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (742:787:834)(760:801:844))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3389_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y34
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (548:588:629)(554:589:626))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3390_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3391_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (598:643:691)(610:649:693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3391_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y33
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1022:1102:1187)(1040:1113:1190))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3392_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_////RAM_I2    Pos: x34y44
 // C_/RAM_I1///    Pos: x34y44
 // C_AND////    Pos: x70y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (727:782:841)(741:792:845))
          (PORT IN8 (976:1036:1099)(982:1034:1089))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x34y43
 // C_/RAM_I1///    Pos: x34y43
 // C_AND////    Pos: x49y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (993:1062:1136)(1002:1063:1127))
          (PORT IN8 (1075:1145:1223)(1102:1172:1248))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x48y57
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (844:909:978)(880:942:1007))
          (PORT IN5 (669:705:744)(680:711:743))
          (PORT IN7 (889:954:1024)(915:978:1046))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x34y42
 // C_/RAM_I1///    Pos: x34y42
 // C_MX2b////    Pos: x50y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (654:707:762)(675:724:775))
          (PORT IN6 (818:876:936)(825:876:932))
          (PORT IN8 (804:857:914)(797:843:892))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x34y41
 // C_/RAM_I1///    Pos: x34y41
 // C_MX2b////    Pos: x56y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (453:482:513)(461:488:517))
          (PORT IN5 (991:1051:1115)(1023:1076:1133))
          (PORT IN7 (325:346:367)(328:346:367))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_////RAM_I2    Pos: x34y36
 // C_/RAM_I1///    Pos: x34y36
 // C_MX2b////    Pos: x46y59
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (714:771:829)(736:791:847))
          (PORT IN6 (535:569:604)(540:567:597))
          (PORT IN8 (314:338:363)(309:328:347))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x34y35
 // C_/RAM_I1///    Pos: x34y35
 // C_MX2b////    Pos: x42y53
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (907:972:1043)(900:956:1015))
          (PORT IN5 (899:962:1028)(907:963:1022))
          (PORT IN7 (517:552:588)(525:557:590))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_AND////    Pos: x65y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (631:669:711)(654:692:731))
          (PORT IN7 (648:696:749)(656:701:748))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x63y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1080:1155:1238)(1094:1162:1236))
          (PORT IN3 (689:739:792)(684:726:772))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x63y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (843:899:959)(860:908:961))
          (PORT IN3 (780:840:904)(775:823:874))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x61y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1073:1136:1200)(1104:1162:1225))
          (PORT IN3 (625:673:724)(606:644:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x62y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (953:1025:1103)(961:1024:1093))
          (PORT IN8 (305:328:353)(298:320:342))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x61y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (731:782:835)(750:797:847))
          (PORT IN8 (210:225:242)(197:209:221))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x62y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (860:924:993)(852:905:961))
          (PORT IN8 (856:912:974)(854:904:960))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_////RAM_I2    Pos: x34y34
 // C_ORAND////    Pos: x71y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (504:532:564)(507:532:559))
          (PORT IN3 (226:241:256)(218:232:246))
          (PORT IN6 (495:529:565)(491:522:554))
          (PORT IN7 (234:249:264)(230:243:257))
          (PORT IN8 (316:340:365)(309:330:352))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x63y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (621:664:711)(616:654:696))
          (PORT IN2 (942:1002:1067)(953:1009:1070))
          (PORT IN3 (333:356:380)(327:347:369))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_/RAM_I1///    Pos: x34y34
 // C_////RAM_I2    Pos: x34y33
 // C_/RAM_I1///    Pos: x34y33
 // C_///XOR/    Pos: x65y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3445_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (313:336:361)(304:322:341))
          (PORT IN3 (431:461:492)(430:455:481))
          (PORT IN4 (319:340:363)(321:342:363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x27y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1115:1183:1256)(1151:1215:1282))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3446_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x65y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3447_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (787:847:912)(784:837:895))
          (PORT IN3 (738:792:850)(754:804:856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x63y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (703:754:809)(692:739:788))
          (PORT IN3 (435:461:488)(439:463:490))
          (PORT IN4 (332:354:379)(323:343:363))
          (PORT IN7 (499:535:575)(493:525:560))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x64y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (495:531:572)(474:504:537))
          (PORT IN8 (319:344:369)(311:330:351))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3451_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (684:730:778)(689:730:773))
          (PORT IN2 (723:774:828)(722:767:815))
          (PORT IN4 (723:773:827)(743:792:844))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x65y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (332:353:376)(325:342:362))
          (PORT IN4 (676:724:774)(681:723:767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x69y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (516:551:589)(522:553:588))
          (PORT IN6 (888:942:1002)(897:946:1002))
          (PORT IN7 (234:249:265)(227:241:255))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3453_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (516:559:603)(523:562:604))
          (PORT IN2 (589:638:688)(568:603:642))
          (PORT IN3 (595:639:684)(575:611:650))
          (PORT IN4 (322:344:368)(317:335:355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x28y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (915:966:1021)(945:990:1039))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3455_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1016:1088:1165)(1031:1093:1161))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3456_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x68y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (350:376:403)(348:371:395))
          (PORT IN6 (531:573:616)(520:555:593))
          (PORT IN8 (555:593:633)(571:605:643))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x61y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (382:407:434)(365:383:404))
          (PORT IN4 (843:904:971)(846:898:954))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR////    Pos: x45y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:600:645)(551:589:628))
          (PORT IN2 (331:355:380)(325:343:363))
          (PORT IN3 (365:388:414)(372:393:415))
          (PORT IN4 (776:828:884)(780:828:881))
          (PORT IN7 (641:681:723)(647:680:716))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x28y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (923:985:1051)(956:1017:1080))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3460_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_OR////    Pos: x53y56
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (433:463:495)(432:458:486))
          (PORT IN8 (531:568:607)(535:569:605))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x52y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (716:765:815)(735:780:829))
          (PORT IN2 (410:435:464)(411:434:460))
          (PORT IN4 (652:699:748)(646:688:731))
          (PORT IN5 (1097:1174:1256)(1111:1183:1260))
          (PORT IN7 (672:717:762)(672:709:750))
          (PORT IN8 (748:794:842)(769:814:861))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x44y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (991:1059:1132)(1001:1061:1130))
          (PORT IN5 (1082:1152:1227)(1102:1160:1223))
          (PORT IN7 (330:353:377)(333:355:378))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_OR////    Pos: x23y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (722:763:808)(736:773:813))
          (PORT IN8 (929:996:1068)(952:1014:1080))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x37y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (748:802:860)(745:790:837))
          (PORT IN8 (777:827:883)(778:824:871))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///OR/    Pos: x29y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3466_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (619:670:724)(605:652:701))
          (PORT IN4 (697:746:800)(708:750:797))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x39y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (683:721:764)(694:733:773))
          (PORT IN3 (871:931:997)(882:937:995))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x28y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (995:1064:1137)(1023:1082:1146))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3468_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1004:1068:1137)(1030:1089:1152))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3469_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_ORAND////    Pos: x62y59
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (551:587:626)(566:601:637))
          (PORT IN7 (894:950:1009)(891:943:999))
          (PORT IN8 (771:827:886)(780:831:886))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x63y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:921:983)(892:947:1007))
          (PORT IN3 (1189:1275:1367)(1226:1306:1389))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_XOR////    Pos: x54y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1124:1231:1340)(1146:1240:1341))
          (PORT IN7 (819:873:930)(839:889:941))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1140:1210:1287)(1192:1260:1332))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3473_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x28y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1051:1116:1184)(1085:1143:1204))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3475_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1281:1356:1436)(1310:1379:1454))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3476_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_AND////    Pos: x37y15
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1170:1260:1354)(1213:1294:1379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3484_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3485_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1047:1139:1236)(1079:1160:1245))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3485_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y14
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1159:1245:1336)(1199:1276:1356))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3486_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3487_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1365:1450:1537)(1422:1507:1598))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3487_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y13
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1112:1182:1257)(1148:1211:1279))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3488_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3489_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1247:1358:1474)(1285:1382:1483))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3489_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3491_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1155:1226:1300)(1195:1260:1330))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3491_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1050:1119:1192)(1061:1121:1185))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3492_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (858:904:951)(892:935:983))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3507_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y12
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (922:986:1054)(953:1013:1078))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3508_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1186:1248:1316)(1238:1296:1356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3509_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y11
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1113:1188:1267)(1149:1219:1294))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3510_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3511_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1100:1173:1249)(1133:1198:1268))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3511_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y10
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1118:1183:1253)(1147:1207:1271))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3512_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1010:1068:1128)(1040:1093:1150))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3513_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y9
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3514_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1001:1060:1123)(1042:1096:1152))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3514_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_////RAM_I2    Pos: x34y12
 // C_/RAM_I1///    Pos: x34y12
 // C_////RAM_I2    Pos: x34y11
 // C_/RAM_I1///    Pos: x34y11
 // C_////RAM_I2    Pos: x34y10
 // C_/RAM_I1///    Pos: x34y10
 // C_////RAM_I2    Pos: x34y9
 // C_/RAM_I1///    Pos: x34y9
 // C_///AND/    Pos: x27y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1278:1351:1427)(1343:1411:1482))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3533_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x27y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1348:1470:1595)(1395:1516:1642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3534_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1037:1099:1166)(1068:1123:1184))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3538_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_AND////    Pos: x65y58
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (615:661:709)(627:668:713))
          (PORT IN7 (890:971:1056)(925:1000:1080))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1100:1192:1287)(1156:1251:1348))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3540_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1128:1191:1257)(1180:1239:1303))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3541_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_AND////    Pos: x49y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (649:693:739)(668:709:753))
          (PORT IN7 (837:897:961)(846:901:959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x48y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1030:1096:1169)(1036:1096:1164))
          (PORT IN5 (609:652:698)(602:639:679))
          (PORT IN7 (908:962:1020)(939:990:1044))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1253:1326:1404)(1301:1369:1441))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3544_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1184:1283:1387)(1239:1343:1451))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3545_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x48y56
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (534:565:599)(541:568:599))
          (PORT IN6 (340:358:379)(334:351:368))
          (PORT IN8 (784:829:878)(807:849:895))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3547_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1255:1333:1418)(1297:1366:1441))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3547_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x48y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (512:543:576)(515:542:573))
          (PORT IN6 (1227:1301:1379)(1250:1313:1383))
          (PORT IN8 (614:650:689)(622:656:692))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1319:1390:1466)(1364:1425:1492))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3550_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1274:1348:1427)(1313:1382:1452))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3551_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x44y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (779:833:889)(772:815:864))
          (PORT IN5 (896:959:1027)(898:952:1012))
          (PORT IN7 (529:568:609)(530:564:599))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x42y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (983:1050:1124)(997:1057:1124))
          (PORT IN6 (861:924:991)(857:909:966))
          (PORT IN8 (507:538:570)(510:536:565))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x59y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1072:1154:1240)(1086:1158:1234))
          (PORT IN2 (439:462:486)(442:461:483))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_///AND/    Pos: x61y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3557_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1006:1070)(966:1021:1080))
          (PORT IN2 (463:490:520)(448:465:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_///AND/    Pos: x57y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (996:1065:1140)(1020:1083:1152))
          (PORT IN3 (498:542:589)(507:548:589))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x57y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1185:1265:1349)(1213:1287:1367))
          (PORT IN7 (630:665:702)(653:685:721))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x58y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1179:1267:1359)(1197:1277:1362))
          (PORT IN8 (862:925:994)(858:910:967))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x61y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1275:1368:1466)(1298:1382:1472))
          (PORT IN8 (474:503:534)(485:512:540))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x51y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3562_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (500:540:584)(503:539:577))
          (PORT IN3 (967:1037:1113)(982:1044:1108))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x67y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (316:340:365)(310:331:353))
          (PORT IN3 (328:351:376)(324:344:364))
          (PORT IN5 (331:355:380)(328:348:370))
          (PORT IN6 (435:463:494)(433:457:484))
          (PORT IN7 (331:358:387)(327:349:374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x61y50
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (805:859:917)(814:865:918))
          (PORT IN3 (448:477:507)(456:485:516))
          (PORT IN4 (324:344:365)(314:331:350))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x61y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (807:860:917)(811:854:902))
          (PORT IN3 (795:847:903)(797:844:894))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x68y55
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (209:227:246)(195:208:222))
          (PORT IN7 (215:230:246)(200:211:223))
          (PORT IN8 (213:230:249)(200:213:228))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3571_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:841:926)(767:837:911))
          (PORT IN2 (208:224:241)(204:217:232))
          (PORT IN3 (604:645:690)(610:648:691))
          (PORT IN4 (312:334:359)(303:323:345))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x28y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (930:982:1036)(967:1016:1067))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3572_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3573_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1019:1119:1222)(1044:1144:1249))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3573_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1055:1155:1259)(1081:1186:1295))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3574_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x61y56
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (490:527:567)(492:522:556))
          (PORT IN5 (916:972:1030)(940:992:1047))
          (PORT IN6 (677:732:791)(662:706:753))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///AND/    Pos: x55y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (534:570:607)(548:582:617))
          (PORT IN3 (840:896:954)(860:911:966))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x28y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3577_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (844:924:1008)(872:955:1042))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3577_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_OR////    Pos: x41y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (893:957:1028)(900:958:1023))
          (PORT IN2 (485:525:568)(468:503:539))
          (PORT IN4 (683:732:784)(693:736:782))
          (PORT IN5 (847:920:996)(856:922:994))
          (PORT IN7 (433:461:490)(435:459:484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x28y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (893:940:989)(924:964:1008))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3579_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_OR////    Pos: x40y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (223:238:254)(216:229:243))
          (PORT IN3 (599:646:697)(588:628:672))
          (PORT IN5 (341:361:383)(343:361:381))
          (PORT IN6 (518:561:605)(525:562:603))
          (PORT IN7 (940:1009:1083)(967:1031:1099))
          (PORT IN8 (1040:1108:1182)(1063:1127:1195))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1078:1145:1217)(1111:1169:1232))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3581_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x30y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (479:513:549)(465:486:511))
          (PORT IN5 (498:541:586)(482:519:558))
          (PORT IN6 (447:477:509)(430:449:471))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///AND/    Pos: x28y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3584_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1231:1305:1383)(1273:1340:1411))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3584_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x27y57
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (252:271:291)(248:267:286))
          (PORT IN8 (1082:1167:1255)(1107:1185:1267))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x28y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1311:1388:1470)(1344:1408:1479))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3586_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_ORAND////    Pos: x22y57
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (326:347:370)(317:335:354))
          (PORT IN6 (626:658:693)(630:660:694))
          (PORT IN7 (899:961:1027)(912:969:1030))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x22y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (411:441:471)(408:434:462))
          (PORT IN6 (526:568:612)(529:568:608))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_XOR////    Pos: x15y53
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (437:468:502)(436:464:494))
          (PORT IN8 (625:658:693)(635:667:700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x37y23
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1002:1067:1135)(1038:1100:1167))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3597_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (995:1062:1133)(1028:1087:1151))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3598_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y22
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (985:1051:1121)(1008:1069:1136))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3599_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1145:1211:1283)(1194:1258:1325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3600_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y21
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1214:1289:1369)(1239:1305:1375))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3601_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1173:1257)(1117:1185:1257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3602_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1124:1209:1297)(1153:1231:1313))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3604_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1145:1226:1312)(1178:1252:1330))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3605_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_AND////    Pos: x37y31
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1012:1087:1167)(1041:1109:1183))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3613_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (941:997:1057)(969:1023:1081))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3614_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y30
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (904:958:1015)(933:982:1036))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3615_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3616_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1032:1096:1164)(1064:1119:1179))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3616_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y29
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (951:1004:1062)(990:1038:1092))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3617_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1307:1383:1466)(1362:1430:1506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3618_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1057:1134:1214)(1092:1164:1240))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3620_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1099:1175:1255)(1135:1201:1269))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3621_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3636_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1060:1120:1182)(1096:1150:1207))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3636_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y28
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1080:1139:1202)(1105:1155:1210))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3637_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1331:1462:1598)(1386:1521:1658))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3638_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y27
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1277:1369:1464)(1334:1425:1520))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3639_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (979:1034:1092)(1009:1058:1109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3640_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y26
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1169:1244:1324)(1215:1286:1360))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3641_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3642_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1334:1421:1512)(1367:1445:1530))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3642_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y25
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1355:1455:1561)(1397:1492:1592))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3643_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (876:921:968)(906:947:991))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3654_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y20
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1165:1236:1310)(1196:1258:1325))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3655_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1236:1341:1450)(1282:1387:1497))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3656_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x30y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3657_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (791:842:896)(790:834:881))
          (PORT IN4 (590:629:669)(606:643:681))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x32y19
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1128:1198:1270)(1157:1219:1286))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3658_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y18
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (979:1034:1092)(1009:1058:1109))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3659_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_///AND/    Pos: x14y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3660_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:954:1033)(905:977:1054))
          (PORT IN4 (692:749:812)(675:722:773))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x19y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (329:360:393)(321:346:373))
          (PORT IN5 (531:569:609)(541:574:610))
          (PORT IN6 (1029:1097:1168)(1063:1125:1192))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_AND////    Pos: x32y18
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1064:1126:1194)(1103:1157:1217))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3662_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1140:1210:1283)(1189:1250:1315))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3663_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x21y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (560:595:632)(569:601:636))
          (PORT IN5 (843:896:951)(846:891:939))
          (PORT IN6 (233:252:273)(229:248:268))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_AND////    Pos: x32y17
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (994:1078:1165)(1030:1118:1207))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3665_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (88:90:92)(81:86:92))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x17y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (513:557:604)(520:559:600))
          (PORT IN5 (1006:1067:1134)(1010:1061:1116))
          (PORT IN6 (434:467:501)(431:459:490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x17y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (562:599:637)(576:609:643))
          (PORT IN5 (319:342:367)(311:330:350))
          (PORT IN6 (750:794:841)(753:792:834))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x15y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (766:816:867)(799:845:893))
          (PORT IN5 (939:992:1049)(960:1004:1052))
          (PORT IN6 (255:268:282)(251:263:275))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///AND/    Pos: x35y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (506:546:589)(519:555:592))
          (PORT IN4 (682:732:783)(695:738:783))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x35y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (625:665:707)(636:674:712))
          (PORT IN8 (917:976:1038)(954:1011:1072))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x33y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (228:246:266)(221:238:256))
          (PORT IN8 (784:833:888)(782:828:879))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x36y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (406:434:465)(404:430:458))
          (PORT IN8 (718:757:800)(734:772:812))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x25y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (344:366:389)(329:343:359))
          (PORT IN4 (227:243:260)(215:226:238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x27y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (983:1044:1109)(1005:1064:1129))
          (PORT IN8 (884:946:1012)(886:941:1001))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x25y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1005:1079:1159)(1004:1066:1134))
          (PORT IN8 (342:364:388)(337:354:373))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x24y62
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (896:960:1029)(909:968:1033))
          (PORT IN3 (223:239:256)(207:219:233))
          (PORT IN5 (506:548:594)(491:528:569))
          (PORT IN7 (240:253:267)(226:235:246))
          (PORT IN8 (876:929:987)(894:943:996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_XOR////    Pos: x23y55
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (525:560:598)(530:562:598))
          (PORT IN7 (732:782:836)(739:785:836))
          (PORT IN8 (831:882:937)(856:906:957))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x37y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (599:643:691)(592:633:676))
          (PORT IN3 (778:851:927)(770:830:894))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_OR///OR/    Pos: x23y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (609:649:691)(607:642:681))
          (PORT IN6 (795:845:901)(802:850:903))
          (PORT IN7 (339:359:381)(332:349:368))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3689_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (243:258:275)(238:251:265))
          (PORT IN2 (640:684:732)(657:698:743))
          (PORT IN3 (669:719:770)(687:733:783))
          (PORT IN4 (688:742:800)(667:710:754))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x20y54
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (808:872:938)(818:873:933))
          (PORT IN7 (1078:1146:1220)(1097:1161:1230))
          (PORT IN8 (671:719:771)(668:711:758))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x23y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (839:887:940)(838:880:927))
          (PORT IN4 (226:241:258)(215:226:238))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR////    Pos: x26y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (689:735:783)(675:712:755))
          (PORT IN2 (328:349:370)(323:340:358))
          (PORT IN3 (824:879:936)(821:867:920))
          (PORT IN5 (443:473:505)(440:466:494))
          (PORT IN8 (224:240:256)(209:221:234))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///OR/    Pos: x33y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3697_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (613:659:707)(616:658:704))
          (PORT IN2 (527:566:608)(534:572:611))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_AND////    Pos: x39y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (639:683:731)(617:652:689))
          (PORT IN7 (691:743:799)(667:709:752))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x13y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (699:739:781)(718:755:796))
          (PORT IN2 (882:937:996)(904:953:1009))
          (PORT IN3 (220:235:252)(208:220:233))
          (PORT IN4 (863:924:988)(875:931:988))
          (PORT IN5 (359:385:413)(352:373:395))
          (PORT IN6 (489:533:579)(474:513:553))
          (PORT IN7 (888:944:1003)(914:963:1014))
          (PORT IN8 (687:734:783)(701:743:788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x35y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3701_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (920:977:1035)(951:1002:1057))
          (PORT IN2 (894:959:1027)(911:969:1030))
          (PORT IN4 (802:854:911)(824:873:927))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x44y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (511:547:586)(519:551:587))
          (PORT IN8 (551:592:634)(563:602:644))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x42y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (568:605:646)(582:616:655))
          (PORT IN7 (435:464:494)(433:459:486))
          (PORT IN8 (333:361:390)(326:348:373))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x38y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (223:241:261)(215:233:251))
          (PORT IN8 (699:759:821)(689:737:788))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x38y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3708_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (679:735:795)(667:713:764))
          (PORT IN4 (798:851:908)(807:855:907))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_////RAM_I2    Pos: x34y28
 // C_/RAM_I1///    Pos: x34y28
 // C_////RAM_I2    Pos: x34y27
 // C_/RAM_I1///    Pos: x34y27
 // C_////RAM_I2    Pos: x34y26
 // C_/RAM_I1///    Pos: x34y26
 // C_////RAM_I2    Pos: x34y25
 // C_/RAM_I1///    Pos: x34y25
 // C_////RAM_I2    Pos: x34y20
 // C_/RAM_I1///    Pos: x34y20
 // C_////RAM_I2    Pos: x34y19
 // C_/RAM_I1///    Pos: x34y19
 // C_////RAM_I2    Pos: x34y18
 // C_/RAM_I1///    Pos: x34y18
 // C_////RAM_I2    Pos: x34y17
 // C_/RAM_I1///    Pos: x34y17
 // C_///AND/    Pos: x45y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3775_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:609:654)(574:611:651))
          (PORT IN2 (215:230:247)(213:227:242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_///AND/    Pos: x63y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3777_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (526:564:604)(544:579:618))
          (PORT IN4 (515:555:598)(514:549:586))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_XOR////    Pos: x65y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (510:546:585)(514:545:579))
          (PORT IN8 (706:752:804)(719:763:809))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x40y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1078:1150:1229)(1122:1191:1264))
          (PORT IN6 (1072:1135:1205)(1115:1177:1242))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x35y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (438:472:508)(438:468:501))
          (PORT IN5 (927:980:1038)(940:990:1043))
          (PORT IN7 (933:990:1053)(950:1004:1063))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x31y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (708:763:823)(692:735:783))
          (PORT IN5 (472:516:561)(470:510:552))
          (PORT IN6 (613:651:692)(620:652:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x35y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (331:356:381)(324:345:368))
          (PORT IN5 (1158:1237:1323)(1163:1233:1308))
          (PORT IN7 (960:1029:1100)(982:1045:1112))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x37y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3792_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (622:667:715)(609:647:689))
          (PORT IN5 (332:354:378)(324:341:361))
          (PORT IN6 (886:954:1025)(917:979:1043))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x33y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (807:867:931)(787:833:883))
          (PORT IN5 (886:948:1013)(909:963:1018))
          (PORT IN6 (928:991:1058)(963:1020:1079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_AND////    Pos: x51y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (210:227:246)(195:208:222))
          (PORT IN7 (806:867:931)(813:864:919))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x58y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3797_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (886:948:1013)(915:969:1029))
          (PORT IN3 (528:569:613)(525:558:595))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x60y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3798_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (692:738:788)(710:752:798))
          (PORT IN3 (380:404:430)(380:402:424))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x59y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3799_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (513:554:597)(513:547:584))
          (PORT IN3 (618:653:691)(628:658:692))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x49y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (711:762:817)(706:752:802))
          (PORT IN8 (899:961:1026)(907:962:1022))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x47y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (432:459:488)(434:458:485))
          (PORT IN8 (840:907:977)(865:926:992))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x46y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3802_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (333:357:381)(318:333:351))
          (PORT IN6 (699:747:799)(702:745:792))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x42y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3804_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (424:452:481)(422:447:475))
          (PORT IN4 (318:344:372)(319:345:372))
          (PORT IN5 (223:242:262)(209:224:241))
          (PORT IN7 (336:358:382)(329:348:368))
          (PORT IN8 (340:363:388)(341:362:385))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x39y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3805_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (415:447:480)(415:442:471))
          (PORT IN2 (624:661:702)(637:674:714))
          (PORT IN4 (444:478:512)(444:471:501))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_XOR////    Pos: x33y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (666:719:775)(671:721:775))
          (PORT IN6 (428:455:484)(438:464:492))
          (PORT IN7 (624:674:726)(642:688:737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x38y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3811_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (434:464:496)(426:449:474))
          (PORT IN3 (317:343:370)(309:332:355))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x33y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (544:579:617)(557:591:628))
          (PORT IN2 (311:332:355)(302:321:340))
          (PORT IN4 (324:348:372)(317:337:359))
          (PORT IN7 (936:1002:1071)(945:1006:1072))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x34y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (718:762:807)(735:777:821))
          (PORT IN7 (498:536:578)(494:529:567))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3815_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (909:971:1037)(919:973:1031))
          (PORT IN2 (1105:1173:1246)(1138:1200:1268))
          (PORT IN3 (673:728:785)(661:709:760))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x59y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (778:835:897)(809:862:918))
          (PORT IN4 (896:965:1039)(920:983:1050))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x39y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (543:589:638)(550:593:640))
          (PORT IN7 (355:376:399)(359:379:399))
          (PORT IN8 (327:352:380)(321:340:362))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3817_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (224:241:260)(209:224:240))
          (PORT IN2 (499:534:572)(498:528:563))
          (PORT IN3 (461:488:518)(471:497:524))
          (PORT IN4 (603:653:709)(583:621:663))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x40y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (615:653:694)(624:659:698))
          (PORT IN7 (783:834:888)(785:830:877))
          (PORT IN8 (538:570:605)(549:582:618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x51y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (317:340:365)(308:327:347))
          (PORT IN2 (630:678:730)(639:682:730))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x49y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (737:785:838)(747:792:842))
          (PORT IN5 (957:1027:1099)(965:1023:1086))
          (PORT IN6 (424:453:484)(433:460:489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x58y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (525:565:607)(538:575:614))
          (PORT IN7 (319:346:375)(312:335:360))
          (PORT IN8 (494:533:575)(500:537:576))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x59y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (831:889:952)(842:896:955))
          (PORT IN7 (221:240:260)(207:222:237))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_XOR////    Pos: x65y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3828_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (423:455:490)(422:451:481))
          (PORT IN8 (533:573:615)(534:570:607))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x61y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3895_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (444:481:522)(446:482:520))
          (PORT IN8 (967:1030:1097)(1002:1060:1125))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x20y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (407:433:460)(418:443:470))
          (PORT IN3 (991:1054:1123)(1012:1069:1133))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x21y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (341:368:396)(334:357:381))
          (PORT IN5 (960:1028:1102)(975:1040:1110))
          (PORT IN6 (484:518:556)(491:522:553))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x21y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (568:607:646)(581:617:656))
          (PORT IN5 (721:774:830)(722:770:821))
          (PORT IN6 (760:813:870)(762:807:857))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x25y63
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (236:252:268)(229:243:257))
          (PORT IN5 (974:1049:1131)(959:1021:1088))
          (PORT IN6 (526:564:605)(540:576:615))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x19y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (368:395:422)(371:395:421))
          (PORT IN5 (789:844:903)(789:839:892))
          (PORT IN6 (526:564:605)(518:548:581))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x17y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (443:478:514)(434:462:492))
          (PORT IN5 (1029:1107:1191)(1037:1106:1182))
          (PORT IN6 (874:933:996)(890:943:1000))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
    )))
 // C_///AND/    Pos: x33y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3912_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (856:911:970)(867:919:973))
          (PORT IN3 (590:633:678)(582:618:659))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_///AND/    Pos: x35y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3913_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (428:462:498)(418:445:475))
          (PORT IN3 (733:785:841)(723:768:818))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x33y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (692:751:813)(704:758:817))
          (PORT IN7 (696:745:797)(694:737:785))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x35y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (703:759:817)(698:746:797))
          (PORT IN7 (842:900:963)(838:889:946))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_AND////    Pos: x37y62
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1012:1082:1158)(1015:1076:1144))
          (PORT IN8 (916:982:1050)(897:947:1003))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x39y61
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3917_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (820:881:946)(801:850:902))
          (PORT IN4 (915:981:1050)(940:997:1059))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///AND/    Pos: x42y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (903:964:1027)(930:983:1039))
          (PORT IN3 (683:726:772)(686:725:767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x64y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:768:825)(710:755:806))
          (PORT IN4 (228:244:262)(224:239:254))
          (PORT IN5 (610:643:678)(629:661:695))
          (PORT IN6 (704:758:817)(720:772:825))
          (PORT IN8 (242:257:274)(238:252:268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x64y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3921_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:802:865)(764:820:878))
          (PORT IN2 (641:690:742)(659:704:751))
          (PORT IN4 (838:901:970)(836:890:948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_XOR////    Pos: x50y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (674:729:788)(668:716:769))
          (PORT IN7 (427:461:496)(434:464:496))
          (PORT IN8 (794:847:903)(805:854:908))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x61y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3927_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (234:248:263)(230:242:255))
          (PORT IN2 (498:535:576)(494:525:558))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x57y90
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (591:638:690)(575:613:655))
          (PORT IN3 (320:343:368)(313:332:352))
          (PORT IN4 (398:429:463)(399:427:455))
          (PORT IN5 (425:453:484)(424:449:476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
    )))
 // C_AND///AND/    Pos: x55y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (439:470:505)(430:456:483))
          (PORT IN8 (321:347:375)(313:335:359))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3931_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (421:453:487)(416:445:477))
          (PORT IN2 (674:726:781)(672:716:765))
          (PORT IN4 (708:751:796)(723:763:805))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x55y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1003:1070:1143)(1029:1091:1158))
          (PORT IN8 (716:759:807)(722:762:805))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x66y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (877:947:1021)(878:937:1002))
          (PORT IN7 (330:357:387)(323:346:372))
          (PORT IN8 (227:245:263)(222:238:254))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3933_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (752:802:856)(749:797:848))
          (PORT IN2 (421:452:484)(420:448:479))
          (PORT IN3 (317:343:371)(310:332:357))
          (PORT IN4 (505:543:584)(507:541:578))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x59y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (584:626:669)(584:619:654))
          (PORT IN7 (580:622:667)(588:626:667))
          (PORT IN8 (924:983:1048)(958:1017:1078))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_AND////    Pos: x39y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1158:1245:1337)(1182:1257:1338))
          (PORT IN7 (666:718:773)(681:729:781))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_OR////    Pos: x25y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3939_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (737:796:856)(749:804:863))
          (PORT IN7 (821:871:927)(841:888:941))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x39y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3940_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (439:470:502)(445:474:506))
          (PORT IN3 (800:858:920)(782:830:880))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x37y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (764:813:865)(775:819:867))
          (PORT IN8 (653:704:756)(667:714:765))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3943_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (868:933:1002)(879:937:999))
          (PORT IN3 (895:952:1009)(925:978:1035))
          (PORT IN4 (551:597:643)(560:600:644))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x31y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (708:762:819)(720:768:820))
          (PORT IN3 (249:266:283)(243:258:273))
          (PORT IN4 (425:453:484)(435:463:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x49y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (879:941:1007)(894:949:1008))
          (PORT IN7 (785:846:912)(785:838:894))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
 // C_///AND/    Pos: x24y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3950_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (485:524:565)(468:501:537))
          (PORT IN3 (678:730:785)(675:719:769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_AND////    Pos: x33y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (648:687:730)(644:676:709))
          (PORT IN8 (1011:1082:1158)(1038:1102:1170))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x47y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (443:476:511)(452:482:514))
          (PORT IN2 (511:547:585)(518:550:584))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_AND////    Pos: x26y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (584:625:671)(562:594:630))
          (PORT IN8 (992:1058:1127)(1009:1072:1139))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x29y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3960_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (722:768:818)(716:760:808))
          (PORT IN4 (866:924:988)(866:917:970))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x23y59
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3961_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (448:479:514)(456:486:518))
          (PORT IN4 (497:536:577)(504:540:576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR////    Pos: x48y61
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (744:787:833)(766:807:852))
          (PORT IN2 (543:580:622)(556:593:633))
          (PORT IN3 (766:818:874)(759:803:852))
          (PORT IN4 (208:224:240)(196:207:220))
          (PORT IN8 (411:442:475)(410:438:469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x51y59
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:590:629)(545:576:612))
          (PORT IN3 (460:489:520)(467:494:523))
          (PORT IN5 (558:596:638)(554:586:622))
          (PORT IN7 (546:585:627)(549:585:625))
          (PORT IN8 (535:568:605)(526:556:588))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x69y74
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3977_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (404:431:461)(409:436:465))
          (PORT IN3 (430:464:500)(429:459:490))
          (PORT IN5 (871:927:988)(884:939:998))
          (PORT IN7 (509:537:566)(518:546:576))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x67y80
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3978_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (602:643:687)(618:656:695))
          (PORT IN3 (524:558:593)(531:561:593))
          (PORT IN5 (613:654:698)(623:660:700))
          (PORT IN8 (316:338:360)(308:327:347))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x55y86
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (510:546:585)(509:540:574))
          (PORT IN4 (718:764:811)(737:775:814))
          (PORT IN5 (324:350:378)(318:340:363))
          (PORT IN7 (1084:1152:1221)(1118:1178:1242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x65y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (841:893:949)(843:890:941))
          (PORT IN3 (845:899:958)(860:914:973))
          (PORT IN6 (722:774:828)(724:771:821))
          (PORT IN7 (773:831:891)(778:831:886))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(230:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_AND////    Pos: x68y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (219:238:258)(206:221:237))
          (PORT IN8 (438:471:504)(436:464:496))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x52y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (611:648:689)(615:650:689))
          (PORT IN3 (308:335:365)(299:324:351))
          (PORT IN4 (798:859:924)(786:837:893))
          (PORT IN6 (629:673:719)(639:677:719))
          (PORT IN8 (416:439:464)(412:431:454))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x61y59
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:562:603)(530:566:604))
          (PORT IN4 (309:335:363)(303:323:346))
          (PORT IN5 (734:793:857)(719:772:832))
          (PORT IN8 (697:745:796)(712:757:806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x61y70
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (710:753:800)(731:775:822))
          (PORT IN4 (520:559:601)(520:556:596))
          (PORT IN5 (599:642:687)(587:622:658))
          (PORT IN7 (322:345:369)(312:332:353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x53y73
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a3992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (337:361:386)(342:365:389))
          (PORT IN3 (232:249:268)(217:231:246))
          (PORT IN6 (931:984:1040)(938:988:1039))
          (PORT IN8 (781:838:898)(782:830:883))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x59y50
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a3994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (404:433:463)(415:441:469))
          (PORT IN4 (213:231:250)(200:214:229))
          (PORT IN6 (499:539:581)(496:529:564))
          (PORT IN7 (442:476:513)(445:475:508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_///AND/    Pos: x65y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (665:714:766)(680:724:772))
          (PORT IN4 (422:455:489)(420:448:478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x20y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (417:448:481)(411:435:461))
          (PORT IN3 (436:468:502)(446:477:510))
          (PORT IN4 (529:565:604)(525:557:591))
          (PORT IN7 (565:598:632)(573:604:636))
          (PORT IN8 (316:337:360)(310:327:346))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x18y57
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1038:1107:1182)(1050:1113:1181))
          (PORT IN3 (721:776:835)(717:764:815))
          (PORT IN5 (514:542:570)(524:549:577))
          (PORT IN8 (616:664:715)(621:663:709))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x19y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (701:754:812)(713:759:811))
          (PORT IN4 (327:354:382)(318:340:364))
          (PORT IN6 (428:453:480)(426:447:470))
          (PORT IN8 (522:558:597)(523:557:593))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x15y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (226:241:256)(219:232:246))
          (PORT IN4 (335:357:380)(329:347:365))
          (PORT IN6 (420:456:493)(419:450:483))
          (PORT IN8 (724:776:831)(740:787:837))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x22y56
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a4007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (620:654:691)(629:660:694))
          (PORT IN4 (831:886:942)(849:898:949))
          (PORT IN6 (630:675:725)(619:659:703))
          (PORT IN7 (354:377:401)(356:377:400))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_AND////    Pos: x34y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (607:644:684)(617:651:688))
          (PORT IN8 (599:640:685)(603:639:679))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_AND////    Pos: x38y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (601:648:697)(603:647:694))
          (PORT IN4 (407:442:480)(408:438:470))
          (PORT IN5 (599:637:678)(609:643:680))
          (PORT IN7 (424:449:477)(427:450:476))
          (PORT IN8 (671:717:765)(666:706:751))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x40y90
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (223:238:254)(210:221:232))
          (PORT IN3 (431:461:495)(432:459:488))
          (PORT IN5 (974:1034:1097)(977:1030:1087))
          (PORT IN8 (528:565:606)(523:553:587))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x31y91
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (322:345:369)(325:346:369))
          (PORT IN3 (517:555:596)(524:559:597))
          (PORT IN5 (470:508:546)(471:504:540))
          (PORT IN7 (460:491:524)(471:500:529))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x27y91
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (672:720:771)(667:709:758))
          (PORT IN3 (230:247:266)(216:231:247))
          (PORT IN5 (841:894:953)(871:924:982))
          (PORT IN8 (887:937:991)(895:938:983))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x35y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a4020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (330:355:381)(320:340:361))
          (PORT IN4 (794:856:922)(786:838:894))
          (PORT IN6 (868:930:998)(873:931:997))
          (PORT IN7 (602:649:700)(594:638:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (253:273:293)(252:275:299))  // in 1 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN6 OUT (278:283:289)(239:244:249))  // in 6 out 1
          (IOPATH IN7 OUT (279:285:291)(237:242:247))  // in 7 out 1
    )))
 // C_///AND/    Pos: x57y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4022_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (756:810:867)(781:833:888))
          (PORT IN4 (296:320:344)(288:307:327))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_AND////    Pos: x31y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (778:827:881)(775:819:869))
          (PORT IN2 (572:620:672)(551:587:627))
          (PORT IN3 (439:467:497)(438:462:487))
          (PORT IN6 (925:985:1049)(954:1011:1072))
          (PORT IN8 (402:433:467)(383:407:433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x63y88
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (323:344:366)(314:331:350))
          (PORT IN4 (231:246:261)(224:237:251))
          (PORT IN5 (430:461:493)(433:464:497))
          (PORT IN7 (728:782:841)(719:764:815))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (244:249:255)(211:215:220))  // in 1 out 1
          (IOPATH IN4 OUT (237:242:247)(205:209:213))  // in 4 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (198:213:229)(204:219:235))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x49y91
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (307:329:353)(299:317:338))
          (PORT IN3 (438:464:492)(439:463:488))
          (PORT IN6 (401:434:469)(393:421:451))
          (PORT IN8 (312:336:361)(304:325:348))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN6 OUT (236:254:273)(241:263:285))  // in 6 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x48y91
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (643:691:741)(653:697:743))
          (PORT IN3 (214:232:251)(199:213:227))
          (PORT IN5 (931:995:1064)(960:1018:1077))
          (PORT IN8 (798:860:926)(796:852:912))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (240:245:251)(210:214:219))  // in 2 out 1
          (IOPATH IN3 OUT (244:249:255)(209:213:218))  // in 3 out 1
          (IOPATH IN5 OUT (233:247:262)(233:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (200:218:237)(212:228:245))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x61y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a4033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (710:755:802)(730:771:813))
          (PORT IN4 (791:852:915)(799:852:910))
          (PORT IN5 (517:556:597)(528:563:601))
          (PORT IN8 (498:532:571)(497:529:562))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (259:281:304)(265:288:312))  // in 2 out 1
          (IOPATH IN4 OUT (234:257:280)(246:267:289))  // in 4 out 1
          (IOPATH IN5 OUT (279:285:292)(239:244:250))  // in 5 out 1
          (IOPATH IN8 OUT (278:283:289)(237:242:247))  // in 8 out 1
    )))
 // C_///AND/    Pos: x67y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (695:764:837)(710:772:835))
          (PORT IN2 (330:351:373)(321:340:360))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x68y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (497:532:570)(491:523:559))
          (PORT IN8 (708:759:813)(708:753:801))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (240:255:271)(238:250:264))
          (PORT IN4 (531:571:614)(527:561:597))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_XOR////    Pos: x67y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (348:376:405)(353:380:409))
          (PORT IN6 (647:689:735)(643:681:720))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_AND////    Pos: x65y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (463:490:521)(471:497:527))
          (PORT IN8 (757:819:884)(746:799:855))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x70y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4042_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (250:266:282)(245:258:273))
          (PORT IN4 (410:447:485)(412:445:479))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_OR////    Pos: x71y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:826:888)(783:835:890))
          (PORT IN2 (691:739:791)(680:720:764))
          (PORT IN3 (737:784:837)(746:791:839))
          (PORT IN4 (672:709:748)(691:724:761))
          (PORT IN5 (938:999:1065)(961:1019:1082))
          (PORT IN6 (818:866:918)(839:886:937))
          (PORT IN7 (659:705:753)(672:715:760))
          (PORT IN8 (558:597:638)(566:602:639))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (252:272:293)(251:272:294))  // in 1 out 1
          (IOPATH IN2 OUT (259:281:304)(264:285:307))  // in 2 out 1
          (IOPATH IN3 OUT (227:246:265)(229:250:271))  // in 3 out 1
          (IOPATH IN4 OUT (234:256:279)(246:266:287))  // in 4 out 1
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x17y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (792:848:909)(803:857:916))
          (PORT IN6 (896:957:1025)(918:977:1040))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4045_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (697:749:803)(705:752:802))
          (PORT IN3 (237:255:274)(230:247:264))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_XOR////    Pos: x22y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (442:468:494)(452:477:503))
          (PORT IN6 (540:577:616)(546:577:612))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
    )))
 // C_XOR///XOR/    Pos: x16y53
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (213:228:244)(197:209:221))
          (PORT IN7 (333:363:395)(326:350:376))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4050_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (213:228:245)(198:210:223))
          (PORT IN3 (326:353:383)(319:340:363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x37y60
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (676:716:758)(684:721:761))
          (PORT IN8 (726:775:827)(740:787:836))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4053_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (550:577:608)(544:568:593))
          (PORT IN4 (561:602:644)(570:607:645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x48y53
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4054_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (890:955:1024)(891:948:1009))
          (PORT IN3 (1080:1147:1220)(1107:1169:1237))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x63y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (644:684:729)(639:672:708))
          (PORT IN7 (470:510:552)(460:496:533))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (238:255:273)(243:264:285))  // in 6 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4058_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (450:488:528)(441:473:507))
          (PORT IN4 (659:701:746)(657:689:726))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x68y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (217:231:247)(213:226:240))
          (PORT IN4 (535:582:630)(539:581:627))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (267:287:308)(273:294:316))  // in 2 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x15y47
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (237:250:263)(224:233:244))
          (PORT IN7 (333:354:378)(336:355:377))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (235:248:262)(234:254:275))  // in 5 out 1
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (346:368:393)(346:367:389))
          (PORT IN4 (343:368:394)(341:365:390))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (236:252:269)(238:260:283))  // in 3 out 2
          (IOPATH IN4 OUT (242:262:283)(255:277:300))  // in 4 out 2
    )))
 // C_XOR////    Pos: x15y52
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (228:244:261)(212:225:238))
          (PORT IN8 (452:481:512)(458:485:515))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (200:214:228)(198:216:235))  // in 7 out 1
          (IOPATH IN8 OUT (202:219:237)(207:226:245))  // in 8 out 1
    )))
 // C_///AND/    Pos: x1y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4065_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1088:1169:1255)(1122:1199:1280))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (261:279:297)(260:281:302))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4065_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (85:87:90)(72:74:76))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x52y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4066_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1734:1846:1963)(1777:1877:1986))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x51y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4067_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (882:945:1011)(897:954:1014))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4068_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (399:441:484)(403:438:476))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x49y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4069_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1230:1316:1402)(1270:1342:1419))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x62y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4070_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (421:451:483)(421:446:472))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x19y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4071_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (410:447:485)(401:430:461))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x21y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4072_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (786:853:924)(790:850:914))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x24y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4073_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (261:274:288)(256:268:281))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x39y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4074_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (623:660:700)(626:660:697))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x61y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4075_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1089:1169:1254)(1098:1167:1242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x60y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4076_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1249:1341:1437)(1271:1351:1436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x65y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4077_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (443:476:510)(432:458:485))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4078_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (492:528:569)(474:504:538))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x37y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4079_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (224:238:254)(220:234:248))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x57y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4080_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (227:241:256)(213:223:234))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x58y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4081_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (387:415:444)(394:422:451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x26y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4082_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (317:344:372)(310:332:354))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x24y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4083_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (419:451:483)(417:443:472))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x67y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4084_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (789:841:895)(817:866:918))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x61y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4085_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (684:730:779)(676:718:763))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x64y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4086_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (912:976:1043)(933:993:1057))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x33y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4087_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (726:780:836)(736:784:833))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x35y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4088_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1207:1289:1377)(1257:1333:1413))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x52y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4089_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (452:475:500)(457:481:506))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x63y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4090_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (337:359:382)(336:356:378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x72y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4091_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (593:641:693)(586:629:676))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x71y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4092_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (762:818:878)(754:798:848))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x38y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4093_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1367:1452:1539)(1402:1474:1552))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x64y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4094_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (898:957:1022)(918:974:1034))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x61y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4095_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (439:470:502)(438:467:498))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x53y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4096_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1086:1155:1229)(1115:1179:1248))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x62y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4097_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (645:690:737)(652:694:739))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x17y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4098_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (507:546:588)(512:549:588))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x29y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4099_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (344:364:387)(341:360:382))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x18y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4100_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (439:469:503)(438:465:494))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x63y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4101_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (896:958:1024)(910:963:1021))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4102_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (801:853:909)(830:879:930))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x70y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4103_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (585:629:676)(578:616:657))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x14y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4104_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (601:642:688)(615:654:696))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x19y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4105_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (237:255:274)(228:244:261))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x27y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4106_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (408:440:475)(409:438:470))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x20y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4107_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (324:346:369)(320:337:355))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x19y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4108_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (219:237:255)(217:232:249))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x30y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4109_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (429:463:500)(431:464:498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x47y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4110_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (497:531:566)(475:502:530))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x60y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4111_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1086:1153:1226)(1119:1179:1245))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x22y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4112_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (497:533:573)(503:535:571))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x22y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4113_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (520:560:602)(528:565:606))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x15y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4114_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (650:693:739)(659:696:738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x17y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4115_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (239:253:268)(234:246:260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x17y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4116_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (235:251:267)(230:244:260))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x21y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4117_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (929:1004:1086)(903:964:1031))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x17y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4118_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (316:339:364)(308:328:349))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x15y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4119_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (227:245:264)(220:237:254))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x16y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4120_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (422:448:475)(426:450:476))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x16y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4121_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (324:349:374)(319:340:361))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x24y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4122_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (725:774:828)(715:760:809))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x33y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4123_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (864:927:991)(890:947:1006))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x27y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4124_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (519:552:588)(534:566:601))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x27y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4125_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (953:1020:1092)(972:1034:1099))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4126_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (409:441:474)(400:425:452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x42y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4127_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (432:467:503)(426:452:481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4128_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (303:330:359)(296:320:346))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x15y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4129_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (533:566:602)(537:569:601))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x19y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4130_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (525:563:604)(528:563:600))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x21y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4131_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (323:346:370)(328:350:373))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x27y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4132_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1078:1152:1233)(1097:1165:1240))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x36y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4133_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1075:1171:1273)(1081:1162:1247))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x18y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4134_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (996:1065:1137)(1022:1085:1154))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x52y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4135_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (609:662:718)(619:669:722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x38y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4136_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (724:774:828)(716:760:808))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x28y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4137_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (527:566:607)(539:574:612))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x49y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4138_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (505:539:575)(520:550:584))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x28y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4139_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (750:805:864)(756:810:865))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x62y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4140_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (721:766:813)(742:783:827))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x38y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4141_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (641:680:720)(653:688:727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4142_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (510:548:588)(499:534:570))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x13y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4143_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (673:723:778)(673:718:767))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x43y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4144_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (703:752:804)(714:757:804))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4145_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (428:463:498)(425:455:488))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x25y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4146_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (409:437:468)(407:432:461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x27y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4147_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (604:648:696)(599:639:681))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x61y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4148_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (425:453:484)(426:450:474))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x61y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4149_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (728:775:825)(747:791:838))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x61y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4150_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (383:411:440)(388:412:437))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x44y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4151_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (305:329:354)(307:330:354))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4152_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (389:427:468)(373:403:436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x58y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4153_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (693:744:799)(706:754:805))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x50y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4154_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (530:572:616)(542:581:621))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x33y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4155_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1235:1318:1408)(1281:1359:1440))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x18y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4156_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (345:370:397)(329:347:367))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x16y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4157_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (299:319:340)(294:310:328))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x18y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4158_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (329:356:384)(324:346:369))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x56y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4159_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (524:560:599)(529:560:593))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x54y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4160_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (528:561:597)(524:553:583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x61y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4161_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1067:1139:1215)(1087:1155:1228))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x54y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4162_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (613:655:702)(610:649:692))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x13y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4163_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (521:554:590)(518:545:574))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x28y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4164_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:599:642)(567:605:644))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x19y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4165_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (739:796:857)(732:779:829))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x16y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4166_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (880:941:1007)(895:954:1019))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x29y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4167_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (717:765:814)(730:772:818))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x29y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4168_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:797:854)(763:814:869))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x50y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4169_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (951:1016:1086)(970:1030:1094))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4170_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (632:677:726)(636:678:722))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x54y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4171_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (713:765:820)(722:771:824))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x51y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4172_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (215:231:249)(202:216:230))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x59y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4173_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (897:959:1023)(924:980:1040))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x57y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4174_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (668:725:785)(650:698:749))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x61y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4175_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (550:587:626)(555:590:627))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x63y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4176_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1012:1074:1138)(1051:1108:1169))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x70y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4177_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (732:783:838)(716:758:802))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x74y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4178_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (724:769:816)(745:788:835))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x26y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4179_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1029:1097:1171)(1034:1094:1160))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x68y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4180_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:595:636)(568:606:647))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x45y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4181_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (907:983:1064)(904:972:1046))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x43y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4182_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (957:1035:1116)(951:1016:1086))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x35y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4183_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (642:677:714)(665:699:736))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x43y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4184_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (592:636:681)(597:637:677))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x45y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4185_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1022:1082:1148)(1064:1119:1181))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x43y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4186_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (899:963:1034)(899:958:1019))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x45y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4187_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (894:962:1032)(909:970:1033))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x43y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4188_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1620:1749:1888)(1626:1737:1855))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x26y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4189_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (595:643:693)(600:642:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x27y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4190_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (222:237:253)(211:223:236))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x24y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4191_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (225:240:256)(211:223:236))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x52y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4192_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (324:351:379)(316:339:364))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x44y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4193_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (616:659:706)(626:665:708))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x32y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4194_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (913:972:1035)(937:988:1041))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x40y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4195_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (957:1027:1100)(983:1047:1113))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x58y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4196_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (224:242:261)(209:224:240))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x45y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4197_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (626:665:706)(647:683:719))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x41y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4198_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (686:736:789)(671:716:764))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x34y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4199_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (507:542:580)(510:543:579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x44y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4200_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (891:957:1026)(922:983:1049))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x62y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4201_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (928:991:1059)(945:1005:1068))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x51y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4202_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (537:581:629)(544:584:625))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x59y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4203_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (964:1025:1092)(974:1032:1098))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x64y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4204_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (682:761:843)(701:773:849))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x52y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4205_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (806:861:920)(823:873:928))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x56y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4206_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (317:342:367)(310:331:353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x54y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4207_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (836:895:959)(846:899:955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x63y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4208_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (684:734:786)(680:724:769))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4209_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (234:249:265)(229:242:256))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x36y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4210_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (327:352:378)(320:340:360))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x68y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4211_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (536:575:616)(542:579:621))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4212_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1233:1293:1358)(1278:1338:1402))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x66y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4213_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:574:612)(551:586:624))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x56y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4214_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (511:548:587)(524:562:603))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x68y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4215_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:588:634)(540:575:614))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x72y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4216_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (816:878:944)(807:861:921))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x70y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4217_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1363:1458:1556)(1410:1496:1587))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x69y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4218_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (646:694:745)(640:674:711))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x66y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4219_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (883:945:1012)(908:965:1025))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x71y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4220_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (579:621:666)(564:598:634))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x72y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4221_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (424:459:495)(423:453:485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x72y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4222_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (636:681:728)(649:690:734))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x57y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4223_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (615:670:728)(619:667:717))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x62y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4224_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (747:801:858)(738:784:834))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x40y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4225_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (858:916:978)(873:926:984))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x68y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4226_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (444:474:505)(448:475:505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x50y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4227_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (627:668:714)(623:659:699))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x50y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4228_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (424:456:490)(421:449:478))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x66y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4229_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (931:989:1050)(966:1021:1079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x72y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4230_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (805:861:919)(836:888:944))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x65y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4231_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (242:256:271)(228:239:250))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x71y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4232_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (346:367:390)(341:358:375))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4233_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (343:364:386)(332:349:369))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x63y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4234_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (496:534:575)(477:506:538))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x61y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4235_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (892:954:1019)(905:961:1021))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x69y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4236_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (323:344:367)(316:333:353))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x65y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4237_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (732:777:827)(746:788:834))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x69y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4238_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (625:667:713)(634:671:713))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x68y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4239_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (638:683:731)(645:687:732))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x72y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4240_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (718:773:832)(698:741:788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x64y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4241_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (845:916:992)(841:901:965))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x62y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4242_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1186:1268)(1142:1210:1285))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x71y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4243_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (735:793:855)(729:782:838))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x73y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4244_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (309:328:350)(303:319:336))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x73y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4245_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (450:476:505)(459:483:511))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x71y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4246_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (350:372:395)(350:371:393))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x66y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4247_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (826:885:948)(821:874:932))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x68y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4248_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (716:776:841)(697:749:804))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x67y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4249_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (633:682:732)(633:675:719))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x71y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4250_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (684:747:815)(703:759:820))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x65y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4251_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (906:961:1019)(914:961:1014))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x63y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4252_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (608:655:707)(593:633:674))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x63y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4253_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (767:823:883)(777:829:885))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x21y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4254_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (802:861:924)(806:859:916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x55y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4255_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (606:648:694)(612:650:688))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x27y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4256_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:439:476)(395:423:454))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x56y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4257_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (596:646:700)(578:620:664))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x67y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4258_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (901:968:1040)(914:974:1038))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x19y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4259_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (421:453:486)(422:448:475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x21y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4260_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (206:221:237)(193:204:216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x74y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4261_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1002:1063:1130)(1031:1091:1152))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x64y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4262_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (631:681:733)(642:690:740))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x66y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4263_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (669:737:807)(666:724:785))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x25y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4264_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (234:251:269)(229:243:259))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x67y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4265_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (833:903:978)(820:882:945))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x21y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4266_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (224:237:252)(222:234:246))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x73y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4267_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (592:634:679)(594:629:667))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x62y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4268_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (493:530:571)(495:529:566))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x60y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4269_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (216:235:256)(201:218:236))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x64y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4270_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (875:929:989)(877:924:974))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x66y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4271_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (522:554:590)(534:565:598))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x68y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4272_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (536:570:606)(532:562:596))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x68y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4273_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (418:453:490)(418:449:483))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x64y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4274_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (473:505:538)(487:517:549))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x63y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4275_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1013:1083:1158)(1036:1104:1175))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4276_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (546:589:634)(557:597:641))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4277_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (321:345:371)(311:333:355))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4278_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (703:745:790)(711:748:787))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4279_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (431:458:486)(428:447:470))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4280_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (228:244:261)(213:225:238))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4281_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (423:451:480)(418:441:466))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4282_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (538:579:624)(541:579:619))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x66y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4283_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (219:234:249)(213:226:240))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x66y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4284_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (430:465:500)(429:458:490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x68y33
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4285_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (896:969:1046)(930:998:1068))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x58y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4286_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (211:224:237)(200:209:219))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x62y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4287_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (607:648:693)(612:648:688))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x64y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4288_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (737:776:820)(740:775:813))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x66y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4289_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (572:627:685)(587:634:686))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x66y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4290_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (883:962:1042)(900:971:1046))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x25y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4291_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (688:739:794)(697:743:793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x25y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4292_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (403:438:474)(401:431:463))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x50y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4293_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (979:1035:1096)(1010:1065:1124))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x27y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4294_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (213:231:250)(200:214:229))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x20y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4295_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (470:502:536)(474:505:536))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x25y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4296_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (509:545:582)(512:542:576))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x21y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4297_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (408:435:464)(398:420:443))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x24y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4298_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (424:448:474)(422:444:467))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x14y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4299_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (747:803:861)(738:782:831))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x24y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4300_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1088:1154:1221)(1134:1195:1260))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x23y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4301_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (574:610:648)(588:623:661))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x44y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4302_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (695:739:787)(689:729:773))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x21y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4303_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (799:863:931)(791:842:897))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x41y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4304_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (680:722:767)(698:739:784))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x45y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4305_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (329:354:381)(325:344:365))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x50y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4306_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (878:936:997)(886:936:990))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x52y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4307_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1050:1124:1204)(1052:1119:1189))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x45y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4308_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (314:334:355)(305:322:342))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x47y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4309_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (607:641:678)(613:644:679))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x46y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4310_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (843:912:988)(857:924:995))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x48y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4311_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (727:787:851)(739:794:852))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x43y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4312_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (639:689:741)(645:688:734))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x43y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4313_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (656:692:731)(654:683:714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x42y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4314_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (620:663:710)(609:644:683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x38y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4315_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1059:1119:1181)(1089:1146:1208))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x35y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4316_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (675:724:775)(668:710:756))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x45y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4317_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (683:732:785)(674:719:765))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x39y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4318_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (878:942:1012)(883:939:1001))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x49y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4319_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (546:577:612)(562:592:625))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x44y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4320_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (723:777:835)(719:768:818))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x44y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4321_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (611:654:700)(597:634:675))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x38y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4322_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (931:988:1053)(939:994:1056))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x44y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4323_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (756:809:865)(778:831:885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x47y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4324_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (210:229:249)(198:211:226))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x47y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4325_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (638:672:707)(645:675:709))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x45y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4326_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (700:745:794)(710:749:793))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x41y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4327_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (609:654:703)(621:665:710))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x45y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4328_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (820:875:934)(826:872:922))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x41y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4329_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (491:529:569)(494:527:562))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x28y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4330_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (607:646:686)(615:650:688))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x33y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4331_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (525:564:606)(523:554:588))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x27y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4332_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (712:755:800)(725:763:806))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x61y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4333_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (942:1006:1073)(965:1024:1089))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x41y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4334_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (731:784:841)(748:796:848))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4335_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (691:740:791)(703:751:800))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x46y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4336_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (834:898:967)(859:918:982))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x27y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4337_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1149:1223:1298)(1191:1259:1331))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x39y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4338_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (774:825:879)(765:809:856))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x41y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4339_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (238:255:272)(230:244:258))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x48y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4340_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (415:447:479)(427:456:487))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x61y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4341_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (334:358:385)(335:361:388))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x59y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4342_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (744:792:843)(762:806:854))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x57y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4343_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (661:695:731)(664:697:733))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x57y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4344_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (887:953:1023)(905:963:1027))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x55y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4345_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (810:866:924)(829:879:933))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x53y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4346_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (609:654:701)(598:632:670))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x59y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4347_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (602:657:716)(609:661:716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x56y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4348_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (980:1051:1126)(985:1049:1120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x52y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4349_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1548:1661:1781)(1541:1637:1744))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x59y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4350_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1098:1176:1258)(1140:1214:1293))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x54y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4351_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (885:943:1004)(897:948:1005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x58y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4352_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (662:712:764)(683:728:776))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x54y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4353_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (696:751:809)(681:728:777))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x56y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4354_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (841:899:962)(840:891:948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x52y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4355_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (771:827:885)(774:825:878))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x60y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4356_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (965:1020:1080)(997:1051:1108))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x58y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4357_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (713:770:831)(733:788:847))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x58y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4358_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (330:352:374)(324:342:361))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x58y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4359_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (805:860:918)(800:847:899))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x54y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4360_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (529:564:600)(533:564:599))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x57y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4361_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (422:455:490)(420:449:481))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x53y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4362_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (485:526:571)(470:506:546))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x55y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4363_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (806:869:935)(804:859:919))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x51y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4364_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (319:342:366)(310:328:349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x62y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4365_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (206:221:237)(193:205:218))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x50y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4366_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (952:1015:1084)(965:1021:1081))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x49y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4367_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (929:990:1058)(952:1011:1072))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x51y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4368_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (794:845:898)(821:870:922))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x29y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4369_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (972:1058:1148)(1013:1104:1199))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x66y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4370_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (433:459:486)(432:456:482))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x59y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4371_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (237:252:269)(229:242:256))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x53y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4372_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (776:829:883)(801:850:902))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x51y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4373_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (986:1054:1125)(1020:1080:1143))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x44y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4374_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (524:560:599)(535:567:602))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x43y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4375_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (414:441:471)(414:439:467))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x39y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4376_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (502:536:572)(510:539:572))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x44y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4377_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (541:577:616)(547:578:611))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x44y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4378_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1035:1122:1215)(1018:1091:1168))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x41y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4379_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (863:924:990)(856:908:965))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x35y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4380_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (860:921:987)(857:910:971))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4381_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (869:938:1012)(860:922:986))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x30y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4382_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (531:570:613)(537:574:613))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x35y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4383_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (688:744:801)(702:752:806))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x37y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4384_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (702:753:810)(701:749:799))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x38y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4385_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (418:447:478)(425:455:485))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x36y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4386_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (936:997:1062)(955:1009:1066))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4387_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1062:1124:1195)(1079:1140:1205))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4388_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (715:758:805)(718:756:796))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x33y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4389_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (226:241:256)(220:233:247))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x35y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4390_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (214:228:244)(202:214:226))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x52y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4391_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (890:948:1010)(920:971:1023))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x38y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4392_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (331:350:371)(322:339:357))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x34y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4393_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (702:745:791)(698:735:775))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x34y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4394_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (437:466:498)(435:463:491))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x38y59
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4395_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (899:951:1011)(905:957:1013))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x36y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4396_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (611:662:713)(619:665:715))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x38y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4397_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (315:339:364)(306:325:347))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x54y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4398_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (330:353:378)(334:355:378))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x39y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4399_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (591:627:666)(605:640:678))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x39y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4400_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (572:619:668)(579:622:666))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x39y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4401_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (708:762:820)(692:733:777))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x67y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4402_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (607:645:685)(616:650:686))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x31y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4403_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (624:665:707)(628:663:701))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x54y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4404_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (502:536:571)(509:539:571))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x28y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4405_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (325:344:364)(328:345:364))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x46y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4406_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (305:328:352)(299:318:338))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x41y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4407_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (546:580:615)(554:584:616))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x47y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4408_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (545:576:611)(553:578:605))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x49y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4409_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (814:861:913)(827:870:917))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x31y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4410_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (318:340:364)(310:329:349))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x43y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4411_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (911:973:1041)(927:983:1045))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x31y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4412_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (575:608:643)(579:609:642))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x11y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4413_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (589:631:675)(592:630:672))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x26y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4414_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1022:1096:1176)(1061:1132:1207))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x21y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4415_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (598:642:690)(604:646:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x17y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4416_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (513:550:591)(500:534:571))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x33y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4417_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (216:231:247)(203:215:228))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x48y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4418_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (757:815:877)(765:816:869))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x48y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4419_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (641:687:736)(652:696:744))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x72y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4420_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (691:740:793)(697:743:791))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x69y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4421_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (669:709:752)(690:729:770))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x57y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4422_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (719:772:827)(719:766:817))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x65y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4423_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (432:462:495)(440:468:499))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x61y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4424_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (302:327:354)(293:314:338))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x69y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4425_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (714:755:800)(730:767:808))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x71y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4426_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (325:345:366)(326:346:367))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x67y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4427_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (724:767:815)(740:779:820))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x60y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4428_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (934:996:1063)(978:1040:1104))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x63y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4429_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (329:349:372)(322:339:358))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x63y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4430_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (739:791:849)(755:804:857))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x55y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4431_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (665:713:765)(675:718:765))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x54y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4432_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (649:694:741)(659:700:746))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x70y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4433_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (856:916:980)(857:913:972))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x48y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4434_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1236:1315:1400)(1257:1326:1404))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x57y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4435_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (524:558:594)(541:574:609))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x61y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4436_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (241:257:274)(233:247:261))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x50y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4437_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (810:865:924)(826:875:928))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x20y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4438_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (906:973:1047)(903:962:1028))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x22y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4439_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (576:613:653)(592:627:666))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x18y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4440_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (334:355:376)(335:354:374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x15y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4441_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (875:935:1000)(902:958:1015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x26y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4442_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (229:245:262)(217:229:241))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x26y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4443_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (819:874:929)(799:845:894))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x17y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4444_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (242:259:277)(234:250:266))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x20y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4445_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (331:354:379)(324:343:365))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x23y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4446_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (222:244:267)(216:236:257))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x42y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4447_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (329:355:383)(323:345:368))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x34y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4448_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (461:488:518)(465:488:513))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x30y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4449_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (694:745:798)(698:746:797))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x42y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4450_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (440:468:497)(446:473:503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x37y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4451_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (608:645:686)(612:648:685))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x34y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4452_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (602:645:690)(621:663:711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x63y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4453_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (234:250:268)(229:243:258))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x51y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4454_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (225:239:254)(212:222:234))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x50y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4455_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (716:775:840)(707:759:814))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x64y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4456_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (481:517:557)(459:489:522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x66y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4457_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (628:679:732)(634:680:728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x65y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4458_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (511:550:591)(518:554:592))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x64y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4459_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (232:246:261)(217:228:239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x35y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4460_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (724:787:854)(712:769:827))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4461_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (699:745:793)(712:756:802))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x36y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4462_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (603:656:711)(602:647:697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x68y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4463_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (545:582:623)(561:599:637))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x63y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4464_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (668:721:776)(660:704:752))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x52y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4465_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (850:914:979)(860:919:983))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x55y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4466_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (426:457:491)(431:458:486))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x67y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4467_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (219:235:251)(204:215:228))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x41y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4468_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (423:452:482)(421:446:473))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x15y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4469_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (623:668:717)(625:664:705))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x15y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4470_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (616:662:712)(602:643:687))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x13y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4471_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (313:336:360)(306:326:348))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x12y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4472_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (513:550:590)(519:553:591))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x17y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4473_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (934:991:1052)(956:1010:1067))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x16y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4474_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (637:680:725)(632:670:711))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x34y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4475_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1079:1157:1241)(1104:1173:1246))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x32y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4476_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (812:864:921)(826:871:919))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x31y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4477_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1099:1169:1245)(1121:1184:1255))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x27y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4478_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1000:1098:1201)(1026:1125:1228))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x30y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4479_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1122:1211:1307)(1124:1198:1278))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4480_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (862:935:1013)(892:958:1028))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x64y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4481_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (996:1065:1139)(1005:1067:1135))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x64y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4482_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (853:915:980)(863:917:977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x69y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4483_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (705:755:811)(697:740:787))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x70y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4484_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (418:446:477)(413:435:460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x70y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4485_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (408:438:470)(406:433:461))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x72y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4486_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (638:683:730)(654:694:736))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x68y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4487_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (752:807:864)(761:805:856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x64y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4488_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (409:440:473)(409:435:464))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x65y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4489_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (576:615:656)(587:622:659))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x67y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4490_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (424:453:484)(423:450:478))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x66y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4491_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (879:942:1007)(904:955:1011))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x68y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4492_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (831:898:968)(819:878:940))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x70y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4493_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (894:956:1023)(904:955:1012))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x47y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4494_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1013:1078:1148)(1015:1072:1135))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x49y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4495_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (217:233:250)(200:212:225))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x47y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4496_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (417:441:466)(412:432:454))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x54y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4497_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1119:1190:1263)(1160:1222:1293))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x56y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4498_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (720:778:839)(714:764:819))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x52y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4499_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (641:682:728)(645:687:731))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x70y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4500_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (724:779:837)(743:791:842))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x66y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4501_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (868:935:1007)(877:937:1002))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x65y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4502_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (902:972:1045)(927:984:1046))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x66y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4503_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (752:803:856)(766:812:860))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x70y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4504_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (717:767:821)(718:767:817))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x65y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4505_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (714:754:797)(730:765:805))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x56y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4506_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (220:235:251)(205:215:227))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x62y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4507_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (690:744:800)(696:740:788))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x60y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4508_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (311:334:357)(306:323:343))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x55y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4509_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (510:546:583)(525:560:598))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x60y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4510_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:563:604)(531:568:608))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x58y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4511_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (333:357:383)(332:356:382))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x57y57
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4512_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1018:1080:1148)(1036:1095:1162))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x49y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4513_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (688:730:777)(692:732:775))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x41y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4514_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1003:1088:1177)(992:1060:1135))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x51y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4515_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (489:522:558)(501:533:568))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x49y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4516_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (254:268:283)(249:262:276))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x46y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4517_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (675:730:788)(671:722:776))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x46y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4518_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (997:1056:1121)(1028:1082:1143))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x70y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4519_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (412:441:473)(411:438:466))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x23y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4520_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (808:871:937)(831:888:949))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x25y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4521_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (727:771:819)(744:784:826))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x27y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4522_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (530:564:600)(547:581:616))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x28y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4523_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (437:466:495)(441:469:499))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x19y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4524_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (333:361:392)(330:351:373))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x18y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4525_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (945:1018:1094)(950:1015:1084))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x20y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4526_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (444:473:504)(449:476:505))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x24y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4527_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (428:456:485)(427:451:477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x19y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4528_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (779:829:883)(773:817:865))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x24y55
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4529_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (392:422:455)(384:409:435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x23y53
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4530_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:605:656)(545:584:626))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x23y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4531_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (841:902:965)(862:916:975))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x20y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4532_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (417:449:483)(418:445:475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x19y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4533_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (212:227:242)(197:208:220))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x23y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4534_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (614:666:722)(597:642:690))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x17y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4535_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (512:551:592)(511:546:582))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x22y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4536_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (844:892:943)(866:913:963))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x22y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4537_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (510:545:583)(515:548:583))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x22y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4538_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (886:945:1011)(908:964:1026))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x23y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4539_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (514:553:594)(509:543:580))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x17y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4540_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (604:651:701)(595:639:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x17y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4541_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:561:601)(528:563:601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x23y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4542_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (605:647:693)(600:635:676))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x21y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4543_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (500:530:562)(515:542:569))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x56y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4544_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (862:923:987)(870:923:980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x48y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4545_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (422:448:475)(426:450:476))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x45y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4546_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (589:624:663)(596:631:667))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x37y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4547_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (945:1009:1079)(955:1014:1075))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4548_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (575:621:671)(561:598:639))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4549_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (832:895:960)(841:900:963))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x47y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4550_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (783:840:902)(800:850:903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x41y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4551_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (801:867:937)(804:862:924))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x40y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4552_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (603:648:696)(583:619:658))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x39y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4553_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (641:684:728)(656:696:739))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x44y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4554_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (752:804:857)(778:825:877))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x39y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4555_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (519:558:598)(507:540:574))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x37y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4556_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (842:903:971)(859:918:981))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4557_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (316:341:368)(315:340:367))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x57y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4558_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (539:579:622)(541:579:617))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x33y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4559_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (655:694:736)(671:707:745))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x39y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4560_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1045:1111:1182)(1066:1127:1193))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x27y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4561_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (615:654:696)(620:653:690))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x41y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4562_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (590:636:684)(586:625:667))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x67y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4563_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (762:820:882)(757:804:854))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x67y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4564_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (646:699:753)(659:709:762))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x68y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4565_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (341:370:401)(327:351:376))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4566_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (461:493:529)(454:481:510))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x59y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4567_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (424:457:493)(423:453:486))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x60y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4568_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (887:955:1029)(902:965:1036))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x57y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4569_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (517:554:593)(504:536:571))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x48y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4570_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (524:566:610)(540:579:621))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x58y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4571_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (603:655:710)(610:658:709))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x64y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4572_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (869:934:1003)(884:944:1008))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x56y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4573_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (750:791:836)(764:803:845))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x16y62
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4574_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (536:576:619)(523:556:591))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x24y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4575_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (730:773:819)(735:774:818))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x22y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4576_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (700:747:798)(712:752:796))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x54y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4577_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (893:954:1018)(918:972:1033))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x21y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4578_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (985:1054:1128)(997:1058:1124))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x23y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4579_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (748:800:857)(748:793:843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x62y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4580_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1193:1277:1365)(1222:1296:1375))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x63y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4581_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (972:1035:1101)(998:1052:1111))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x18y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4582_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (420:450:482)(429:457:485))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (169:180:192)(171:181:191))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x62y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4583_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (429:455:483)(428:450:476))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x41y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4584_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (980:1045:1114)(1023:1082:1146))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x71y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4585_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (823:874:927)(818:860:905))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x67y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4586_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (731:776:824)(740:778:820))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x46y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4587_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (867:926:990)(861:911:965))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x33y61
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4588_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (860:918:978)(869:918:973))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x61y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4589_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (304:325:349)(287:303:321))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x69y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4590_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (444:476:509)(438:467:497))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x60y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4591_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1596:1698:1805)(1642:1737:1840))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x54y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4592_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1577:1677:1781)(1619:1706:1800))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x58y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4593_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1470:1555:1646)(1494:1567:1648))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x54y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4594_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1258:1347:1442)(1282:1360:1444))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x37y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4595_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (985:1052:1124)(1005:1068:1135))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x33y52
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4596_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (775:830:889)(791:841:895))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x33y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4597_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1181:1261:1345)(1216:1291:1371))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x37y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4598_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (781:836:895)(776:822:870))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x35y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4599_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1081:1152:1227)(1092:1153:1220))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x37y58
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4600_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1029:1092:1158)(1054:1110:1170))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x37y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4601_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (913:977:1047)(919:975:1035))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x33y56
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4602_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (547:577:611)(552:577:604))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x66y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4603_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (536:584:634)(540:582:628))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x63y54
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4604_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (784:847:912)(804:859:914))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4605_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1200:1288:1382)(1234:1312:1396))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x42y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4606_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1402:1491:1586)(1460:1543:1632))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x48y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4607_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1141:1206:1273)(1196:1256:1318))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x44y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4608_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1375:1463:1556)(1417:1497:1580))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x50y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4609_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1010:1095:1184)(1028:1100:1180))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x49y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4610_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1000:1072:1149)(996:1056:1121))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x18y51
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4611_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (727:785:847)(717:768:824))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x36y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4612_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (350:374:400)(350:372:395))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x37y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4613_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (619:666:716)(604:644:686))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x64y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4614_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1657:1765:1878)(1696:1792:1895))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x64y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4615_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1348:1437:1535)(1397:1478:1563))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x58y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4616_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1377:1457:1542)(1416:1495:1577))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x60y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4617_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1104:1172:1247)(1156:1222:1290))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x57y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4618_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1207:1281:1360)(1249:1316:1388))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x59y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4619_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1271:1356:1448)(1303:1381:1466))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x65y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4620_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1388:1484:1585)(1434:1519:1611))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x63y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4621_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1006:1070:1136)(1045:1102:1163))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x61y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4622_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1367:1460:1558)(1420:1507:1599))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (179:189:200)(183:192:202))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x59y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4623_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1245:1337:1433)(1281:1364:1449))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (173:184:196)(175:185:196))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x67y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4624_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1690:1798:1916)(1733:1826:1929))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x67y34
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4625_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1211:1295:1383)(1264:1342:1426))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x35y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4626_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (335:356:378)(337:356:378))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (184:194:205)(184:192:201))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x64y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4627_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (658:701:747)(679:722:767))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x24y60
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4628_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (445:475:508)(438:461:487))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (188:198:208)(191:199:208))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x58y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4629_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:445:481)(407:437:469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (185:195:205)(187:195:204))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x58y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4630_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (427:456:487)(427:453:481))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (179:189:200)(179:187:196))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x31y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4631_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (819:880:945)(809:860:915))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x34y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4632_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (792:852:917)(798:850:908))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (176:186:197)(180:189:199))  // in 2 out 2
    )))
)
// 
// 
// Min/Max-Timing
//         4065/10      1  min:   59  max:   59
