
L476_FreeRTOS_Snake_git.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800b340  0800b340  0001b340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b790  0800b790  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b790  0800b790  0001b790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b798  0800b798  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b798  0800b798  0001b798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b79c  0800b79c  0001b79c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b7a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008c34  20000074  0800b814  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008ca8  0800b814  00028ca8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000200b0  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004057  00000000  00000000  00040154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad0  00000000  00000000  000441b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001948  00000000  00000000  00045c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005bbc  00000000  00000000  000475c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dac7  00000000  00000000  0004d184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001039fc  00000000  00000000  0006ac4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016e647  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008008  00000000  00000000  0016e698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  001766a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  001766c4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b324 	.word	0x0800b324

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800b324 	.word	0x0800b324

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b974 	b.w	8000e98 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	4604      	mov	r4, r0
 8000bd0:	468e      	mov	lr, r1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d14d      	bne.n	8000c72 <__udivmoddi4+0xaa>
 8000bd6:	428a      	cmp	r2, r1
 8000bd8:	4694      	mov	ip, r2
 8000bda:	d969      	bls.n	8000cb0 <__udivmoddi4+0xe8>
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	b152      	cbz	r2, 8000bf8 <__udivmoddi4+0x30>
 8000be2:	fa01 f302 	lsl.w	r3, r1, r2
 8000be6:	f1c2 0120 	rsb	r1, r2, #32
 8000bea:	fa20 f101 	lsr.w	r1, r0, r1
 8000bee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bf6:	4094      	lsls	r4, r2
 8000bf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bfc:	0c21      	lsrs	r1, r4, #16
 8000bfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000c02:	fa1f f78c 	uxth.w	r7, ip
 8000c06:	fb08 e316 	mls	r3, r8, r6, lr
 8000c0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c0e:	fb06 f107 	mul.w	r1, r6, r7
 8000c12:	4299      	cmp	r1, r3
 8000c14:	d90a      	bls.n	8000c2c <__udivmoddi4+0x64>
 8000c16:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c1e:	f080 811f 	bcs.w	8000e60 <__udivmoddi4+0x298>
 8000c22:	4299      	cmp	r1, r3
 8000c24:	f240 811c 	bls.w	8000e60 <__udivmoddi4+0x298>
 8000c28:	3e02      	subs	r6, #2
 8000c2a:	4463      	add	r3, ip
 8000c2c:	1a5b      	subs	r3, r3, r1
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c34:	fb08 3310 	mls	r3, r8, r0, r3
 8000c38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c3c:	fb00 f707 	mul.w	r7, r0, r7
 8000c40:	42a7      	cmp	r7, r4
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x92>
 8000c44:	eb1c 0404 	adds.w	r4, ip, r4
 8000c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4c:	f080 810a 	bcs.w	8000e64 <__udivmoddi4+0x29c>
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	f240 8107 	bls.w	8000e64 <__udivmoddi4+0x29c>
 8000c56:	4464      	add	r4, ip
 8000c58:	3802      	subs	r0, #2
 8000c5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5e:	1be4      	subs	r4, r4, r7
 8000c60:	2600      	movs	r6, #0
 8000c62:	b11d      	cbz	r5, 8000c6c <__udivmoddi4+0xa4>
 8000c64:	40d4      	lsrs	r4, r2
 8000c66:	2300      	movs	r3, #0
 8000c68:	e9c5 4300 	strd	r4, r3, [r5]
 8000c6c:	4631      	mov	r1, r6
 8000c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0xc2>
 8000c76:	2d00      	cmp	r5, #0
 8000c78:	f000 80ef 	beq.w	8000e5a <__udivmoddi4+0x292>
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c82:	4630      	mov	r0, r6
 8000c84:	4631      	mov	r1, r6
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	fab3 f683 	clz	r6, r3
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	d14a      	bne.n	8000d28 <__udivmoddi4+0x160>
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d302      	bcc.n	8000c9c <__udivmoddi4+0xd4>
 8000c96:	4282      	cmp	r2, r0
 8000c98:	f200 80f9 	bhi.w	8000e8e <__udivmoddi4+0x2c6>
 8000c9c:	1a84      	subs	r4, r0, r2
 8000c9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	469e      	mov	lr, r3
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d0e0      	beq.n	8000c6c <__udivmoddi4+0xa4>
 8000caa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cae:	e7dd      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000cb0:	b902      	cbnz	r2, 8000cb4 <__udivmoddi4+0xec>
 8000cb2:	deff      	udf	#255	; 0xff
 8000cb4:	fab2 f282 	clz	r2, r2
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	f040 8092 	bne.w	8000de2 <__udivmoddi4+0x21a>
 8000cbe:	eba1 010c 	sub.w	r1, r1, ip
 8000cc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cc6:	fa1f fe8c 	uxth.w	lr, ip
 8000cca:	2601      	movs	r6, #1
 8000ccc:	0c20      	lsrs	r0, r4, #16
 8000cce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cda:	fb0e f003 	mul.w	r0, lr, r3
 8000cde:	4288      	cmp	r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x12c>
 8000ce2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ce6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x12a>
 8000cec:	4288      	cmp	r0, r1
 8000cee:	f200 80cb 	bhi.w	8000e88 <__udivmoddi4+0x2c0>
 8000cf2:	4643      	mov	r3, r8
 8000cf4:	1a09      	subs	r1, r1, r0
 8000cf6:	b2a4      	uxth	r4, r4
 8000cf8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000d00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d04:	fb0e fe00 	mul.w	lr, lr, r0
 8000d08:	45a6      	cmp	lr, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x156>
 8000d0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d14:	d202      	bcs.n	8000d1c <__udivmoddi4+0x154>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f200 80bb 	bhi.w	8000e92 <__udivmoddi4+0x2ca>
 8000d1c:	4608      	mov	r0, r1
 8000d1e:	eba4 040e 	sub.w	r4, r4, lr
 8000d22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d26:	e79c      	b.n	8000c62 <__udivmoddi4+0x9a>
 8000d28:	f1c6 0720 	rsb	r7, r6, #32
 8000d2c:	40b3      	lsls	r3, r6
 8000d2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d36:	fa20 f407 	lsr.w	r4, r0, r7
 8000d3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d3e:	431c      	orrs	r4, r3
 8000d40:	40f9      	lsrs	r1, r7
 8000d42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d46:	fa00 f306 	lsl.w	r3, r0, r6
 8000d4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d4e:	0c20      	lsrs	r0, r4, #16
 8000d50:	fa1f fe8c 	uxth.w	lr, ip
 8000d54:	fb09 1118 	mls	r1, r9, r8, r1
 8000d58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d60:	4288      	cmp	r0, r1
 8000d62:	fa02 f206 	lsl.w	r2, r2, r6
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b8>
 8000d68:	eb1c 0101 	adds.w	r1, ip, r1
 8000d6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d70:	f080 8088 	bcs.w	8000e84 <__udivmoddi4+0x2bc>
 8000d74:	4288      	cmp	r0, r1
 8000d76:	f240 8085 	bls.w	8000e84 <__udivmoddi4+0x2bc>
 8000d7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7e:	4461      	add	r1, ip
 8000d80:	1a09      	subs	r1, r1, r0
 8000d82:	b2a4      	uxth	r4, r4
 8000d84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d88:	fb09 1110 	mls	r1, r9, r0, r1
 8000d8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d94:	458e      	cmp	lr, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1e2>
 8000d98:	eb1c 0101 	adds.w	r1, ip, r1
 8000d9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da0:	d26c      	bcs.n	8000e7c <__udivmoddi4+0x2b4>
 8000da2:	458e      	cmp	lr, r1
 8000da4:	d96a      	bls.n	8000e7c <__udivmoddi4+0x2b4>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4461      	add	r1, ip
 8000daa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dae:	fba0 9402 	umull	r9, r4, r0, r2
 8000db2:	eba1 010e 	sub.w	r1, r1, lr
 8000db6:	42a1      	cmp	r1, r4
 8000db8:	46c8      	mov	r8, r9
 8000dba:	46a6      	mov	lr, r4
 8000dbc:	d356      	bcc.n	8000e6c <__udivmoddi4+0x2a4>
 8000dbe:	d053      	beq.n	8000e68 <__udivmoddi4+0x2a0>
 8000dc0:	b15d      	cbz	r5, 8000dda <__udivmoddi4+0x212>
 8000dc2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dc6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dca:	fa01 f707 	lsl.w	r7, r1, r7
 8000dce:	fa22 f306 	lsr.w	r3, r2, r6
 8000dd2:	40f1      	lsrs	r1, r6
 8000dd4:	431f      	orrs	r7, r3
 8000dd6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dda:	2600      	movs	r6, #0
 8000ddc:	4631      	mov	r1, r6
 8000dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de2:	f1c2 0320 	rsb	r3, r2, #32
 8000de6:	40d8      	lsrs	r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa21 f303 	lsr.w	r3, r1, r3
 8000df0:	4091      	lsls	r1, r2
 8000df2:	4301      	orrs	r1, r0
 8000df4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df8:	fa1f fe8c 	uxth.w	lr, ip
 8000dfc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e00:	fb07 3610 	mls	r6, r7, r0, r3
 8000e04:	0c0b      	lsrs	r3, r1, #16
 8000e06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e0e:	429e      	cmp	r6, r3
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x260>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1e:	d22f      	bcs.n	8000e80 <__udivmoddi4+0x2b8>
 8000e20:	429e      	cmp	r6, r3
 8000e22:	d92d      	bls.n	8000e80 <__udivmoddi4+0x2b8>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1b9b      	subs	r3, r3, r6
 8000e2a:	b289      	uxth	r1, r1
 8000e2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e30:	fb07 3316 	mls	r3, r7, r6, r3
 8000e34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e38:	fb06 f30e 	mul.w	r3, r6, lr
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x28a>
 8000e40:	eb1c 0101 	adds.w	r1, ip, r1
 8000e44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e48:	d216      	bcs.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d914      	bls.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4e:	3e02      	subs	r6, #2
 8000e50:	4461      	add	r1, ip
 8000e52:	1ac9      	subs	r1, r1, r3
 8000e54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e58:	e738      	b.n	8000ccc <__udivmoddi4+0x104>
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e705      	b.n	8000c6c <__udivmoddi4+0xa4>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e3      	b.n	8000c2c <__udivmoddi4+0x64>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6f8      	b.n	8000c5a <__udivmoddi4+0x92>
 8000e68:	454b      	cmp	r3, r9
 8000e6a:	d2a9      	bcs.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7a3      	b.n	8000dc0 <__udivmoddi4+0x1f8>
 8000e78:	4646      	mov	r6, r8
 8000e7a:	e7ea      	b.n	8000e52 <__udivmoddi4+0x28a>
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	e794      	b.n	8000daa <__udivmoddi4+0x1e2>
 8000e80:	4640      	mov	r0, r8
 8000e82:	e7d1      	b.n	8000e28 <__udivmoddi4+0x260>
 8000e84:	46d0      	mov	r8, sl
 8000e86:	e77b      	b.n	8000d80 <__udivmoddi4+0x1b8>
 8000e88:	3b02      	subs	r3, #2
 8000e8a:	4461      	add	r1, ip
 8000e8c:	e732      	b.n	8000cf4 <__udivmoddi4+0x12c>
 8000e8e:	4630      	mov	r0, r6
 8000e90:	e709      	b.n	8000ca6 <__udivmoddi4+0xde>
 8000e92:	4464      	add	r4, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e742      	b.n	8000d1e <__udivmoddi4+0x156>

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <llist_create>:
#include <stdio.h>
#include <string.h>
#include "llist.h"

llist *llist_create(void *new_data)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
    struct node *new_node;

    llist *new_list = (llist *)malloc(sizeof (llist));
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f008 fa6d 	bl	8009384 <malloc>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	60fb      	str	r3, [r7, #12]
    *new_list = (struct node *)malloc(sizeof (struct node));
 8000eae:	2010      	movs	r0, #16
 8000eb0:	f008 fa68 	bl	8009384 <malloc>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	601a      	str	r2, [r3, #0]


    new_node = *new_list;
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60bb      	str	r3, [r7, #8]
    new_node->display = 0;
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
    new_node->x = 0;
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	605a      	str	r2, [r3, #4]
    new_node->y = 4;
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	609a      	str	r2, [r3, #8]
    new_node->next = NULL;
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	60da      	str	r2, [r3, #12]
    return new_list;
 8000eda:	68fb      	ldr	r3, [r7, #12]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <llist_push>:

// Returns 0 on failure


void llist_push(llist *list, int display, int y, int x /*void *data*/)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
 8000ef0:	603b      	str	r3, [r7, #0]
    struct node *head;
    struct node *new_node;
    if (list == NULL || *list == NULL) {
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d003      	beq.n	8000f00 <llist_push+0x1c>
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d107      	bne.n	8000f10 <llist_push+0x2c>
        fprintf(stderr, "llist_add_inorder: list is null\n");
 8000f00:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <llist_push+0x64>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	68db      	ldr	r3, [r3, #12]
 8000f06:	2220      	movs	r2, #32
 8000f08:	2101      	movs	r1, #1
 8000f0a:	4810      	ldr	r0, [pc, #64]	; (8000f4c <llist_push+0x68>)
 8000f0c:	f008 fa04 	bl	8009318 <fwrite>
    }

    head = *list;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	617b      	str	r3, [r7, #20]

    // Head is not empty, add new node to front



        new_node = malloc(sizeof (struct node));
 8000f16:	2010      	movs	r0, #16
 8000f18:	f008 fa34 	bl	8009384 <malloc>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	613b      	str	r3, [r7, #16]
        new_node->display = display;
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	601a      	str	r2, [r3, #0]
        new_node->x = x;
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	683a      	ldr	r2, [r7, #0]
 8000f2a:	605a      	str	r2, [r3, #4]
        new_node->y = y;
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	609a      	str	r2, [r3, #8]
        new_node->next = head;
 8000f32:	693b      	ldr	r3, [r7, #16]
 8000f34:	697a      	ldr	r2, [r7, #20]
 8000f36:	60da      	str	r2, [r3, #12]
        *list = new_node;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	601a      	str	r2, [r3, #0]

}
 8000f3e:	bf00      	nop
 8000f40:	3718      	adds	r7, #24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	20000010 	.word	0x20000010
 8000f4c:	0800b340 	.word	0x0800b340

08000f50 <llist_printSnake>:


void llist_printSnake(llist *list, int board[][8][8]) {
 8000f50:	b480      	push	{r7}
 8000f52:	b087      	sub	sp, #28
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]

	 struct node *curr = *list;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	617b      	str	r3, [r7, #20]
	 int display ;
	int x;
	int y;


	    while (curr != NULL) {
 8000f60:	e016      	b.n	8000f90 <llist_printSnake+0x40>
	    	int display = curr->display;
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	613b      	str	r3, [r7, #16]
			int x = curr->x;
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	60fb      	str	r3, [r7, #12]
			int y = curr->y;
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	60bb      	str	r3, [r7, #8]


	    	board[display][y][x] = 1;
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	021b      	lsls	r3, r3, #8
 8000f78:	683a      	ldr	r2, [r7, #0]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	68ba      	ldr	r2, [r7, #8]
 8000f7e:	00d1      	lsls	r1, r2, #3
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	440a      	add	r2, r1
 8000f84:	2101      	movs	r1, #1
 8000f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	        curr = curr->next;
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	68db      	ldr	r3, [r3, #12]
 8000f8e:	617b      	str	r3, [r7, #20]
	    while (curr != NULL) {
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d1e5      	bne.n	8000f62 <llist_printSnake+0x12>
	    }

}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	371c      	adds	r7, #28
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <checkOccupiedRight>:
}




int checkOccupiedRight(llist *list, int boardState[][8][8]) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000fb0:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8000fb4:	6018      	str	r0, [r3, #0]
 8000fb6:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000fba:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8000fbe:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 8000fc0:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000fc4:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
	int nextCellState = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 8000fd6:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
	int x = head->x;
 8000fe0:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 8000fe4:	685b      	ldr	r3, [r3, #4]
 8000fe6:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
	int y = head->y;
 8000fea:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
	int temp[4][8][8];
	memcpy(temp, boardState, sizeof(temp));
 8000ff4:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8000ff8:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8000ffc:	f107 000c 	add.w	r0, r7, #12
 8001000:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001004:	6819      	ldr	r1, [r3, #0]
 8001006:	f008 f9cd 	bl	80093a4 <memcpy>
	if (x == 7){
 800100a:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 800100e:	2b07      	cmp	r3, #7
 8001010:	d117      	bne.n	8001042 <checkOccupiedRight+0x9e>
		 if (display == 3) return -1;// ran into wall
 8001012:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8001016:	2b03      	cmp	r3, #3
 8001018:	d102      	bne.n	8001020 <checkOccupiedRight+0x7c>
 800101a:	f04f 33ff 	mov.w	r3, #4294967295
 800101e:	e025      	b.n	800106c <checkOccupiedRight+0xc8>


		 nextCellState = temp[display+1][y][0];
 8001020:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 8001024:	3301      	adds	r3, #1
 8001026:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 800102a:	f2a2 4214 	subw	r2, r2, #1044	; 0x414
 800102e:	00d9      	lsls	r1, r3, #3
 8001030:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001034:	440b      	add	r3, r1
 8001036:	015b      	lsls	r3, r3, #5
 8001038:	4413      	add	r3, r2
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 8001040:	e012      	b.n	8001068 <checkOccupiedRight+0xc4>

	} else {
		nextCellState = temp[display][y][x+1];//todo change all to +1 and -1
 8001042:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 8001046:	1c5a      	adds	r2, r3, #1
 8001048:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800104c:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8001050:	f8d7 1414 	ldr.w	r1, [r7, #1044]	; 0x414
 8001054:	00c8      	lsls	r0, r1, #3
 8001056:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 800105a:	4401      	add	r1, r0
 800105c:	00c9      	lsls	r1, r1, #3
 800105e:	440a      	add	r2, r1
 8001060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001064:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c


	}


	return nextCellState;
 8001068:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
}
 800106c:	4618      	mov	r0, r3
 800106e:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <checkOccupiedLeft>:

int checkOccupiedLeft(llist *list, int boardState[][8][8]) {
 8001076:	b580      	push	{r7, lr}
 8001078:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 800107c:	af00      	add	r7, sp, #0
 800107e:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001082:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8001086:	6018      	str	r0, [r3, #0]
 8001088:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800108c:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8001090:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 8001092:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001096:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418

	int nextCellState=0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 80010a8:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
		int x = head->x;
 80010b2:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
		int y = head->y;
 80010bc:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
	int temp[4][8][8];
		memcpy(temp, boardState, sizeof(temp));
 80010c6:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80010ca:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 80010ce:	f107 000c 	add.w	r0, r7, #12
 80010d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010d6:	6819      	ldr	r1, [r3, #0]
 80010d8:	f008 f964 	bl	80093a4 <memcpy>
	if (head->x == 0){
 80010dc:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d119      	bne.n	800111a <checkOccupiedLeft+0xa4>
		 if (head->display == 0) return -1;// ran into wall
 80010e6:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d102      	bne.n	80010f6 <checkOccupiedLeft+0x80>
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	e026      	b.n	8001144 <checkOccupiedLeft+0xce>

		 nextCellState = temp[display-1][y][7];
 80010f6:	f8d7 3414 	ldr.w	r3, [r7, #1044]	; 0x414
 80010fa:	3b01      	subs	r3, #1
 80010fc:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 8001100:	f2a2 4214 	subw	r2, r2, #1044	; 0x414
 8001104:	00d9      	lsls	r1, r3, #3
 8001106:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800110a:	440b      	add	r3, r1
 800110c:	015b      	lsls	r3, r3, #5
 800110e:	4413      	add	r3, r2
 8001110:	331c      	adds	r3, #28
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
 8001118:	e012      	b.n	8001140 <checkOccupiedLeft+0xca>

	} else {

		nextCellState = temp[display][y][x-1];
 800111a:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 800111e:	1e5a      	subs	r2, r3, #1
 8001120:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001124:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8001128:	f8d7 1414 	ldr.w	r1, [r7, #1044]	; 0x414
 800112c:	00c8      	lsls	r0, r1, #3
 800112e:	f8d7 140c 	ldr.w	r1, [r7, #1036]	; 0x40c
 8001132:	4401      	add	r1, r0
 8001134:	00c9      	lsls	r1, r1, #3
 8001136:	440a      	add	r2, r1
 8001138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800113c:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c

	}


	return nextCellState;
 8001140:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
}
 8001144:	4618      	mov	r0, r3
 8001146:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <checkOccupiedUp>:

int checkOccupiedUp(llist *list, int boardState[][8][8]) {
 800114e:	b580      	push	{r7, lr}
 8001150:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 8001154:	af00      	add	r7, sp, #0
 8001156:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800115a:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800115e:	6018      	str	r0, [r3, #0]
 8001160:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001164:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8001168:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 800116a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800116e:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 800117a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
		int x = head->x;
 8001184:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
		int y = head->y;
 800118e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
	int nextCellState=0;
 8001198:	2300      	movs	r3, #0
 800119a:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	int temp[4][8][8];
			memcpy(temp, boardState, sizeof(temp));
 800119e:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80011a2:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 80011a6:	f107 000c 	add.w	r0, r7, #12
 80011aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ae:	6819      	ldr	r1, [r3, #0]
 80011b0:	f008 f8f8 	bl	80093a4 <memcpy>
	if (head->y == 0) return -1;// ran into wall
 80011b4:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d102      	bne.n	80011c4 <checkOccupiedUp+0x76>
 80011be:	f04f 33ff 	mov.w	r3, #4294967295
 80011c2:	e014      	b.n	80011ee <checkOccupiedUp+0xa0>

	nextCellState = temp[display][y-1][x];
 80011c4:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 80011c8:	1e5a      	subs	r2, r3, #1
 80011ca:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80011ce:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 80011d2:	f8d7 1418 	ldr.w	r1, [r7, #1048]	; 0x418
 80011d6:	00c9      	lsls	r1, r1, #3
 80011d8:	440a      	add	r2, r1
 80011da:	00d1      	lsls	r1, r2, #3
 80011dc:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 80011e0:	440a      	add	r2, r1
 80011e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e6:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	return nextCellState;
 80011ea:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <checkOccupiedDown>:

int checkOccupiedDown(llist *list, int boardState[][8][8]) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 80011fe:	af00      	add	r7, sp, #0
 8001200:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001204:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 8001208:	6018      	str	r0, [r3, #0]
 800120a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800120e:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 8001212:	6019      	str	r1, [r3, #0]
	struct node *head = *list;
 8001214:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001218:	f2a3 431c 	subw	r3, r3, #1052	; 0x41c
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	int display = head->display;
 8001224:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f8c7 3418 	str.w	r3, [r7, #1048]	; 0x418
		int x = head->x;
 800122e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f8c7 3414 	str.w	r3, [r7, #1044]	; 0x414
		int y = head->y;
 8001238:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410

	int temp[4][8][8];
				memcpy(temp, boardState, sizeof(temp));
 8001242:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001246:	f5a3 6384 	sub.w	r3, r3, #1056	; 0x420
 800124a:	f107 000c 	add.w	r0, r7, #12
 800124e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001252:	6819      	ldr	r1, [r3, #0]
 8001254:	f008 f8a6 	bl	80093a4 <memcpy>

	int nextCellState=0;
 8001258:	2300      	movs	r3, #0
 800125a:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	if (head->y == 7) return -1;// ran into wall
 800125e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	2b07      	cmp	r3, #7
 8001266:	d102      	bne.n	800126e <checkOccupiedDown+0x76>
 8001268:	f04f 33ff 	mov.w	r3, #4294967295
 800126c:	e014      	b.n	8001298 <checkOccupiedDown+0xa0>

	nextCellState = temp[display][y+1][x];
 800126e:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 8001272:	1c5a      	adds	r2, r3, #1
 8001274:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8001278:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 800127c:	f8d7 1418 	ldr.w	r1, [r7, #1048]	; 0x418
 8001280:	00c9      	lsls	r1, r1, #3
 8001282:	440a      	add	r2, r1
 8001284:	00d1      	lsls	r1, r2, #3
 8001286:	f8d7 2414 	ldr.w	r2, [r7, #1044]	; 0x414
 800128a:	440a      	add	r2, r1
 800128c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001290:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c

	return nextCellState;
 8001294:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
}
 8001298:	4618      	mov	r0, r3
 800129a:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <deleteLastNode>:

void deleteLastNode(llist *list) {
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b084      	sub	sp, #16
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
	struct node *curr = *list;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	60fb      	str	r3, [r7, #12]
	while (curr->next->next != NULL) {
 80012b0:	e002      	b.n	80012b8 <deleteLastNode+0x16>

		curr = curr->next;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	60fb      	str	r3, [r7, #12]
	while (curr->next->next != NULL) {
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1f7      	bne.n	80012b2 <deleteLastNode+0x10>
	}
	struct node* lastNode = curr->next;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	60bb      	str	r3, [r7, #8]
	curr->next = NULL;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
	free(lastNode);
 80012ce:	68b8      	ldr	r0, [r7, #8]
 80012d0:	f008 f860 	bl	8009394 <free>
}
 80012d4:	bf00      	nop
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <moveRight>:


void moveRight(llist *list,  int grow) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
 80012e4:	6039      	str	r1, [r7, #0]

	struct node *head = *list;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	617b      	str	r3, [r7, #20]

	int display = head->display;
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	613b      	str	r3, [r7, #16]
	int x = head->x;
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	60fb      	str	r3, [r7, #12]
	int y = head->y;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	60bb      	str	r3, [r7, #8]

	if (x == 7) {
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2b07      	cmp	r3, #7
 8001302:	d107      	bne.n	8001314 <moveRight+0x38>
		llist_push(list, display+1, y, 0 );
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1c59      	adds	r1, r3, #1
 8001308:	2300      	movs	r3, #0
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fde9 	bl	8000ee4 <llist_push>
 8001312:	e006      	b.n	8001322 <moveRight+0x46>
	} else {
		llist_push(list, display, y, x+1 );
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3301      	adds	r3, #1
 8001318:	68ba      	ldr	r2, [r7, #8]
 800131a:	6939      	ldr	r1, [r7, #16]
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7ff fde1 	bl	8000ee4 <llist_push>
	}


		if (grow == 0) deleteLastNode(list);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d102      	bne.n	800132e <moveRight+0x52>
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ffba 	bl	80012a2 <deleteLastNode>





}
 800132e:	bf00      	nop
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <moveLeft>:


void moveLeft(llist *list,  int grow) {
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]

	struct node *head = *list;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	617b      	str	r3, [r7, #20]

	int display = head->display;
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	613b      	str	r3, [r7, #16]
	int x = head->x;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	60fb      	str	r3, [r7, #12]
	int y = head->y;
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	60bb      	str	r3, [r7, #8]

		if (head->x == 0) {
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d107      	bne.n	8001370 <moveLeft+0x3a>
			llist_push(list, display-1, y, 7 );
 8001360:	693b      	ldr	r3, [r7, #16]
 8001362:	1e59      	subs	r1, r3, #1
 8001364:	2307      	movs	r3, #7
 8001366:	68ba      	ldr	r2, [r7, #8]
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff fdbb 	bl	8000ee4 <llist_push>
 800136e:	e006      	b.n	800137e <moveLeft+0x48>
		} else {
			llist_push(list, display, y, x-1 );
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3b01      	subs	r3, #1
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	6939      	ldr	r1, [r7, #16]
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff fdb3 	bl	8000ee4 <llist_push>
		}

		if (grow == 0) deleteLastNode(list);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d102      	bne.n	800138a <moveLeft+0x54>
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff ff8c 	bl	80012a2 <deleteLastNode>
//		    free (second_last->next);
//
//		    // Change next of second last
//		    second_last->next = NULL;

}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <moveDown>:

void moveDown(llist *list,  int grow) {
 8001392:	b580      	push	{r7, lr}
 8001394:	b086      	sub	sp, #24
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	6039      	str	r1, [r7, #0]

	struct node *head = *list;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	617b      	str	r3, [r7, #20]

	int display = head->display;
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	613b      	str	r3, [r7, #16]
		int x = head->x;
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	60fb      	str	r3, [r7, #12]
		int y = head->y;
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	60bb      	str	r3, [r7, #8]
	llist_push(list, display, y+1, x );
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	6939      	ldr	r1, [r7, #16]
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff fd91 	bl	8000ee4 <llist_push>

	if (grow == 0) deleteLastNode(list);
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d102      	bne.n	80013ce <moveDown+0x3c>
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff6a 	bl	80012a2 <deleteLastNode>
//	free (second_last->next);
//
//	// Change next of second last
//	second_last->next = NULL;

}
 80013ce:	bf00      	nop
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <moveUp>:

void moveUp(llist *list,  int grow) {
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b086      	sub	sp, #24
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
 80013de:	6039      	str	r1, [r7, #0]


	struct node *head = *list;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	617b      	str	r3, [r7, #20]

	int display = head->display;
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	613b      	str	r3, [r7, #16]
			int x = head->x;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	60fb      	str	r3, [r7, #12]
			int y = head->y;
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	60bb      	str	r3, [r7, #8]

	llist_push(list, display, y-1, x );
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	1e5a      	subs	r2, r3, #1
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6939      	ldr	r1, [r7, #16]
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff fd6f 	bl	8000ee4 <llist_push>

	if (grow == 0) deleteLastNode(list);
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <moveUp+0x3c>
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7ff ff48 	bl	80012a2 <deleteLastNode>
//	// Delete last node
//	free (second_last->next);
//
//	// Change next of second last
//	second_last->next = NULL;
}
 8001412:	bf00      	nop
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
	...

0800141c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
 8001422:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001424:	f001 fd60 	bl	8002ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001428:	f000 f934 	bl	8001694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800142c:	f000 f9f2 	bl	8001814 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001430:	f000 f9c0 	bl	80017b4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001434:	f000 f980 	bl	8001738 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  MAX7219_MatrixInit(&hspi1, SPI_CS_GPIO_Port, SPI_CS_Pin);
 8001438:	2210      	movs	r2, #16
 800143a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800143e:	4872      	ldr	r0, [pc, #456]	; (8001608 <main+0x1ec>)
 8001440:	f001 fa24 	bl	800288c <MAX7219_MatrixInit>
  MAX7219_MatrixUpdate();
 8001444:	f001 fab8 	bl	80029b8 <MAX7219_MatrixUpdate>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001448:	f004 fec6 	bl	80061d8 <osKernelInitialize>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  xButtonPressedSem = xSemaphoreCreateBinary();
 800144c:	2203      	movs	r2, #3
 800144e:	2100      	movs	r1, #0
 8001450:	2001      	movs	r0, #1
 8001452:	f005 f981 	bl	8006758 <xQueueGenericCreate>
 8001456:	4603      	mov	r3, r0
 8001458:	4a6c      	ldr	r2, [pc, #432]	; (800160c <main+0x1f0>)
 800145a:	6013      	str	r3, [r2, #0]
  xGameOverSem = xSemaphoreCreateBinary();
 800145c:	2203      	movs	r2, #3
 800145e:	2100      	movs	r1, #0
 8001460:	2001      	movs	r0, #1
 8001462:	f005 f979 	bl	8006758 <xQueueGenericCreate>
 8001466:	4603      	mov	r3, r0
 8001468:	4a69      	ldr	r2, [pc, #420]	; (8001610 <main+0x1f4>)
 800146a:	6013      	str	r3, [r2, #0]
  xCheckCollison = xSemaphoreCreateBinary();
 800146c:	2203      	movs	r2, #3
 800146e:	2100      	movs	r1, #0
 8001470:	2001      	movs	r0, #1
 8001472:	f005 f971 	bl	8006758 <xQueueGenericCreate>
 8001476:	4603      	mov	r3, r0
 8001478:	4a66      	ldr	r2, [pc, #408]	; (8001614 <main+0x1f8>)
 800147a:	6013      	str	r3, [r2, #0]
  xCollisionChecked = xSemaphoreCreateBinary();
 800147c:	2203      	movs	r2, #3
 800147e:	2100      	movs	r1, #0
 8001480:	2001      	movs	r0, #1
 8001482:	f005 f969 	bl	8006758 <xQueueGenericCreate>
 8001486:	4603      	mov	r3, r0
 8001488:	4a63      	ldr	r2, [pc, #396]	; (8001618 <main+0x1fc>)
 800148a:	6013      	str	r3, [r2, #0]
  xGenerateFood = xSemaphoreCreateBinary();
 800148c:	2203      	movs	r2, #3
 800148e:	2100      	movs	r1, #0
 8001490:	2001      	movs	r0, #1
 8001492:	f005 f961 	bl	8006758 <xQueueGenericCreate>
 8001496:	4603      	mov	r3, r0
 8001498:	4a60      	ldr	r2, [pc, #384]	; (800161c <main+0x200>)
 800149a:	6013      	str	r3, [r2, #0]
  xFoodGenerated = xSemaphoreCreateBinary();
 800149c:	2203      	movs	r2, #3
 800149e:	2100      	movs	r1, #0
 80014a0:	2001      	movs	r0, #1
 80014a2:	f005 f959 	bl	8006758 <xQueueGenericCreate>
 80014a6:	4603      	mov	r3, r0
 80014a8:	4a5d      	ldr	r2, [pc, #372]	; (8001620 <main+0x204>)
 80014aa:	6013      	str	r3, [r2, #0]
  xHandleButtonPressA = xSemaphoreCreateBinary();
 80014ac:	2203      	movs	r2, #3
 80014ae:	2100      	movs	r1, #0
 80014b0:	2001      	movs	r0, #1
 80014b2:	f005 f951 	bl	8006758 <xQueueGenericCreate>
 80014b6:	4603      	mov	r3, r0
 80014b8:	4a5a      	ldr	r2, [pc, #360]	; (8001624 <main+0x208>)
 80014ba:	6013      	str	r3, [r2, #0]
  xHandleButtonPressB = xSemaphoreCreateBinary();
 80014bc:	2203      	movs	r2, #3
 80014be:	2100      	movs	r1, #0
 80014c0:	2001      	movs	r0, #1
 80014c2:	f005 f949 	bl	8006758 <xQueueGenericCreate>
 80014c6:	4603      	mov	r3, r0
 80014c8:	4a57      	ldr	r2, [pc, #348]	; (8001628 <main+0x20c>)
 80014ca:	6013      	str	r3, [r2, #0]
  xHandleButtonPressC = xSemaphoreCreateBinary();
 80014cc:	2203      	movs	r2, #3
 80014ce:	2100      	movs	r1, #0
 80014d0:	2001      	movs	r0, #1
 80014d2:	f005 f941 	bl	8006758 <xQueueGenericCreate>
 80014d6:	4603      	mov	r3, r0
 80014d8:	4a54      	ldr	r2, [pc, #336]	; (800162c <main+0x210>)
 80014da:	6013      	str	r3, [r2, #0]
  xHandleButtonPressD = xSemaphoreCreateBinary();
 80014dc:	2203      	movs	r2, #3
 80014de:	2100      	movs	r1, #0
 80014e0:	2001      	movs	r0, #1
 80014e2:	f005 f939 	bl	8006758 <xQueueGenericCreate>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4a51      	ldr	r2, [pc, #324]	; (8001630 <main+0x214>)
 80014ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  int test[4][8][8];
  memset(test, 0, sizeof(test));
 80014ec:	463b      	mov	r3, r7
 80014ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f007 ff63 	bl	80093c0 <memset>
  xDirectionQ = xQueueCreate( 10, sizeof( char ) );
 80014fa:	2200      	movs	r2, #0
 80014fc:	2101      	movs	r1, #1
 80014fe:	200a      	movs	r0, #10
 8001500:	f005 f92a 	bl	8006758 <xQueueGenericCreate>
 8001504:	4603      	mov	r3, r0
 8001506:	4a4b      	ldr	r2, [pc, #300]	; (8001634 <main+0x218>)
 8001508:	6013      	str	r3, [r2, #0]
  xBoardQ = xQueueCreate( 2, sizeof( test ) );
 800150a:	2200      	movs	r2, #0
 800150c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001510:	2002      	movs	r0, #2
 8001512:	f005 f921 	bl	8006758 <xQueueGenericCreate>
 8001516:	4603      	mov	r3, r0
 8001518:	4a47      	ldr	r2, [pc, #284]	; (8001638 <main+0x21c>)
 800151a:	6013      	str	r3, [r2, #0]
  xSnakeQ = xQueueCreate( 2, sizeof(  llist ) );
 800151c:	2200      	movs	r2, #0
 800151e:	2104      	movs	r1, #4
 8001520:	2002      	movs	r0, #2
 8001522:	f005 f919 	bl	8006758 <xQueueGenericCreate>
 8001526:	4603      	mov	r3, r0
 8001528:	4a44      	ldr	r2, [pc, #272]	; (800163c <main+0x220>)
 800152a:	6013      	str	r3, [r2, #0]
  xCellStateQ = xQueueCreate( 5, sizeof( int ));
 800152c:	2200      	movs	r2, #0
 800152e:	2104      	movs	r1, #4
 8001530:	2005      	movs	r0, #5
 8001532:	f005 f911 	bl	8006758 <xQueueGenericCreate>
 8001536:	4603      	mov	r3, r0
 8001538:	4a41      	ldr	r2, [pc, #260]	; (8001640 <main+0x224>)
 800153a:	6013      	str	r3, [r2, #0]
  xFoodPositionQ = xQueueCreate( 5, sizeof( int ) * 3);
 800153c:	2200      	movs	r2, #0
 800153e:	210c      	movs	r1, #12
 8001540:	2005      	movs	r0, #5
 8001542:	f005 f909 	bl	8006758 <xQueueGenericCreate>
 8001546:	4603      	mov	r3, r0
 8001548:	4a3e      	ldr	r2, [pc, #248]	; (8001644 <main+0x228>)
 800154a:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800154c:	4a3e      	ldr	r2, [pc, #248]	; (8001648 <main+0x22c>)
 800154e:	2100      	movs	r1, #0
 8001550:	483e      	ldr	r0, [pc, #248]	; (800164c <main+0x230>)
 8001552:	f004 fe8b 	bl	800626c <osThreadNew>
 8001556:	4603      	mov	r3, r0
 8001558:	4a3d      	ldr	r2, [pc, #244]	; (8001650 <main+0x234>)
 800155a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(GameLoop, "GameLoop", configMINIMAL_STACK_SIZE*8, NULL, 1, NULL );
 800155c:	2300      	movs	r3, #0
 800155e:	9301      	str	r3, [sp, #4]
 8001560:	2301      	movs	r3, #1
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2300      	movs	r3, #0
 8001566:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800156a:	493a      	ldr	r1, [pc, #232]	; (8001654 <main+0x238>)
 800156c:	483a      	ldr	r0, [pc, #232]	; (8001658 <main+0x23c>)
 800156e:	f005 ff46 	bl	80073fe <xTaskCreate>
  //xTaskCreate(ButtonHandler, "ButtonHandler", configMINIMAL_STACK_SIZE, NULL, 2, NULL );
  xTaskCreate(CollisionCheck, "CollisionCheck", configMINIMAL_STACK_SIZE*8, NULL, 2, NULL );
 8001572:	2300      	movs	r3, #0
 8001574:	9301      	str	r3, [sp, #4]
 8001576:	2302      	movs	r3, #2
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	2300      	movs	r3, #0
 800157c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001580:	4936      	ldr	r1, [pc, #216]	; (800165c <main+0x240>)
 8001582:	4837      	ldr	r0, [pc, #220]	; (8001660 <main+0x244>)
 8001584:	f005 ff3b 	bl	80073fe <xTaskCreate>
  xTaskCreate(Task3, "Task3", configMINIMAL_STACK_SIZE, NULL, 5, NULL );
 8001588:	2300      	movs	r3, #0
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	2305      	movs	r3, #5
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	2300      	movs	r3, #0
 8001592:	2280      	movs	r2, #128	; 0x80
 8001594:	4933      	ldr	r1, [pc, #204]	; (8001664 <main+0x248>)
 8001596:	4834      	ldr	r0, [pc, #208]	; (8001668 <main+0x24c>)
 8001598:	f005 ff31 	bl	80073fe <xTaskCreate>
  xTaskCreate(FoodPositionGenerator, "FoodPositionGenerator", configMINIMAL_STACK_SIZE, NULL, 1, NULL );
 800159c:	2300      	movs	r3, #0
 800159e:	9301      	str	r3, [sp, #4]
 80015a0:	2301      	movs	r3, #1
 80015a2:	9300      	str	r3, [sp, #0]
 80015a4:	2300      	movs	r3, #0
 80015a6:	2280      	movs	r2, #128	; 0x80
 80015a8:	4930      	ldr	r1, [pc, #192]	; (800166c <main+0x250>)
 80015aa:	4831      	ldr	r0, [pc, #196]	; (8001670 <main+0x254>)
 80015ac:	f005 ff27 	bl	80073fe <xTaskCreate>
  xTaskCreate(ButtonHandler_A, "ButtonHandler_A", configMINIMAL_STACK_SIZE, NULL, 3, NULL );
 80015b0:	2300      	movs	r3, #0
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	2303      	movs	r3, #3
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2300      	movs	r3, #0
 80015ba:	2280      	movs	r2, #128	; 0x80
 80015bc:	492d      	ldr	r1, [pc, #180]	; (8001674 <main+0x258>)
 80015be:	482e      	ldr	r0, [pc, #184]	; (8001678 <main+0x25c>)
 80015c0:	f005 ff1d 	bl	80073fe <xTaskCreate>
  xTaskCreate(ButtonHandler_B, "ButtonHandler_B", configMINIMAL_STACK_SIZE, NULL, 3, NULL );
 80015c4:	2300      	movs	r3, #0
 80015c6:	9301      	str	r3, [sp, #4]
 80015c8:	2303      	movs	r3, #3
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	2300      	movs	r3, #0
 80015ce:	2280      	movs	r2, #128	; 0x80
 80015d0:	492a      	ldr	r1, [pc, #168]	; (800167c <main+0x260>)
 80015d2:	482b      	ldr	r0, [pc, #172]	; (8001680 <main+0x264>)
 80015d4:	f005 ff13 	bl	80073fe <xTaskCreate>
  xTaskCreate(ButtonHandler_C, "ButtonHandler_C", configMINIMAL_STACK_SIZE, NULL, 3, NULL );
 80015d8:	2300      	movs	r3, #0
 80015da:	9301      	str	r3, [sp, #4]
 80015dc:	2303      	movs	r3, #3
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2300      	movs	r3, #0
 80015e2:	2280      	movs	r2, #128	; 0x80
 80015e4:	4927      	ldr	r1, [pc, #156]	; (8001684 <main+0x268>)
 80015e6:	4828      	ldr	r0, [pc, #160]	; (8001688 <main+0x26c>)
 80015e8:	f005 ff09 	bl	80073fe <xTaskCreate>
  xTaskCreate(ButtonHandler_D, "ButtonHandler_D", configMINIMAL_STACK_SIZE, NULL, 3, NULL );
 80015ec:	2300      	movs	r3, #0
 80015ee:	9301      	str	r3, [sp, #4]
 80015f0:	2303      	movs	r3, #3
 80015f2:	9300      	str	r3, [sp, #0]
 80015f4:	2300      	movs	r3, #0
 80015f6:	2280      	movs	r2, #128	; 0x80
 80015f8:	4924      	ldr	r1, [pc, #144]	; (800168c <main+0x270>)
 80015fa:	4825      	ldr	r0, [pc, #148]	; (8001690 <main+0x274>)
 80015fc:	f005 feff 	bl	80073fe <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001600:	f004 fe0e 	bl	8006220 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001604:	e7fe      	b.n	8001604 <main+0x1e8>
 8001606:	bf00      	nop
 8001608:	20000090 	.word	0x20000090
 800160c:	20000190 	.word	0x20000190
 8001610:	20000194 	.word	0x20000194
 8001614:	20000198 	.word	0x20000198
 8001618:	2000019c 	.word	0x2000019c
 800161c:	200001a0 	.word	0x200001a0
 8001620:	200001a4 	.word	0x200001a4
 8001624:	200001a8 	.word	0x200001a8
 8001628:	200001ac 	.word	0x200001ac
 800162c:	200001b0 	.word	0x200001b0
 8001630:	200001b4 	.word	0x200001b4
 8001634:	2000017c 	.word	0x2000017c
 8001638:	20000180 	.word	0x20000180
 800163c:	20000184 	.word	0x20000184
 8001640:	20000188 	.word	0x20000188
 8001644:	2000018c 	.word	0x2000018c
 8001648:	0800b404 	.word	0x0800b404
 800164c:	0800237d 	.word	0x0800237d
 8001650:	20000178 	.word	0x20000178
 8001654:	0800b370 	.word	0x0800b370
 8001658:	08001c25 	.word	0x08001c25
 800165c:	0800b37c 	.word	0x0800b37c
 8001660:	08002261 	.word	0x08002261
 8001664:	0800b38c 	.word	0x0800b38c
 8001668:	08002329 	.word	0x08002329
 800166c:	0800b394 	.word	0x0800b394
 8001670:	08002111 	.word	0x08002111
 8001674:	0800b3ac 	.word	0x0800b3ac
 8001678:	08001b05 	.word	0x08001b05
 800167c:	0800b3bc 	.word	0x0800b3bc
 8001680:	08001b4d 	.word	0x08001b4d
 8001684:	0800b3cc 	.word	0x0800b3cc
 8001688:	08001b95 	.word	0x08001b95
 800168c:	0800b3dc 	.word	0x0800b3dc
 8001690:	08001bdd 	.word	0x08001bdd

08001694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b096      	sub	sp, #88	; 0x58
 8001698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800169a:	f107 0314 	add.w	r3, r7, #20
 800169e:	2244      	movs	r2, #68	; 0x44
 80016a0:	2100      	movs	r1, #0
 80016a2:	4618      	mov	r0, r3
 80016a4:	f007 fe8c 	bl	80093c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a8:	463b      	mov	r3, r7
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
 80016b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80016b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80016ba:	f001 ff07 	bl	80034cc <HAL_PWREx_ControlVoltageScaling>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80016c4:	f000 fe74 	bl	80023b0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016c8:	2302      	movs	r3, #2
 80016ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d2:	2310      	movs	r3, #16
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016d6:	2302      	movs	r3, #2
 80016d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016da:	2302      	movs	r3, #2
 80016dc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016de:	2301      	movs	r3, #1
 80016e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80016e2:	230a      	movs	r3, #10
 80016e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80016e6:	2307      	movs	r3, #7
 80016e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80016ea:	2302      	movs	r3, #2
 80016ec:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80016ee:	2302      	movs	r3, #2
 80016f0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4618      	mov	r0, r3
 80016f8:	f001 ff3e 	bl	8003578 <HAL_RCC_OscConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001702:	f000 fe55 	bl	80023b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001706:	230f      	movs	r3, #15
 8001708:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800170a:	2303      	movs	r3, #3
 800170c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800171a:	463b      	mov	r3, r7
 800171c:	2104      	movs	r1, #4
 800171e:	4618      	mov	r0, r3
 8001720:	f002 fb06 	bl	8003d30 <HAL_RCC_ClockConfig>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800172a:	f000 fe41 	bl	80023b0 <Error_Handler>
  }
}
 800172e:	bf00      	nop
 8001730:	3758      	adds	r7, #88	; 0x58
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
	...

08001738 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800173c:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <MX_SPI1_Init+0x74>)
 800173e:	4a1c      	ldr	r2, [pc, #112]	; (80017b0 <MX_SPI1_Init+0x78>)
 8001740:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001742:	4b1a      	ldr	r3, [pc, #104]	; (80017ac <MX_SPI1_Init+0x74>)
 8001744:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001748:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800174a:	4b18      	ldr	r3, [pc, #96]	; (80017ac <MX_SPI1_Init+0x74>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001750:	4b16      	ldr	r3, [pc, #88]	; (80017ac <MX_SPI1_Init+0x74>)
 8001752:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001756:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <MX_SPI1_Init+0x74>)
 800175a:	2200      	movs	r2, #0
 800175c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800175e:	4b13      	ldr	r3, [pc, #76]	; (80017ac <MX_SPI1_Init+0x74>)
 8001760:	2200      	movs	r2, #0
 8001762:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_SPI1_Init+0x74>)
 8001766:	f44f 7200 	mov.w	r2, #512	; 0x200
 800176a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800176c:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <MX_SPI1_Init+0x74>)
 800176e:	2218      	movs	r2, #24
 8001770:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_SPI1_Init+0x74>)
 8001774:	2200      	movs	r2, #0
 8001776:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_SPI1_Init+0x74>)
 800177a:	2200      	movs	r2, #0
 800177c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <MX_SPI1_Init+0x74>)
 8001780:	2200      	movs	r2, #0
 8001782:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001784:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_SPI1_Init+0x74>)
 8001786:	2207      	movs	r2, #7
 8001788:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <MX_SPI1_Init+0x74>)
 800178c:	2200      	movs	r2, #0
 800178e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_SPI1_Init+0x74>)
 8001792:	2208      	movs	r2, #8
 8001794:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_SPI1_Init+0x74>)
 8001798:	f003 f9dc 	bl	8004b54 <HAL_SPI_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80017a2:	f000 fe05 	bl	80023b0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000090 	.word	0x20000090
 80017b0:	40013000 	.word	0x40013000

080017b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017b8:	4b14      	ldr	r3, [pc, #80]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017ba:	4a15      	ldr	r2, [pc, #84]	; (8001810 <MX_USART2_UART_Init+0x5c>)
 80017bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017be:	4b13      	ldr	r3, [pc, #76]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017cc:	4b0f      	ldr	r3, [pc, #60]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017d2:	4b0e      	ldr	r3, [pc, #56]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017d8:	4b0c      	ldr	r3, [pc, #48]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017da:	220c      	movs	r2, #12
 80017dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e4:	4b09      	ldr	r3, [pc, #36]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ea:	4b08      	ldr	r3, [pc, #32]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017f0:	4b06      	ldr	r3, [pc, #24]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017f6:	4805      	ldr	r0, [pc, #20]	; (800180c <MX_USART2_UART_Init+0x58>)
 80017f8:	f003 fff4 	bl	80057e4 <HAL_UART_Init>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001802:	f000 fdd5 	bl	80023b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200000f4 	.word	0x200000f4
 8001810:	40004400 	.word	0x40004400

08001814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08a      	sub	sp, #40	; 0x28
 8001818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181a:	f107 0314 	add.w	r3, r7, #20
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
 8001828:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182a:	4b6a      	ldr	r3, [pc, #424]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182e:	4a69      	ldr	r2, [pc, #420]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001830:	f043 0304 	orr.w	r3, r3, #4
 8001834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001836:	4b67      	ldr	r3, [pc, #412]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	613b      	str	r3, [r7, #16]
 8001840:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001842:	4b64      	ldr	r3, [pc, #400]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001846:	4a63      	ldr	r2, [pc, #396]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800184c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800184e:	4b61      	ldr	r3, [pc, #388]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001856:	60fb      	str	r3, [r7, #12]
 8001858:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800185a:	4b5e      	ldr	r3, [pc, #376]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800185e:	4a5d      	ldr	r2, [pc, #372]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001866:	4b5b      	ldr	r3, [pc, #364]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	60bb      	str	r3, [r7, #8]
 8001870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001872:	4b58      	ldr	r3, [pc, #352]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001876:	4a57      	ldr	r2, [pc, #348]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001878:	f043 0302 	orr.w	r3, r3, #2
 800187c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800187e:	4b55      	ldr	r3, [pc, #340]	; (80019d4 <MX_GPIO_Init+0x1c0>)
 8001880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	607b      	str	r3, [r7, #4]
 8001888:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	2107      	movs	r1, #7
 800188e:	4852      	ldr	r0, [pc, #328]	; (80019d8 <MX_GPIO_Init+0x1c4>)
 8001890:	f001 fdf6 	bl	8003480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	2150      	movs	r1, #80	; 0x50
 8001898:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800189c:	f001 fdf0 	bl	8003480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80018a0:	2200      	movs	r2, #0
 80018a2:	2140      	movs	r1, #64	; 0x40
 80018a4:	484d      	ldr	r0, [pc, #308]	; (80019dc <MX_GPIO_Init+0x1c8>)
 80018a6:	f001 fdeb 	bl	8003480 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018b0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80018b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	4845      	ldr	r0, [pc, #276]	; (80019d8 <MX_GPIO_Init+0x1c4>)
 80018c2:	f001 fc33 	bl	800312c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80018c6:	2307      	movs	r3, #7
 80018c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	4619      	mov	r1, r3
 80018dc:	483e      	ldr	r0, [pc, #248]	; (80019d8 <MX_GPIO_Init+0x1c4>)
 80018de:	f001 fc25 	bl	800312c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_8;
 80018e2:	f44f 7381 	mov.w	r3, #258	; 0x102
 80018e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f0:	f107 0314 	add.w	r3, r7, #20
 80018f4:	4619      	mov	r1, r3
 80018f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018fa:	f001 fc17 	bl	800312c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_CS_Pin PA6 */
  GPIO_InitStruct.Pin = SPI_CS_Pin|GPIO_PIN_6;
 80018fe:	2350      	movs	r3, #80	; 0x50
 8001900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	4619      	mov	r1, r3
 8001914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001918:	f001 fc08 	bl	800312c <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_A3_Pin PB10 */
  GPIO_InitStruct.Pin = Button_A3_Pin|GPIO_PIN_10;
 800191c:	f240 4301 	movw	r3, #1025	; 0x401
 8001920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001922:	2300      	movs	r3, #0
 8001924:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	4619      	mov	r1, r3
 8001930:	482a      	ldr	r0, [pc, #168]	; (80019dc <MX_GPIO_Init+0x1c8>)
 8001932:	f001 fbfb 	bl	800312c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800193a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800193c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001940:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	2300      	movs	r3, #0
 8001944:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001946:	f107 0314 	add.w	r3, r7, #20
 800194a:	4619      	mov	r1, r3
 800194c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001950:	f001 fbec 	bl	800312c <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_B_Pin PB4 PB5 */
  GPIO_InitStruct.Pin = Button_B_Pin|GPIO_PIN_4|GPIO_PIN_5;
 8001954:	2338      	movs	r3, #56	; 0x38
 8001956:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001958:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800195c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	4619      	mov	r1, r3
 8001968:	481c      	ldr	r0, [pc, #112]	; (80019dc <MX_GPIO_Init+0x1c8>)
 800196a:	f001 fbdf 	bl	800312c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800196e:	2340      	movs	r3, #64	; 0x40
 8001970:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001972:	2301      	movs	r3, #1
 8001974:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001976:	2300      	movs	r3, #0
 8001978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800197a:	2300      	movs	r3, #0
 800197c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	4619      	mov	r1, r3
 8001984:	4815      	ldr	r0, [pc, #84]	; (80019dc <MX_GPIO_Init+0x1c8>)
 8001986:	f001 fbd1 	bl	800312c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2105      	movs	r1, #5
 800198e:	2009      	movs	r0, #9
 8001990:	f001 fba2 	bl	80030d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001994:	2009      	movs	r0, #9
 8001996:	f001 fbbb 	bl	8003110 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2105      	movs	r1, #5
 800199e:	200a      	movs	r0, #10
 80019a0:	f001 fb9a 	bl	80030d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80019a4:	200a      	movs	r0, #10
 80019a6:	f001 fbb3 	bl	8003110 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2105      	movs	r1, #5
 80019ae:	2017      	movs	r0, #23
 80019b0:	f001 fb92 	bl	80030d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019b4:	2017      	movs	r0, #23
 80019b6:	f001 fbab 	bl	8003110 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2105      	movs	r1, #5
 80019be:	2028      	movs	r0, #40	; 0x28
 80019c0:	f001 fb8a 	bl	80030d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80019c4:	2028      	movs	r0, #40	; 0x28
 80019c6:	f001 fba3 	bl	8003110 <HAL_NVIC_EnableIRQ>

}
 80019ca:	bf00      	nop
 80019cc:	3728      	adds	r7, #40	; 0x28
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40021000 	.word	0x40021000
 80019d8:	48000800 	.word	0x48000800
 80019dc:	48000400 	.word	0x48000400

080019e0 <EXTI3_IRQHandler>:

/* USER CODE BEGIN 4 */
void EXTI3_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	static  BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <EXTI3_IRQHandler+0x38>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	601a      	str	r2, [r3, #0]
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_3);
 80019ea:	4b0c      	ldr	r3, [pc, #48]	; (8001a1c <EXTI3_IRQHandler+0x3c>)
 80019ec:	2208      	movs	r2, #8
 80019ee:	615a      	str	r2, [r3, #20]


	xSemaphoreGiveFromISR( xHandleButtonPressB, &xHigherPriorityTaskWoken );
 80019f0:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <EXTI3_IRQHandler+0x40>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4908      	ldr	r1, [pc, #32]	; (8001a18 <EXTI3_IRQHandler+0x38>)
 80019f6:	4618      	mov	r0, r3
 80019f8:	f005 f8a5 	bl	8006b46 <xQueueGiveFromISR>

	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <EXTI3_IRQHandler+0x38>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d007      	beq.n	8001a14 <EXTI3_IRQHandler+0x34>
 8001a04:	4b07      	ldr	r3, [pc, #28]	; (8001a24 <EXTI3_IRQHandler+0x44>)
 8001a06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	f3bf 8f4f 	dsb	sy
 8001a10:	f3bf 8f6f 	isb	sy
  /* USER CODE END EXTI3_IRQn 0 */

  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	200001b8 	.word	0x200001b8
 8001a1c:	40010400 	.word	0x40010400
 8001a20:	200001ac 	.word	0x200001ac
 8001a24:	e000ed04 	.word	0xe000ed04

08001a28 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	static  BaseType_t xHigherPriorityTaskWoken;
		xHigherPriorityTaskWoken = pdFALSE;
 8001a2c:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <EXTI4_IRQHandler+0x38>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <EXTI4_IRQHandler+0x3c>)
 8001a34:	2210      	movs	r2, #16
 8001a36:	615a      	str	r2, [r3, #20]


		xSemaphoreGiveFromISR( xHandleButtonPressD, &xHigherPriorityTaskWoken );
 8001a38:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <EXTI4_IRQHandler+0x40>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4908      	ldr	r1, [pc, #32]	; (8001a60 <EXTI4_IRQHandler+0x38>)
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f005 f881 	bl	8006b46 <xQueueGiveFromISR>

		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001a44:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <EXTI4_IRQHandler+0x38>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d007      	beq.n	8001a5c <EXTI4_IRQHandler+0x34>
 8001a4c:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <EXTI4_IRQHandler+0x44>)
 8001a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	f3bf 8f4f 	dsb	sy
 8001a58:	f3bf 8f6f 	isb	sy

  /* USER CODE END EXTI4_IRQn 0 */
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	200001bc 	.word	0x200001bc
 8001a64:	40010400 	.word	0x40010400
 8001a68:	200001b4 	.word	0x200001b4
 8001a6c:	e000ed04 	.word	0xe000ed04

08001a70 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	static  BaseType_t xHigherPriorityTaskWoken;
		xHigherPriorityTaskWoken = pdFALSE;
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <EXTI9_5_IRQHandler+0x38>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_5);
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <EXTI9_5_IRQHandler+0x3c>)
 8001a7c:	2220      	movs	r2, #32
 8001a7e:	615a      	str	r2, [r3, #20]


		xSemaphoreGiveFromISR( xHandleButtonPressC, &xHigherPriorityTaskWoken );
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <EXTI9_5_IRQHandler+0x40>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4908      	ldr	r1, [pc, #32]	; (8001aa8 <EXTI9_5_IRQHandler+0x38>)
 8001a86:	4618      	mov	r0, r3
 8001a88:	f005 f85d 	bl	8006b46 <xQueueGiveFromISR>

		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <EXTI9_5_IRQHandler+0x38>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d007      	beq.n	8001aa4 <EXTI9_5_IRQHandler+0x34>
 8001a94:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <EXTI9_5_IRQHandler+0x44>)
 8001a96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	f3bf 8f4f 	dsb	sy
 8001aa0:	f3bf 8f6f 	isb	sy

  /* USER CODE END EXTI9_5_IRQn 0 */
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	200001c0 	.word	0x200001c0
 8001aac:	40010400 	.word	0x40010400
 8001ab0:	200001b0 	.word	0x200001b0
 8001ab4:	e000ed04 	.word	0xe000ed04

08001ab8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	static  BaseType_t xHigherPriorityTaskWoken;
		xHigherPriorityTaskWoken = pdFALSE;
 8001abc:	4b0d      	ldr	r3, [pc, #52]	; (8001af4 <EXTI15_10_IRQHandler+0x3c>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_10);
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	; (8001af8 <EXTI15_10_IRQHandler+0x40>)
 8001ac4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ac8:	615a      	str	r2, [r3, #20]


		xSemaphoreGiveFromISR( xHandleButtonPressA, &xHigherPriorityTaskWoken );
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <EXTI15_10_IRQHandler+0x44>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4909      	ldr	r1, [pc, #36]	; (8001af4 <EXTI15_10_IRQHandler+0x3c>)
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f005 f838 	bl	8006b46 <xQueueGiveFromISR>

		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8001ad6:	4b07      	ldr	r3, [pc, #28]	; (8001af4 <EXTI15_10_IRQHandler+0x3c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d007      	beq.n	8001aee <EXTI15_10_IRQHandler+0x36>
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <EXTI15_10_IRQHandler+0x48>)
 8001ae0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	f3bf 8f4f 	dsb	sy
 8001aea:	f3bf 8f6f 	isb	sy

  /* USER CODE END EXTI15_10_IRQn 0 */
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	200001c4 	.word	0x200001c4
 8001af8:	40010400 	.word	0x40010400
 8001afc:	200001a8 	.word	0x200001a8
 8001b00:	e000ed04 	.word	0xe000ed04

08001b04 <ButtonHandler_A>:

void ButtonHandler_A( void *pvParameters ){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	char buttonLetter = 'a';
 8001b0c:	2361      	movs	r3, #97	; 0x61
 8001b0e:	73fb      	strb	r3, [r7, #15]

	for(;;)
	    {
			if( xSemaphoreTake( xHandleButtonPressA, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <ButtonHandler_A+0x3c>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f04f 31ff 	mov.w	r1, #4294967295
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f005 f981 	bl	8006e20 <xQueueSemaphoreTake>
			xQueueSend( xDirectionQ, ( void * ) &buttonLetter,  portMAX_DELAY );
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <ButtonHandler_A+0x40>)
 8001b20:	6818      	ldr	r0, [r3, #0]
 8001b22:	f107 010f 	add.w	r1, r7, #15
 8001b26:	2300      	movs	r3, #0
 8001b28:	f04f 32ff 	mov.w	r2, #4294967295
 8001b2c:	f004 fe72 	bl	8006814 <xQueueGenericSend>
			xSemaphoreGive( xButtonPressedSem );
 8001b30:	4b05      	ldr	r3, [pc, #20]	; (8001b48 <ButtonHandler_A+0x44>)
 8001b32:	6818      	ldr	r0, [r3, #0]
 8001b34:	2300      	movs	r3, #0
 8001b36:	2200      	movs	r2, #0
 8001b38:	2100      	movs	r1, #0
 8001b3a:	f004 fe6b 	bl	8006814 <xQueueGenericSend>
			if( xSemaphoreTake( xHandleButtonPressA, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001b3e:	e7e7      	b.n	8001b10 <ButtonHandler_A+0xc>
 8001b40:	200001a8 	.word	0x200001a8
 8001b44:	2000017c 	.word	0x2000017c
 8001b48:	20000190 	.word	0x20000190

08001b4c <ButtonHandler_B>:
	    }
};
void ButtonHandler_B( void *pvParameters ){
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
	char buttonLetter = 'b';
 8001b54:	2362      	movs	r3, #98	; 0x62
 8001b56:	73fb      	strb	r3, [r7, #15]
	for(;;)
		    {
				if( xSemaphoreTake( xHandleButtonPressB, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <ButtonHandler_B+0x3c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b60:	4618      	mov	r0, r3
 8001b62:	f005 f95d 	bl	8006e20 <xQueueSemaphoreTake>
				xQueueSend( xDirectionQ, ( void * ) &buttonLetter,  portMAX_DELAY );
 8001b66:	4b09      	ldr	r3, [pc, #36]	; (8001b8c <ButtonHandler_B+0x40>)
 8001b68:	6818      	ldr	r0, [r3, #0]
 8001b6a:	f107 010f 	add.w	r1, r7, #15
 8001b6e:	2300      	movs	r3, #0
 8001b70:	f04f 32ff 	mov.w	r2, #4294967295
 8001b74:	f004 fe4e 	bl	8006814 <xQueueGenericSend>
				xSemaphoreGive( xButtonPressedSem );
 8001b78:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <ButtonHandler_B+0x44>)
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2100      	movs	r1, #0
 8001b82:	f004 fe47 	bl	8006814 <xQueueGenericSend>
				if( xSemaphoreTake( xHandleButtonPressB, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001b86:	e7e7      	b.n	8001b58 <ButtonHandler_B+0xc>
 8001b88:	200001ac 	.word	0x200001ac
 8001b8c:	2000017c 	.word	0x2000017c
 8001b90:	20000190 	.word	0x20000190

08001b94 <ButtonHandler_C>:
		    }
};
void ButtonHandler_C( void *pvParameters ){
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
	char buttonLetter = 'c';
 8001b9c:	2363      	movs	r3, #99	; 0x63
 8001b9e:	73fb      	strb	r3, [r7, #15]
	for(;;)
		    {
				if( xSemaphoreTake( xHandleButtonPressC, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <ButtonHandler_C+0x3c>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f005 f939 	bl	8006e20 <xQueueSemaphoreTake>
				xQueueSend( xDirectionQ, ( void * ) &buttonLetter,  portMAX_DELAY );
 8001bae:	4b09      	ldr	r3, [pc, #36]	; (8001bd4 <ButtonHandler_C+0x40>)
 8001bb0:	6818      	ldr	r0, [r3, #0]
 8001bb2:	f107 010f 	add.w	r1, r7, #15
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bbc:	f004 fe2a 	bl	8006814 <xQueueGenericSend>
				xSemaphoreGive( xButtonPressedSem );
 8001bc0:	4b05      	ldr	r3, [pc, #20]	; (8001bd8 <ButtonHandler_C+0x44>)
 8001bc2:	6818      	ldr	r0, [r3, #0]
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	2100      	movs	r1, #0
 8001bca:	f004 fe23 	bl	8006814 <xQueueGenericSend>
				if( xSemaphoreTake( xHandleButtonPressC, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001bce:	e7e7      	b.n	8001ba0 <ButtonHandler_C+0xc>
 8001bd0:	200001b0 	.word	0x200001b0
 8001bd4:	2000017c 	.word	0x2000017c
 8001bd8:	20000190 	.word	0x20000190

08001bdc <ButtonHandler_D>:
		    }
};
void ButtonHandler_D( void *pvParameters ){
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
	char buttonLetter = 'd';
 8001be4:	2364      	movs	r3, #100	; 0x64
 8001be6:	73fb      	strb	r3, [r7, #15]
	for(;;)
		    {
				if( xSemaphoreTake( xHandleButtonPressD, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001be8:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <ButtonHandler_D+0x3c>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f005 f915 	bl	8006e20 <xQueueSemaphoreTake>
				xQueueSend( xDirectionQ, ( void * ) &buttonLetter,  portMAX_DELAY );
 8001bf6:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <ButtonHandler_D+0x40>)
 8001bf8:	6818      	ldr	r0, [r3, #0]
 8001bfa:	f107 010f 	add.w	r1, r7, #15
 8001bfe:	2300      	movs	r3, #0
 8001c00:	f04f 32ff 	mov.w	r2, #4294967295
 8001c04:	f004 fe06 	bl	8006814 <xQueueGenericSend>
				xSemaphoreGive( xButtonPressedSem );
 8001c08:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <ButtonHandler_D+0x44>)
 8001c0a:	6818      	ldr	r0, [r3, #0]
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2100      	movs	r1, #0
 8001c12:	f004 fdff 	bl	8006814 <xQueueGenericSend>
				if( xSemaphoreTake( xHandleButtonPressD, ( TickType_t ) portMAX_DELAY) == pdTRUE );
 8001c16:	e7e7      	b.n	8001be8 <ButtonHandler_D+0xc>
 8001c18:	200001b4 	.word	0x200001b4
 8001c1c:	2000017c 	.word	0x2000017c
 8001c20:	20000190 	.word	0x20000190

08001c24 <GameLoop>:



void GameLoop( void * pvParameters )

{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	f5ad 6d86 	sub.w	sp, sp, #1072	; 0x430
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c30:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 8001c34:	6018      	str	r0, [r3, #0]
	int board[4][8][8] = {
 8001c36:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c3a:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c44:	461a      	mov	r2, r3
 8001c46:	2100      	movs	r1, #0
 8001c48:	f007 fbba 	bl	80093c0 <memset>
			{0,0,0,0,0,0,0,0},
			{0,0,0,0,0,0,0,0}}
		};


	llist *snake = llist_create(NULL);
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff f925 	bl	8000e9c <llist_create>
 8001c52:	4602      	mov	r2, r0
 8001c54:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c58:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001c5c:	601a      	str	r2, [r3, #0]
	llist_push(snake, 0,4,1);
 8001c5e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c62:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001c66:	6818      	ldr	r0, [r3, #0]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	2204      	movs	r2, #4
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	f7ff f939 	bl	8000ee4 <llist_push>
	llist_push(snake, 0,4,2);
 8001c72:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c76:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001c7a:	6818      	ldr	r0, [r3, #0]
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	2204      	movs	r2, #4
 8001c80:	2100      	movs	r1, #0
 8001c82:	f7ff f92f 	bl	8000ee4 <llist_push>
	//llist_push(snake, 0,4,3);


	char direction = 'a';
 8001c86:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001c8a:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001c8e:	2261      	movs	r2, #97	; 0x61
 8001c90:	701a      	strb	r2, [r3, #0]
	char previousDirection = 'a';
 8001c92:	2361      	movs	r3, #97	; 0x61
 8001c94:	f887 342f 	strb.w	r3, [r7, #1071]	; 0x42f
	int delay = 350;
 8001c98:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8001c9c:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
	int cellState = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c

	llist_printSnake(snake, board);
 8001ca6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001caa:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f107 021c 	add.w	r2, r7, #28
 8001cb4:	4611      	mov	r1, r2
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff f94a 	bl	8000f50 <llist_printSnake>

	MAX7219_paintPoints(0, board[0]);
 8001cbc:	f107 031c 	add.w	r3, r7, #28
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 fdb8 	bl	8002838 <MAX7219_paintPoints>
	MAX7219_paintPoints(1, board[1]);
 8001cc8:	f107 031c 	add.w	r3, r7, #28
 8001ccc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	2001      	movs	r0, #1
 8001cd4:	f000 fdb0 	bl	8002838 <MAX7219_paintPoints>
	MAX7219_paintPoints(2, board[2]);
 8001cd8:	f107 031c 	add.w	r3, r7, #28
 8001cdc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	2002      	movs	r0, #2
 8001ce4:	f000 fda8 	bl	8002838 <MAX7219_paintPoints>
	MAX7219_paintPoints(3, board[3]);
 8001ce8:	f107 031c 	add.w	r3, r7, #28
 8001cec:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	2003      	movs	r0, #3
 8001cf4:	f000 fda0 	bl	8002838 <MAX7219_paintPoints>
	MAX7219_MatrixUpdate();
 8001cf8:	f000 fe5e 	bl	80029b8 <MAX7219_MatrixUpdate>
	vTaskDelay(delay);
 8001cfc:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001d00:	4618      	mov	r0, r3
 8001d02:	f005 fcc1 	bl	8007688 <vTaskDelay>

	int foodTimeout = 3;
 8001d06:	2303      	movs	r3, #3
 8001d08:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
	int food[3];
	int grow = 0;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420

    for(;;)
    {


    	if( xSemaphoreTake( xButtonPressedSem, ( TickType_t ) 1) == pdTRUE ){
 8001d12:	4bb0      	ldr	r3, [pc, #704]	; (8001fd4 <GameLoop+0x3b0>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2101      	movs	r1, #1
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f005 f881 	bl	8006e20 <xQueueSemaphoreTake>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d161      	bne.n	8001de8 <GameLoop+0x1c4>
    		previousDirection = direction;
 8001d24:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001d28:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	f887 342f 	strb.w	r3, [r7, #1071]	; 0x42f
    		xQueueReceive( xDirectionQ, &direction, ( TickType_t ) 10 );
 8001d32:	4ba9      	ldr	r3, [pc, #676]	; (8001fd8 <GameLoop+0x3b4>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f107 0117 	add.w	r1, r7, #23
 8001d3a:	220a      	movs	r2, #10
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f004 ff8f 	bl	8006c60 <xQueueReceive>
    		switch (direction)
 8001d42:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001d46:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	3b61      	subs	r3, #97	; 0x61
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	d83a      	bhi.n	8001dc8 <GameLoop+0x1a4>
 8001d52:	a201      	add	r2, pc, #4	; (adr r2, 8001d58 <GameLoop+0x134>)
 8001d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d58:	08001db1 	.word	0x08001db1
 8001d5c:	08001d69 	.word	0x08001d69
 8001d60:	08001d99 	.word	0x08001d99
 8001d64:	08001d81 	.word	0x08001d81
			{
				case 'b':
					if (previousDirection == 'd') direction = previousDirection;
 8001d68:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001d6c:	2b64      	cmp	r3, #100	; 0x64
 8001d6e:	d12d      	bne.n	8001dcc <GameLoop+0x1a8>
 8001d70:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001d74:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001d78:	f897 242f 	ldrb.w	r2, [r7, #1071]	; 0x42f
 8001d7c:	701a      	strb	r2, [r3, #0]

					break;
 8001d7e:	e025      	b.n	8001dcc <GameLoop+0x1a8>
				case 'd':

					if (previousDirection == 'b') direction = previousDirection;
 8001d80:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001d84:	2b62      	cmp	r3, #98	; 0x62
 8001d86:	d123      	bne.n	8001dd0 <GameLoop+0x1ac>
 8001d88:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001d8c:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001d90:	f897 242f 	ldrb.w	r2, [r7, #1071]	; 0x42f
 8001d94:	701a      	strb	r2, [r3, #0]
					break;
 8001d96:	e01b      	b.n	8001dd0 <GameLoop+0x1ac>
				case 'c':

					if (previousDirection == 'a') direction = previousDirection;
 8001d98:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001d9c:	2b61      	cmp	r3, #97	; 0x61
 8001d9e:	d119      	bne.n	8001dd4 <GameLoop+0x1b0>
 8001da0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001da4:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001da8:	f897 242f 	ldrb.w	r2, [r7, #1071]	; 0x42f
 8001dac:	701a      	strb	r2, [r3, #0]
					break;
 8001dae:	e011      	b.n	8001dd4 <GameLoop+0x1b0>
				case 'a':

					if (previousDirection == 'c') direction = previousDirection;
 8001db0:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001db4:	2b63      	cmp	r3, #99	; 0x63
 8001db6:	d10f      	bne.n	8001dd8 <GameLoop+0x1b4>
 8001db8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001dbc:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001dc0:	f897 242f 	ldrb.w	r2, [r7, #1071]	; 0x42f
 8001dc4:	701a      	strb	r2, [r3, #0]

					break;
 8001dc6:	e007      	b.n	8001dd8 <GameLoop+0x1b4>
				default:
					break;
 8001dc8:	bf00      	nop
 8001dca:	e006      	b.n	8001dda <GameLoop+0x1b6>
					break;
 8001dcc:	bf00      	nop
 8001dce:	e004      	b.n	8001dda <GameLoop+0x1b6>
					break;
 8001dd0:	bf00      	nop
 8001dd2:	e002      	b.n	8001dda <GameLoop+0x1b6>
					break;
 8001dd4:	bf00      	nop
 8001dd6:	e000      	b.n	8001dda <GameLoop+0x1b6>
					break;
 8001dd8:	bf00      	nop
			}

    		xQueueReset(xDirectionQ);
 8001dda:	4b7f      	ldr	r3, [pc, #508]	; (8001fd8 <GameLoop+0x3b4>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2100      	movs	r1, #0
 8001de0:	4618      	mov	r0, r3
 8001de2:	f004 fbd9 	bl	8006598 <xQueueGenericReset>
 8001de6:	e794      	b.n	8001d12 <GameLoop+0xee>

//    		int checkOccupiedRight(struct node* head, int boardState[][8][8]);
//    		int checkOccupiedLeft(struct node* head, int boardState[][8][8]);
//    		int checkOccupiedUp(struct node* head, int boardState[][8][8]);
//    		int checkOccupiedDown(struct node* head, int boardState[][8][8]);
    		switch (direction)
 8001de8:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001dec:	f2a3 4319 	subw	r3, r3, #1049	; 0x419
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	3b61      	subs	r3, #97	; 0x61
 8001df4:	2b03      	cmp	r3, #3
 8001df6:	f200 80e5 	bhi.w	8001fc4 <GameLoop+0x3a0>
 8001dfa:	a201      	add	r2, pc, #4	; (adr r2, 8001e00 <GameLoop+0x1dc>)
 8001dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e00:	08001f59 	.word	0x08001f59
 8001e04:	08001e11 	.word	0x08001e11
 8001e08:	08001eed 	.word	0x08001eed
 8001e0c:	08001e7f 	.word	0x08001e7f
			{
			case 'b':
				cellState = checkOccupiedDown( snake, board);
 8001e10:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001e14:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f107 021c 	add.w	r2, r7, #28
 8001e1e:	4611      	mov	r1, r2
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff f9e9 	bl	80011f8 <checkOccupiedDown>
 8001e26:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c
				if (previousDirection != 'd'){
 8001e2a:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001e2e:	2b64      	cmp	r3, #100	; 0x64
 8001e30:	f000 80ca 	beq.w	8001fc8 <GameLoop+0x3a4>
					if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001e34:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d004      	beq.n	8001e46 <GameLoop+0x222>
 8001e3c:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e44:	d106      	bne.n	8001e54 <GameLoop+0x230>
 8001e46:	4b65      	ldr	r3, [pc, #404]	; (8001fdc <GameLoop+0x3b8>)
 8001e48:	6818      	ldr	r0, [r3, #0]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2100      	movs	r1, #0
 8001e50:	f004 fce0 	bl	8006814 <xQueueGenericSend>
					if (cellState == 2 ) {
 8001e54:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d105      	bne.n	8001e68 <GameLoop+0x244>
						foodTimeout = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
						grow = 1;
 8001e62:	2301      	movs	r3, #1
 8001e64:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
					}
					 moveDown(snake, grow);
 8001e68:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001e6c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff fa8b 	bl	8001392 <moveDown>
				}
				break;
 8001e7c:	e0a4      	b.n	8001fc8 <GameLoop+0x3a4>
			case 'd':
				cellState = checkOccupiedUp( snake, board);
 8001e7e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001e82:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f107 021c 	add.w	r2, r7, #28
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff f95d 	bl	800114e <checkOccupiedUp>
 8001e94:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c

				if (previousDirection != 'b') {
 8001e98:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001e9c:	2b62      	cmp	r3, #98	; 0x62
 8001e9e:	f000 8095 	beq.w	8001fcc <GameLoop+0x3a8>

					if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001ea2:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d004      	beq.n	8001eb4 <GameLoop+0x290>
 8001eaa:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eb2:	d106      	bne.n	8001ec2 <GameLoop+0x29e>
 8001eb4:	4b49      	ldr	r3, [pc, #292]	; (8001fdc <GameLoop+0x3b8>)
 8001eb6:	6818      	ldr	r0, [r3, #0]
 8001eb8:	2300      	movs	r3, #0
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	f004 fca9 	bl	8006814 <xQueueGenericSend>
					if (cellState == 2 ) {
 8001ec2:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d105      	bne.n	8001ed6 <GameLoop+0x2b2>
										foodTimeout = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
										grow = 1;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
									}
					moveUp(snake, grow);
 8001ed6:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001eda:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fa76 	bl	80013d6 <moveUp>
				}
				break;
 8001eea:	e06f      	b.n	8001fcc <GameLoop+0x3a8>
			case 'c':
				cellState = checkOccupiedLeft( snake, board);
 8001eec:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001ef0:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f107 021c 	add.w	r2, r7, #28
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff f8ba 	bl	8001076 <checkOccupiedLeft>
 8001f02:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c
				if (previousDirection != 'a'){
 8001f06:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001f0a:	2b61      	cmp	r3, #97	; 0x61
 8001f0c:	d060      	beq.n	8001fd0 <GameLoop+0x3ac>
					if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001f0e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d004      	beq.n	8001f20 <GameLoop+0x2fc>
 8001f16:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f1e:	d106      	bne.n	8001f2e <GameLoop+0x30a>
 8001f20:	4b2e      	ldr	r3, [pc, #184]	; (8001fdc <GameLoop+0x3b8>)
 8001f22:	6818      	ldr	r0, [r3, #0]
 8001f24:	2300      	movs	r3, #0
 8001f26:	2200      	movs	r2, #0
 8001f28:	2100      	movs	r1, #0
 8001f2a:	f004 fc73 	bl	8006814 <xQueueGenericSend>
					if (cellState == 2 ) {
 8001f2e:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d105      	bne.n	8001f42 <GameLoop+0x31e>
										foodTimeout = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
										grow = 1;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
									}
					 moveLeft(snake, grow);
 8001f42:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001f46:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff f9f0 	bl	8001336 <moveLeft>
				}
				break;
 8001f56:	e03b      	b.n	8001fd0 <GameLoop+0x3ac>
			case 'a':
				cellState = checkOccupiedRight( snake, board);
 8001f58:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001f5c:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f107 021c 	add.w	r2, r7, #28
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff f81b 	bl	8000fa4 <checkOccupiedRight>
 8001f6e:	f8c7 041c 	str.w	r0, [r7, #1052]	; 0x41c


				if (previousDirection != 'c'){
 8001f72:	f897 342f 	ldrb.w	r3, [r7, #1071]	; 0x42f
 8001f76:	2b63      	cmp	r3, #99	; 0x63
 8001f78:	d032      	beq.n	8001fe0 <GameLoop+0x3bc>
					if (cellState == 1 || cellState == -1) xSemaphoreGive( xGameOverSem );
 8001f7a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d004      	beq.n	8001f8c <GameLoop+0x368>
 8001f82:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f8a:	d106      	bne.n	8001f9a <GameLoop+0x376>
 8001f8c:	4b13      	ldr	r3, [pc, #76]	; (8001fdc <GameLoop+0x3b8>)
 8001f8e:	6818      	ldr	r0, [r3, #0]
 8001f90:	2300      	movs	r3, #0
 8001f92:	2200      	movs	r2, #0
 8001f94:	2100      	movs	r1, #0
 8001f96:	f004 fc3d 	bl	8006814 <xQueueGenericSend>
					if (cellState == 2 ) {
 8001f9a:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d105      	bne.n	8001fae <GameLoop+0x38a>
						foodTimeout = 0;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
						grow = 1;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420
					}
					moveRight(snake, grow);
 8001fae:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001fb2:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f8d7 1420 	ldr.w	r1, [r7, #1056]	; 0x420
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff f98d 	bl	80012dc <moveRight>
//				xQueueSend( xBoardQ, ( void * ) &board,  1 );
//				xQueueSend( xSnakeQ, ( void * ) &snake,  1 );
//				xSemaphoreGive( xCheckCollison );
//				if(xSemaphoreTake( xCollisionChecked, ( TickType_t ) portMAX_DELAY) == pdTRUE);
//				xQueueReceive( xCellStateQ, &cellState, ( TickType_t ) 10 );
				break;
 8001fc2:	e00d      	b.n	8001fe0 <GameLoop+0x3bc>
			default:
				break;
 8001fc4:	bf00      	nop
 8001fc6:	e00c      	b.n	8001fe2 <GameLoop+0x3be>
				break;
 8001fc8:	bf00      	nop
 8001fca:	e00a      	b.n	8001fe2 <GameLoop+0x3be>
				break;
 8001fcc:	bf00      	nop
 8001fce:	e008      	b.n	8001fe2 <GameLoop+0x3be>
				break;
 8001fd0:	bf00      	nop
 8001fd2:	e006      	b.n	8001fe2 <GameLoop+0x3be>
 8001fd4:	20000190 	.word	0x20000190
 8001fd8:	2000017c 	.word	0x2000017c
 8001fdc:	20000194 	.word	0x20000194
				break;
 8001fe0:	bf00      	nop
			}
    		if (grow == 1) if (delay > 150) delay = delay - 1;
 8001fe2:	f8d7 3420 	ldr.w	r3, [r7, #1056]	; 0x420
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d108      	bne.n	8001ffc <GameLoop+0x3d8>
 8001fea:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001fee:	2b96      	cmp	r3, #150	; 0x96
 8001ff0:	dd04      	ble.n	8001ffc <GameLoop+0x3d8>
 8001ff2:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	f8c7 3428 	str.w	r3, [r7, #1064]	; 0x428
    		grow = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f8c7 3420 	str.w	r3, [r7, #1056]	; 0x420

    		memset(board, 0, sizeof(board));
 8002002:	f107 031c 	add.w	r3, r7, #28
 8002006:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800200a:	2100      	movs	r1, #0
 800200c:	4618      	mov	r0, r3
 800200e:	f007 f9d7 	bl	80093c0 <memset>

    		if (foodTimeout == 4){
 8002012:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 8002016:	2b04      	cmp	r3, #4
 8002018:	d11d      	bne.n	8002056 <GameLoop+0x432>
				xQueueSend( xSnakeQ, ( void * ) &snake,  1 );
 800201a:	4b39      	ldr	r3, [pc, #228]	; (8002100 <GameLoop+0x4dc>)
 800201c:	6818      	ldr	r0, [r3, #0]
 800201e:	f107 0118 	add.w	r1, r7, #24
 8002022:	2300      	movs	r3, #0
 8002024:	2201      	movs	r2, #1
 8002026:	f004 fbf5 	bl	8006814 <xQueueGenericSend>
				xSemaphoreGive( xGenerateFood );
 800202a:	4b36      	ldr	r3, [pc, #216]	; (8002104 <GameLoop+0x4e0>)
 800202c:	6818      	ldr	r0, [r3, #0]
 800202e:	2300      	movs	r3, #0
 8002030:	2200      	movs	r2, #0
 8002032:	2100      	movs	r1, #0
 8002034:	f004 fbee 	bl	8006814 <xQueueGenericSend>

				if(xSemaphoreTake( xFoodGenerated, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 8002038:	4b33      	ldr	r3, [pc, #204]	; (8002108 <GameLoop+0x4e4>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f04f 31ff 	mov.w	r1, #4294967295
 8002040:	4618      	mov	r0, r3
 8002042:	f004 feed 	bl	8006e20 <xQueueSemaphoreTake>
				xQueueReceive( xFoodPositionQ, &food, ( TickType_t ) 10 );
 8002046:	4b31      	ldr	r3, [pc, #196]	; (800210c <GameLoop+0x4e8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f107 0108 	add.w	r1, r7, #8
 800204e:	220a      	movs	r2, #10
 8002050:	4618      	mov	r0, r3
 8002052:	f004 fe05 	bl	8006c60 <xQueueReceive>

			}
    		if (foodTimeout >= 4) board[food[0]][food[2]][food[1]] = 2;
 8002056:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 800205a:	2b03      	cmp	r3, #3
 800205c:	dd19      	ble.n	8002092 <GameLoop+0x46e>
 800205e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8002062:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8002066:	6818      	ldr	r0, [r3, #0]
 8002068:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800206c:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 8002070:	6899      	ldr	r1, [r3, #8]
 8002072:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8002076:	f5a3 6385 	sub.w	r3, r3, #1064	; 0x428
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8002080:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8002084:	00c0      	lsls	r0, r0, #3
 8002086:	4401      	add	r1, r0
 8002088:	00c9      	lsls	r1, r1, #3
 800208a:	440a      	add	r2, r1
 800208c:	2102      	movs	r1, #2
 800208e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        	llist_printSnake(snake, board);
 8002092:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8002096:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f107 021c 	add.w	r2, r7, #28
 80020a0:	4611      	mov	r1, r2
 80020a2:	4618      	mov	r0, r3
 80020a4:	f7fe ff54 	bl	8000f50 <llist_printSnake>

//        	board[3][0][0] = 1;
//        	board[3][0][1] = 1;
//        	board[3][2][0] = 1;

    		MAX7219_paintPoints(0, board[0]);
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	4619      	mov	r1, r3
 80020ae:	2000      	movs	r0, #0
 80020b0:	f000 fbc2 	bl	8002838 <MAX7219_paintPoints>
    		MAX7219_paintPoints(1, board[1]);
 80020b4:	f107 031c 	add.w	r3, r7, #28
 80020b8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80020bc:	4619      	mov	r1, r3
 80020be:	2001      	movs	r0, #1
 80020c0:	f000 fbba 	bl	8002838 <MAX7219_paintPoints>
    		MAX7219_paintPoints(2, board[2]);
 80020c4:	f107 031c 	add.w	r3, r7, #28
 80020c8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80020cc:	4619      	mov	r1, r3
 80020ce:	2002      	movs	r0, #2
 80020d0:	f000 fbb2 	bl	8002838 <MAX7219_paintPoints>
    		MAX7219_paintPoints(3, board[3]);
 80020d4:	f107 031c 	add.w	r3, r7, #28
 80020d8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80020dc:	4619      	mov	r1, r3
 80020de:	2003      	movs	r0, #3
 80020e0:	f000 fbaa 	bl	8002838 <MAX7219_paintPoints>
    		MAX7219_MatrixUpdate();
 80020e4:	f000 fc68 	bl	80029b8 <MAX7219_MatrixUpdate>

    		vTaskDelay(delay);
 80020e8:	f8d7 3428 	ldr.w	r3, [r7, #1064]	; 0x428
 80020ec:	4618      	mov	r0, r3
 80020ee:	f005 facb 	bl	8007688 <vTaskDelay>
    		foodTimeout++;
 80020f2:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 80020f6:	3301      	adds	r3, #1
 80020f8:	f8c7 3424 	str.w	r3, [r7, #1060]	; 0x424
    	if( xSemaphoreTake( xButtonPressedSem, ( TickType_t ) 1) == pdTRUE ){
 80020fc:	e609      	b.n	8001d12 <GameLoop+0xee>
 80020fe:	bf00      	nop
 8002100:	20000184 	.word	0x20000184
 8002104:	200001a0 	.word	0x200001a0
 8002108:	200001a4 	.word	0x200001a4
 800210c:	2000018c 	.word	0x2000018c

08002110 <FoodPositionGenerator>:

    }

}

void FoodPositionGenerator(void *  pvParameters){
 8002110:	b580      	push	{r7, lr}
 8002112:	b08e      	sub	sp, #56	; 0x38
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	srand((unsigned int)time(NULL));
 8002118:	2000      	movs	r0, #0
 800211a:	f007 fab5 	bl	8009688 <time>
 800211e:	4602      	mov	r2, r0
 8002120:	460b      	mov	r3, r1
 8002122:	4613      	mov	r3, r2
 8002124:	4618      	mov	r0, r3
 8002126:	f007 fa33 	bl	8009590 <srand>
	llist *snakeBody;
	int display;
	int x;
	int y;
	int valid = 0;
 800212a:	2300      	movs	r3, #0
 800212c:	62fb      	str	r3, [r7, #44]	; 0x2c
	int food[3];
	for (int i = 0; i < (rand()%10)+2; ++i) {
 800212e:	2300      	movs	r3, #0
 8002130:	62bb      	str	r3, [r7, #40]	; 0x28
 8002132:	e005      	b.n	8002140 <FoodPositionGenerator+0x30>
		int test = rand();
 8002134:	f007 fa5a 	bl	80095ec <rand>
 8002138:	61f8      	str	r0, [r7, #28]
	for (int i = 0; i < (rand()%10)+2; ++i) {
 800213a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213c:	3301      	adds	r3, #1
 800213e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002140:	f007 fa54 	bl	80095ec <rand>
 8002144:	4601      	mov	r1, r0
 8002146:	4b41      	ldr	r3, [pc, #260]	; (800224c <FoodPositionGenerator+0x13c>)
 8002148:	fb83 2301 	smull	r2, r3, r3, r1
 800214c:	109a      	asrs	r2, r3, #2
 800214e:	17cb      	asrs	r3, r1, #31
 8002150:	1ad2      	subs	r2, r2, r3
 8002152:	4613      	mov	r3, r2
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	1aca      	subs	r2, r1, r3
 800215c:	1c53      	adds	r3, r2, #1
 800215e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002160:	429a      	cmp	r2, r3
 8002162:	dde7      	ble.n	8002134 <FoodPositionGenerator+0x24>
	}
	for(;;) {
		display = rand() % 4;
 8002164:	f007 fa42 	bl	80095ec <rand>
 8002168:	4603      	mov	r3, r0
 800216a:	425a      	negs	r2, r3
 800216c:	f003 0303 	and.w	r3, r3, #3
 8002170:	f002 0203 	and.w	r2, r2, #3
 8002174:	bf58      	it	pl
 8002176:	4253      	negpl	r3, r2
 8002178:	623b      	str	r3, [r7, #32]

		if(xSemaphoreTake( xGenerateFood, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 800217a:	4b35      	ldr	r3, [pc, #212]	; (8002250 <FoodPositionGenerator+0x140>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f04f 31ff 	mov.w	r1, #4294967295
 8002182:	4618      	mov	r0, r3
 8002184:	f004 fe4c 	bl	8006e20 <xQueueSemaphoreTake>
		xQueueReceive( xSnakeQ, &snakeBody, ( TickType_t ) 10 );
 8002188:	4b32      	ldr	r3, [pc, #200]	; (8002254 <FoodPositionGenerator+0x144>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f107 0118 	add.w	r1, r7, #24
 8002190:	220a      	movs	r2, #10
 8002192:	4618      	mov	r0, r3
 8002194:	f004 fd64 	bl	8006c60 <xQueueReceive>


		display = rand() % 4;
 8002198:	f007 fa28 	bl	80095ec <rand>
 800219c:	4603      	mov	r3, r0
 800219e:	425a      	negs	r2, r3
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	f002 0203 	and.w	r2, r2, #3
 80021a8:	bf58      	it	pl
 80021aa:	4253      	negpl	r3, r2
 80021ac:	623b      	str	r3, [r7, #32]
		while(valid == 0 ){
 80021ae:	e034      	b.n	800221a <FoodPositionGenerator+0x10a>
			struct node *curr = *snakeBody;
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
			valid = 1;
 80021b6:	2301      	movs	r3, #1
 80021b8:	62fb      	str	r3, [r7, #44]	; 0x2c



			x = rand() % 8;
 80021ba:	f007 fa17 	bl	80095ec <rand>
 80021be:	4603      	mov	r3, r0
 80021c0:	425a      	negs	r2, r3
 80021c2:	f003 0307 	and.w	r3, r3, #7
 80021c6:	f002 0207 	and.w	r2, r2, #7
 80021ca:	bf58      	it	pl
 80021cc:	4253      	negpl	r3, r2
 80021ce:	637b      	str	r3, [r7, #52]	; 0x34
			y = rand() % 8;
 80021d0:	f007 fa0c 	bl	80095ec <rand>
 80021d4:	4603      	mov	r3, r0
 80021d6:	425a      	negs	r2, r3
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	f002 0207 	and.w	r2, r2, #7
 80021e0:	bf58      	it	pl
 80021e2:	4253      	negpl	r3, r2
 80021e4:	633b      	str	r3, [r7, #48]	; 0x30


			while (curr != NULL) {
 80021e6:	e015      	b.n	8002214 <FoodPositionGenerator+0x104>

				if (curr->x && curr->y == y && curr->display) {
 80021e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d00a      	beq.n	8002206 <FoodPositionGenerator+0xf6>
 80021f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d105      	bne.n	8002206 <FoodPositionGenerator+0xf6>
 80021fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <FoodPositionGenerator+0xf6>
					valid = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	62fb      	str	r3, [r7, #44]	; 0x2c
				};

				if (valid == 0) break;
 8002206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002208:	2b00      	cmp	r3, #0
 800220a:	d100      	bne.n	800220e <FoodPositionGenerator+0xfe>
 800220c:	e005      	b.n	800221a <FoodPositionGenerator+0x10a>
				curr = curr->next;
 800220e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
			while (curr != NULL) {
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1e6      	bne.n	80021e8 <FoodPositionGenerator+0xd8>
		while(valid == 0 ){
 800221a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800221c:	2b00      	cmp	r3, #0
 800221e:	d0c7      	beq.n	80021b0 <FoodPositionGenerator+0xa0>
			}
		}

		food[0] = display;
 8002220:	6a3b      	ldr	r3, [r7, #32]
 8002222:	60fb      	str	r3, [r7, #12]
		food[1] = x;
 8002224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002226:	613b      	str	r3, [r7, #16]
		food[2] = y;
 8002228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800222a:	617b      	str	r3, [r7, #20]

		xQueueSend( xFoodPositionQ, (void *) &food,  1 );
 800222c:	4b0a      	ldr	r3, [pc, #40]	; (8002258 <FoodPositionGenerator+0x148>)
 800222e:	6818      	ldr	r0, [r3, #0]
 8002230:	f107 010c 	add.w	r1, r7, #12
 8002234:	2300      	movs	r3, #0
 8002236:	2201      	movs	r2, #1
 8002238:	f004 faec 	bl	8006814 <xQueueGenericSend>
		xSemaphoreGive( xFoodGenerated );
 800223c:	4b07      	ldr	r3, [pc, #28]	; (800225c <FoodPositionGenerator+0x14c>)
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	2300      	movs	r3, #0
 8002242:	2200      	movs	r2, #0
 8002244:	2100      	movs	r1, #0
 8002246:	f004 fae5 	bl	8006814 <xQueueGenericSend>
		display = rand() % 4;
 800224a:	e78b      	b.n	8002164 <FoodPositionGenerator+0x54>
 800224c:	66666667 	.word	0x66666667
 8002250:	200001a0 	.word	0x200001a0
 8002254:	20000184 	.word	0x20000184
 8002258:	2000018c 	.word	0x2000018c
 800225c:	200001a4 	.word	0x200001a4

08002260 <CollisionCheck>:
	}
}


void CollisionCheck( void * pvParameters )
{
 8002260:	b580      	push	{r7, lr}
 8002262:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8002266:	af00      	add	r7, sp, #0
 8002268:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800226c:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8002270:	6018      	str	r0, [r3, #0]

	int board[4][8][8];
	llist *snakeBody = llist_create(NULL);
 8002272:	2000      	movs	r0, #0
 8002274:	f7fe fe12 	bl	8000e9c <llist_create>
 8002278:	4602      	mov	r2, r0
 800227a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800227e:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 8002282:	601a      	str	r2, [r3, #0]
	int cellState;
    for(;;)
    {
    	if(xSemaphoreTake( xCheckCollison, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 8002284:	4b22      	ldr	r3, [pc, #136]	; (8002310 <CollisionCheck+0xb0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f04f 31ff 	mov.w	r1, #4294967295
 800228c:	4618      	mov	r0, r3
 800228e:	f004 fdc7 	bl	8006e20 <xQueueSemaphoreTake>

    	xQueueReceive( xBoardQ, &board, ( TickType_t ) 10 );
 8002292:	4b20      	ldr	r3, [pc, #128]	; (8002314 <CollisionCheck+0xb4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f107 0110 	add.w	r1, r7, #16
 800229a:	220a      	movs	r2, #10
 800229c:	4618      	mov	r0, r3
 800229e:	f004 fcdf 	bl	8006c60 <xQueueReceive>
    	xQueueReceive( xSnakeQ, &snakeBody, ( TickType_t ) 10 );
 80022a2:	4b1d      	ldr	r3, [pc, #116]	; (8002318 <CollisionCheck+0xb8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f107 010c 	add.w	r1, r7, #12
 80022aa:	220a      	movs	r2, #10
 80022ac:	4618      	mov	r0, r3
 80022ae:	f004 fcd7 	bl	8006c60 <xQueueReceive>


    	cellState = checkOccupiedRight( snakeBody, board);
 80022b2:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80022b6:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f107 0210 	add.w	r2, r7, #16
 80022c0:	4611      	mov	r1, r2
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7fe fe6e 	bl	8000fa4 <checkOccupiedRight>
 80022c8:	4602      	mov	r2, r0
 80022ca:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80022ce:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80022d2:	601a      	str	r2, [r3, #0]
    	if (cellState != 0 ) xSemaphoreGive( xGameOverSem );
 80022d4:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80022d8:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d006      	beq.n	80022f0 <CollisionCheck+0x90>
 80022e2:	4b0e      	ldr	r3, [pc, #56]	; (800231c <CollisionCheck+0xbc>)
 80022e4:	6818      	ldr	r0, [r3, #0]
 80022e6:	2300      	movs	r3, #0
 80022e8:	2200      	movs	r2, #0
 80022ea:	2100      	movs	r1, #0
 80022ec:	f004 fa92 	bl	8006814 <xQueueGenericSend>
    	xQueueSend( xCellStateQ, (void *) &cellState,  1 );
 80022f0:	4b0b      	ldr	r3, [pc, #44]	; (8002320 <CollisionCheck+0xc0>)
 80022f2:	6818      	ldr	r0, [r3, #0]
 80022f4:	f107 0108 	add.w	r1, r7, #8
 80022f8:	2300      	movs	r3, #0
 80022fa:	2201      	movs	r2, #1
 80022fc:	f004 fa8a 	bl	8006814 <xQueueGenericSend>
    	xSemaphoreGive( xCollisionChecked );
 8002300:	4b08      	ldr	r3, [pc, #32]	; (8002324 <CollisionCheck+0xc4>)
 8002302:	6818      	ldr	r0, [r3, #0]
 8002304:	2300      	movs	r3, #0
 8002306:	2200      	movs	r2, #0
 8002308:	2100      	movs	r1, #0
 800230a:	f004 fa83 	bl	8006814 <xQueueGenericSend>
    	if(xSemaphoreTake( xCheckCollison, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 800230e:	e7b9      	b.n	8002284 <CollisionCheck+0x24>
 8002310:	20000198 	.word	0x20000198
 8002314:	20000180 	.word	0x20000180
 8002318:	20000184 	.word	0x20000184
 800231c:	20000194 	.word	0x20000194
 8002320:	20000188 	.word	0x20000188
 8002324:	2000019c 	.word	0x2000019c

08002328 <Task3>:

    }
}

void Task3( void * pvParameters )
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
	if(xSemaphoreTake( xGameOverSem, ( TickType_t ) portMAX_DELAY) == pdTRUE);
 8002330:	4b10      	ldr	r3, [pc, #64]	; (8002374 <Task3+0x4c>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	4618      	mov	r0, r3
 800233a:	f004 fd71 	bl	8006e20 <xQueueSemaphoreTake>
    for(;;)
    {
    	 MAX7219_MatrixSetRow64(0, CHR('D'));
 800233e:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <Task3+0x50>)
 8002340:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002344:	2000      	movs	r0, #0
 8002346:	f000 fb05 	bl	8002954 <MAX7219_MatrixSetRow64>
    	 	    MAX7219_MatrixSetRow64(1, CHR('E'));
 800234a:	4b0b      	ldr	r3, [pc, #44]	; (8002378 <Task3+0x50>)
 800234c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002350:	2001      	movs	r0, #1
 8002352:	f000 faff 	bl	8002954 <MAX7219_MatrixSetRow64>
    	 	  MAX7219_MatrixSetRow64(2, CHR('A'));
 8002356:	4b08      	ldr	r3, [pc, #32]	; (8002378 <Task3+0x50>)
 8002358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235c:	2002      	movs	r0, #2
 800235e:	f000 faf9 	bl	8002954 <MAX7219_MatrixSetRow64>
    	  	MAX7219_MatrixSetRow64(3, CHR('D'));
 8002362:	4b05      	ldr	r3, [pc, #20]	; (8002378 <Task3+0x50>)
 8002364:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002368:	2003      	movs	r0, #3
 800236a:	f000 faf3 	bl	8002954 <MAX7219_MatrixSetRow64>
    	  	MAX7219_MatrixUpdate();
 800236e:	f000 fb23 	bl	80029b8 <MAX7219_MatrixUpdate>
    	 MAX7219_MatrixSetRow64(0, CHR('D'));
 8002372:	e7e4      	b.n	800233e <Task3+0x16>
 8002374:	20000194 	.word	0x20000194
 8002378:	0800b428 	.word	0x0800b428

0800237c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002384:	2001      	movs	r0, #1
 8002386:	f004 f803 	bl	8006390 <osDelay>
 800238a:	e7fb      	b.n	8002384 <StartDefaultTask+0x8>

0800238c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a04      	ldr	r2, [pc, #16]	; (80023ac <HAL_TIM_PeriodElapsedCallback+0x20>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d101      	bne.n	80023a2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800239e:	f000 fdc3 	bl	8002f28 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023a2:	bf00      	nop
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	40001400 	.word	0x40001400

080023b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023b4:	b672      	cpsid	i
}
 80023b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023b8:	e7fe      	b.n	80023b8 <Error_Handler+0x8>
	...

080023bc <MAX7219_Init>:
static bool SPI_Tx(uint8_t data);
static void DelayInit(void);
static void DelayUS(uint32_t);

void MAX7219_Init(SPI_HandleTypeDef* spi, GPIO_TypeDef* ss_port, uint16_t ss_pin)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	4613      	mov	r3, r2
 80023c8:	80fb      	strh	r3, [r7, #6]
	Max7219_SPI = spi;
 80023ca:	4a08      	ldr	r2, [pc, #32]	; (80023ec <MAX7219_Init+0x30>)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6013      	str	r3, [r2, #0]
	Max7219_SS_Port = ss_port;
 80023d0:	4a07      	ldr	r2, [pc, #28]	; (80023f0 <MAX7219_Init+0x34>)
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	6013      	str	r3, [r2, #0]
	Max7219_SS_Pin = ss_pin;
 80023d6:	4a07      	ldr	r2, [pc, #28]	; (80023f4 <MAX7219_Init+0x38>)
 80023d8:	88fb      	ldrh	r3, [r7, #6]
 80023da:	8013      	strh	r3, [r2, #0]

	/* Us delay */
	DelayInit();
 80023dc:	f000 f998 	bl	8002710 <DelayInit>

	/* Deselect SS */
	SS_Deselect();
 80023e0:	f000 f968 	bl	80026b4 <SS_Deselect>
}
 80023e4:	bf00      	nop
 80023e6:	3710      	adds	r7, #16
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	200001c8 	.word	0x200001c8
 80023f0:	200001cc 	.word	0x200001cc
 80023f4:	200001d0 	.word	0x200001d0

080023f8 <MAX7219_Write>:

bool MAX7219_Write(uint8_t index, uint8_t reg, uint8_t data)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	71fb      	strb	r3, [r7, #7]
 8002402:	460b      	mov	r3, r1
 8002404:	71bb      	strb	r3, [r7, #6]
 8002406:	4613      	mov	r3, r2
 8002408:	717b      	strb	r3, [r7, #5]
	if(index >= MAX7219_IC_NUM) return false;
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	2b03      	cmp	r3, #3
 800240e:	d901      	bls.n	8002414 <MAX7219_Write+0x1c>
 8002410:	2300      	movs	r3, #0
 8002412:	e05b      	b.n	80024cc <MAX7219_Write+0xd4>

	SS_Select();
 8002414:	f000 f93a 	bl	800268c <SS_Select>

	/* NOOP to following ic */
	for(int i = index; i < MAX7219_IC_NUM-1; i++)
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	e018      	b.n	8002450 <MAX7219_Write+0x58>
	{
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Reg */
 800241e:	2000      	movs	r0, #0
 8002420:	f000 f95c 	bl	80026dc <SPI_Tx>
 8002424:	4603      	mov	r3, r0
 8002426:	f083 0301 	eor.w	r3, r3, #1
 800242a:	b2db      	uxtb	r3, r3
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MAX7219_Write+0x3c>
 8002430:	2300      	movs	r3, #0
 8002432:	e04b      	b.n	80024cc <MAX7219_Write+0xd4>
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Data */
 8002434:	2000      	movs	r0, #0
 8002436:	f000 f951 	bl	80026dc <SPI_Tx>
 800243a:	4603      	mov	r3, r0
 800243c:	f083 0301 	eor.w	r3, r3, #1
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MAX7219_Write+0x52>
 8002446:	2300      	movs	r3, #0
 8002448:	e040      	b.n	80024cc <MAX7219_Write+0xd4>
	for(int i = index; i < MAX7219_IC_NUM-1; i++)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	3301      	adds	r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2b02      	cmp	r3, #2
 8002454:	dde3      	ble.n	800241e <MAX7219_Write+0x26>
	}

	/* Write register */
	if(!SPI_Tx(reg)) return false;
 8002456:	79bb      	ldrb	r3, [r7, #6]
 8002458:	4618      	mov	r0, r3
 800245a:	f000 f93f 	bl	80026dc <SPI_Tx>
 800245e:	4603      	mov	r3, r0
 8002460:	f083 0301 	eor.w	r3, r3, #1
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <MAX7219_Write+0x76>
 800246a:	2300      	movs	r3, #0
 800246c:	e02e      	b.n	80024cc <MAX7219_Write+0xd4>
	if(!SPI_Tx(data)) return false;
 800246e:	797b      	ldrb	r3, [r7, #5]
 8002470:	4618      	mov	r0, r3
 8002472:	f000 f933 	bl	80026dc <SPI_Tx>
 8002476:	4603      	mov	r3, r0
 8002478:	f083 0301 	eor.w	r3, r3, #1
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MAX7219_Write+0x8e>
 8002482:	2300      	movs	r3, #0
 8002484:	e022      	b.n	80024cc <MAX7219_Write+0xd4>

	/* NOOP to previous ic */
	for(int i = 0; i < index; i++)
 8002486:	2300      	movs	r3, #0
 8002488:	60bb      	str	r3, [r7, #8]
 800248a:	e018      	b.n	80024be <MAX7219_Write+0xc6>
	{
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Reg */
 800248c:	2000      	movs	r0, #0
 800248e:	f000 f925 	bl	80026dc <SPI_Tx>
 8002492:	4603      	mov	r3, r0
 8002494:	f083 0301 	eor.w	r3, r3, #1
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MAX7219_Write+0xaa>
 800249e:	2300      	movs	r3, #0
 80024a0:	e014      	b.n	80024cc <MAX7219_Write+0xd4>
		if(!SPI_Tx(MAX7219_REG_NOOP)) return false;		/* Data */
 80024a2:	2000      	movs	r0, #0
 80024a4:	f000 f91a 	bl	80026dc <SPI_Tx>
 80024a8:	4603      	mov	r3, r0
 80024aa:	f083 0301 	eor.w	r3, r3, #1
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MAX7219_Write+0xc0>
 80024b4:	2300      	movs	r3, #0
 80024b6:	e009      	b.n	80024cc <MAX7219_Write+0xd4>
	for(int i = 0; i < index; i++)
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	3301      	adds	r3, #1
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	dbe2      	blt.n	800248c <MAX7219_Write+0x94>
	}

	SS_Deselect();
 80024c6:	f000 f8f5 	bl	80026b4 <SS_Deselect>

	return true;
 80024ca:	2301      	movs	r3, #1
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <MAX7219_Digit>:

bool MAX7219_Digit(uint8_t index, uint8_t digit, int8_t value)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	71fb      	strb	r3, [r7, #7]
 80024de:	460b      	mov	r3, r1
 80024e0:	71bb      	strb	r3, [r7, #6]
 80024e2:	4613      	mov	r3, r2
 80024e4:	717b      	strb	r3, [r7, #5]
	if(index >= MAX7219_IC_NUM) return false;
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d901      	bls.n	80024f0 <MAX7219_Digit+0x1c>
 80024ec:	2300      	movs	r3, #0
 80024ee:	e015      	b.n	800251c <MAX7219_Digit+0x48>
	if(digit > 0x07) return false;
 80024f0:	79bb      	ldrb	r3, [r7, #6]
 80024f2:	2b07      	cmp	r3, #7
 80024f4:	d901      	bls.n	80024fa <MAX7219_Digit+0x26>
 80024f6:	2300      	movs	r3, #0
 80024f8:	e010      	b.n	800251c <MAX7219_Digit+0x48>

	if(!MAX7219_Write(index, digit+1, value)) return false;
 80024fa:	79bb      	ldrb	r3, [r7, #6]
 80024fc:	3301      	adds	r3, #1
 80024fe:	b2d9      	uxtb	r1, r3
 8002500:	797a      	ldrb	r2, [r7, #5]
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff ff77 	bl	80023f8 <MAX7219_Write>
 800250a:	4603      	mov	r3, r0
 800250c:	f083 0301 	eor.w	r3, r3, #1
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MAX7219_Digit+0x46>
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <MAX7219_Digit+0x48>

	return true;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <MAX7219_Decode>:

bool MAX7219_Decode(uint8_t index, uint8_t value)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	460a      	mov	r2, r1
 800252e:	71fb      	strb	r3, [r7, #7]
 8002530:	4613      	mov	r3, r2
 8002532:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	2b03      	cmp	r3, #3
 8002538:	d901      	bls.n	800253e <MAX7219_Decode+0x1a>
 800253a:	2300      	movs	r3, #0
 800253c:	e00e      	b.n	800255c <MAX7219_Decode+0x38>

	if(!MAX7219_Write(index, MAX7219_REG_DECODE, value)) return false;
 800253e:	79ba      	ldrb	r2, [r7, #6]
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	2109      	movs	r1, #9
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff ff57 	bl	80023f8 <MAX7219_Write>
 800254a:	4603      	mov	r3, r0
 800254c:	f083 0301 	eor.w	r3, r3, #1
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <MAX7219_Decode+0x36>
 8002556:	2300      	movs	r3, #0
 8002558:	e000      	b.n	800255c <MAX7219_Decode+0x38>

	return true;
 800255a:	2301      	movs	r3, #1
}
 800255c:	4618      	mov	r0, r3
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <MAX7219_Intensity>:

bool MAX7219_Intensity(uint8_t index, uint8_t value)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	4603      	mov	r3, r0
 800256c:	460a      	mov	r2, r1
 800256e:	71fb      	strb	r3, [r7, #7]
 8002570:	4613      	mov	r3, r2
 8002572:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 8002574:	79fb      	ldrb	r3, [r7, #7]
 8002576:	2b03      	cmp	r3, #3
 8002578:	d901      	bls.n	800257e <MAX7219_Intensity+0x1a>
 800257a:	2300      	movs	r3, #0
 800257c:	e013      	b.n	80025a6 <MAX7219_Intensity+0x42>
	if(value > 0x0F) value = 0x0F;
 800257e:	79bb      	ldrb	r3, [r7, #6]
 8002580:	2b0f      	cmp	r3, #15
 8002582:	d901      	bls.n	8002588 <MAX7219_Intensity+0x24>
 8002584:	230f      	movs	r3, #15
 8002586:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_INTENSITY, value)) return false;
 8002588:	79ba      	ldrb	r2, [r7, #6]
 800258a:	79fb      	ldrb	r3, [r7, #7]
 800258c:	210a      	movs	r1, #10
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff ff32 	bl	80023f8 <MAX7219_Write>
 8002594:	4603      	mov	r3, r0
 8002596:	f083 0301 	eor.w	r3, r3, #1
 800259a:	b2db      	uxtb	r3, r3
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MAX7219_Intensity+0x40>
 80025a0:	2300      	movs	r3, #0
 80025a2:	e000      	b.n	80025a6 <MAX7219_Intensity+0x42>

	return true;
 80025a4:	2301      	movs	r3, #1
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <MAX7219_ScanLimit>:

bool MAX7219_ScanLimit(uint8_t index, uint8_t value)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	460a      	mov	r2, r1
 80025b8:	71fb      	strb	r3, [r7, #7]
 80025ba:	4613      	mov	r3, r2
 80025bc:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	d901      	bls.n	80025c8 <MAX7219_ScanLimit+0x1a>
 80025c4:	2300      	movs	r3, #0
 80025c6:	e013      	b.n	80025f0 <MAX7219_ScanLimit+0x42>
	if(value > 0x07) value = 0x07;
 80025c8:	79bb      	ldrb	r3, [r7, #6]
 80025ca:	2b07      	cmp	r3, #7
 80025cc:	d901      	bls.n	80025d2 <MAX7219_ScanLimit+0x24>
 80025ce:	2307      	movs	r3, #7
 80025d0:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_SCANLIMIT, value)) return false;
 80025d2:	79ba      	ldrb	r2, [r7, #6]
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	210b      	movs	r1, #11
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff0d 	bl	80023f8 <MAX7219_Write>
 80025de:	4603      	mov	r3, r0
 80025e0:	f083 0301 	eor.w	r3, r3, #1
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d001      	beq.n	80025ee <MAX7219_ScanLimit+0x40>
 80025ea:	2300      	movs	r3, #0
 80025ec:	e000      	b.n	80025f0 <MAX7219_ScanLimit+0x42>

	return true;
 80025ee:	2301      	movs	r3, #1
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <MAX7219_ShutDown>:

bool MAX7219_ShutDown(uint8_t index, uint8_t value)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	4603      	mov	r3, r0
 8002600:	460a      	mov	r2, r1
 8002602:	71fb      	strb	r3, [r7, #7]
 8002604:	4613      	mov	r3, r2
 8002606:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 8002608:	79fb      	ldrb	r3, [r7, #7]
 800260a:	2b03      	cmp	r3, #3
 800260c:	d901      	bls.n	8002612 <MAX7219_ShutDown+0x1a>
 800260e:	2300      	movs	r3, #0
 8002610:	e013      	b.n	800263a <MAX7219_ShutDown+0x42>
	if(value > 0x01) value = 0x01;
 8002612:	79bb      	ldrb	r3, [r7, #6]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d901      	bls.n	800261c <MAX7219_ShutDown+0x24>
 8002618:	2301      	movs	r3, #1
 800261a:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_SHUTDOWN, value)) return false;
 800261c:	79ba      	ldrb	r2, [r7, #6]
 800261e:	79fb      	ldrb	r3, [r7, #7]
 8002620:	210c      	movs	r1, #12
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fee8 	bl	80023f8 <MAX7219_Write>
 8002628:	4603      	mov	r3, r0
 800262a:	f083 0301 	eor.w	r3, r3, #1
 800262e:	b2db      	uxtb	r3, r3
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <MAX7219_ShutDown+0x40>
 8002634:	2300      	movs	r3, #0
 8002636:	e000      	b.n	800263a <MAX7219_ShutDown+0x42>

	return true;
 8002638:	2301      	movs	r3, #1
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <MAX7219_Test>:

bool MAX7219_Test(uint8_t index, uint8_t value)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	460a      	mov	r2, r1
 800264c:	71fb      	strb	r3, [r7, #7]
 800264e:	4613      	mov	r3, r2
 8002650:	71bb      	strb	r3, [r7, #6]
	if(index >= MAX7219_IC_NUM) return false;
 8002652:	79fb      	ldrb	r3, [r7, #7]
 8002654:	2b03      	cmp	r3, #3
 8002656:	d901      	bls.n	800265c <MAX7219_Test+0x1a>
 8002658:	2300      	movs	r3, #0
 800265a:	e013      	b.n	8002684 <MAX7219_Test+0x42>
	if(value > 0x01) value = 0x01;
 800265c:	79bb      	ldrb	r3, [r7, #6]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d901      	bls.n	8002666 <MAX7219_Test+0x24>
 8002662:	2301      	movs	r3, #1
 8002664:	71bb      	strb	r3, [r7, #6]

	if(!MAX7219_Write(index, MAX7219_REG_TEST, value)) return false;
 8002666:	79ba      	ldrb	r2, [r7, #6]
 8002668:	79fb      	ldrb	r3, [r7, #7]
 800266a:	210f      	movs	r1, #15
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff fec3 	bl	80023f8 <MAX7219_Write>
 8002672:	4603      	mov	r3, r0
 8002674:	f083 0301 	eor.w	r3, r3, #1
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <MAX7219_Test+0x40>
 800267e:	2300      	movs	r3, #0
 8002680:	e000      	b.n	8002684 <MAX7219_Test+0x42>

	return true;
 8002682:	2301      	movs	r3, #1
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <SS_Select>:

static void SS_Select()
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Max7219_SS_Port, Max7219_SS_Pin, GPIO_PIN_RESET);
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <SS_Select+0x20>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a06      	ldr	r2, [pc, #24]	; (80026b0 <SS_Select+0x24>)
 8002696:	8811      	ldrh	r1, [r2, #0]
 8002698:	2200      	movs	r2, #0
 800269a:	4618      	mov	r0, r3
 800269c:	f000 fef0 	bl	8003480 <HAL_GPIO_WritePin>
	DelayUS(1);
 80026a0:	2001      	movs	r0, #1
 80026a2:	f000 f85f 	bl	8002764 <DelayUS>
}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	200001cc 	.word	0x200001cc
 80026b0:	200001d0 	.word	0x200001d0

080026b4 <SS_Deselect>:

static void SS_Deselect()
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Max7219_SS_Port, Max7219_SS_Pin, GPIO_PIN_SET);
 80026b8:	4b06      	ldr	r3, [pc, #24]	; (80026d4 <SS_Deselect+0x20>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a06      	ldr	r2, [pc, #24]	; (80026d8 <SS_Deselect+0x24>)
 80026be:	8811      	ldrh	r1, [r2, #0]
 80026c0:	2201      	movs	r2, #1
 80026c2:	4618      	mov	r0, r3
 80026c4:	f000 fedc 	bl	8003480 <HAL_GPIO_WritePin>
	DelayUS(1);
 80026c8:	2001      	movs	r0, #1
 80026ca:	f000 f84b 	bl	8002764 <DelayUS>
}
 80026ce:	bf00      	nop
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	200001cc 	.word	0x200001cc
 80026d8:	200001d0 	.word	0x200001d0

080026dc <SPI_Tx>:

static bool SPI_Tx(uint8_t data)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
	if(HAL_SPI_Transmit(Max7219_SPI, &data, 1, HAL_MAX_DELAY) != HAL_OK) return false;
 80026e6:	4b09      	ldr	r3, [pc, #36]	; (800270c <SPI_Tx+0x30>)
 80026e8:	6818      	ldr	r0, [r3, #0]
 80026ea:	1df9      	adds	r1, r7, #7
 80026ec:	f04f 33ff 	mov.w	r3, #4294967295
 80026f0:	2201      	movs	r2, #1
 80026f2:	f002 fad2 	bl	8004c9a <HAL_SPI_Transmit>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <SPI_Tx+0x24>
 80026fc:	2300      	movs	r3, #0
 80026fe:	e000      	b.n	8002702 <SPI_Tx+0x26>
	return true;
 8002700:	2301      	movs	r3, #1
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	200001c8 	.word	0x200001c8

08002710 <DelayInit>:

static void DelayInit(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8002714:	4b11      	ldr	r3, [pc, #68]	; (800275c <DelayInit+0x4c>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	4a10      	ldr	r2, [pc, #64]	; (800275c <DelayInit+0x4c>)
 800271a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800271e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8002720:	4b0e      	ldr	r3, [pc, #56]	; (800275c <DelayInit+0x4c>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	4a0d      	ldr	r2, [pc, #52]	; (800275c <DelayInit+0x4c>)
 8002726:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800272a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800272c:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <DelayInit+0x50>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0b      	ldr	r2, [pc, #44]	; (8002760 <DelayInit+0x50>)
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8002738:	4b09      	ldr	r3, [pc, #36]	; (8002760 <DelayInit+0x50>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a08      	ldr	r2, [pc, #32]	; (8002760 <DelayInit+0x50>)
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <DelayInit+0x50>)
 8002746:	2200      	movs	r2, #0
 8002748:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800274a:	bf00      	nop
  __ASM volatile ("NOP");
 800274c:	bf00      	nop
  __ASM volatile ("NOP");
 800274e:	bf00      	nop
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000edf0 	.word	0xe000edf0
 8002760:	e0001000 	.word	0xe0001000

08002764 <DelayUS>:

static void DelayUS(uint32_t us) {
 8002764:	b480      	push	{r7}
 8002766:	b087      	sub	sp, #28
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800276c:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <DelayUS+0x44>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a0e      	ldr	r2, [pc, #56]	; (80027ac <DelayUS+0x48>)
 8002772:	fba2 2303 	umull	r2, r3, r2, r3
 8002776:	0c9a      	lsrs	r2, r3, #18
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	fb02 f303 	mul.w	r3, r2, r3
 800277e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8002780:	4b0b      	ldr	r3, [pc, #44]	; (80027b0 <DelayUS+0x4c>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8002786:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <DelayUS+0x4c>)
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	697a      	ldr	r2, [r7, #20]
 8002794:	429a      	cmp	r2, r3
 8002796:	d8f6      	bhi.n	8002786 <DelayUS+0x22>
}
 8002798:	bf00      	nop
 800279a:	bf00      	nop
 800279c:	371c      	adds	r7, #28
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	20000000 	.word	0x20000000
 80027ac:	431bde83 	.word	0x431bde83
 80027b0:	e0001000 	.word	0xe0001000
 80027b4:	00000000 	.word	0x00000000

080027b8 <MAX7219_paintPointsInRow>:
};

volatile uint8_t FrameBuffer[MAX7219_IC_NUM][8];


uint8_t MAX7219_paintPointsInRow(int rowArray[]){
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]

	uint8_t row = 0x0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	75fb      	strb	r3, [r7, #23]
	for (int i = 0;  i < 8; ++ i) {
 80027c4:	2300      	movs	r3, #0
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	e02a      	b.n	8002820 <MAX7219_paintPointsInRow+0x68>
		int colPosition = pow(2, i);
 80027ca:	6938      	ldr	r0, [r7, #16]
 80027cc:	f7fd fea2 	bl	8000514 <__aeabi_i2d>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	ec43 2b11 	vmov	d1, r2, r3
 80027d8:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8002830 <MAX7219_paintPointsInRow+0x78>
 80027dc:	f007 fe80 	bl	800a4e0 <pow>
 80027e0:	ec53 2b10 	vmov	r2, r3, d0
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	f7fe f9ae 	bl	8000b48 <__aeabi_d2iz>
 80027ec:	4603      	mov	r3, r0
 80027ee:	60fb      	str	r3, [r7, #12]
		int ledActive = rowArray[i] > 0 ? 1 : 0;
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	4413      	add	r3, r2
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	bfcc      	ite	gt
 80027fe:	2301      	movgt	r3, #1
 8002800:	2300      	movle	r3, #0
 8002802:	b2db      	uxtb	r3, r3
 8002804:	60bb      	str	r3, [r7, #8]
		row += ledActive * colPosition;
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	b2da      	uxtb	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	fb12 f303 	smulbb	r3, r2, r3
 8002812:	b2da      	uxtb	r2, r3
 8002814:	7dfb      	ldrb	r3, [r7, #23]
 8002816:	4413      	add	r3, r2
 8002818:	75fb      	strb	r3, [r7, #23]
	for (int i = 0;  i < 8; ++ i) {
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	3301      	adds	r3, #1
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	2b07      	cmp	r3, #7
 8002824:	ddd1      	ble.n	80027ca <MAX7219_paintPointsInRow+0x12>
	}
	return row;
 8002826:	7dfb      	ldrb	r3, [r7, #23]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	00000000 	.word	0x00000000
 8002834:	40000000 	.word	0x40000000

08002838 <MAX7219_paintPoints>:

void MAX7219_paintPoints(uint8_t displayIndex, int matrixArray[][8]){
 8002838:	b5b0      	push	{r4, r5, r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	6039      	str	r1, [r7, #0]
 8002842:	71fb      	strb	r3, [r7, #7]

	for (int i = 0;  i < 8; ++ i) {
 8002844:	2300      	movs	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	e015      	b.n	8002876 <MAX7219_paintPoints+0x3e>

		FrameBuffer[displayIndex][7-i] = MAX7219_paintPointsInRow(matrixArray[i]);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	015b      	lsls	r3, r3, #5
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	441a      	add	r2, r3
 8002852:	79fd      	ldrb	r5, [r7, #7]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f1c3 0407 	rsb	r4, r3, #7
 800285a:	4610      	mov	r0, r2
 800285c:	f7ff ffac 	bl	80027b8 <MAX7219_paintPointsInRow>
 8002860:	4603      	mov	r3, r0
 8002862:	4619      	mov	r1, r3
 8002864:	4a08      	ldr	r2, [pc, #32]	; (8002888 <MAX7219_paintPoints+0x50>)
 8002866:	00eb      	lsls	r3, r5, #3
 8002868:	4413      	add	r3, r2
 800286a:	4423      	add	r3, r4
 800286c:	460a      	mov	r2, r1
 800286e:	701a      	strb	r2, [r3, #0]
	for (int i = 0;  i < 8; ++ i) {
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	3301      	adds	r3, #1
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2b07      	cmp	r3, #7
 800287a:	dde6      	ble.n	800284a <MAX7219_paintPoints+0x12>

	}

}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bdb0      	pop	{r4, r5, r7, pc}
 8002886:	bf00      	nop
 8002888:	200001d4 	.word	0x200001d4

0800288c <MAX7219_MatrixInit>:

void MAX7219_MatrixInit(SPI_HandleTypeDef* spi, GPIO_TypeDef* cs_port, uint16_t cs_pin)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	4613      	mov	r3, r2
 8002898:	80fb      	strh	r3, [r7, #6]
	MAX7219_Init(spi, cs_port, cs_pin);
 800289a:	88fb      	ldrh	r3, [r7, #6]
 800289c:	461a      	mov	r2, r3
 800289e:	68b9      	ldr	r1, [r7, #8]
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f7ff fd8b 	bl	80023bc <MAX7219_Init>

	for(int i = 0; i < MAX7219_IC_NUM; i++)
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
 80028aa:	e02a      	b.n	8002902 <MAX7219_MatrixInit+0x76>
	{
		MAX7219_MatrixClear(i);
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	4618      	mov	r0, r3
 80028b2:	f000 f82f 	bl	8002914 <MAX7219_MatrixClear>
		MAX7219_ShutDown(i, 1);
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2101      	movs	r1, #1
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff fe9b 	bl	80025f8 <MAX7219_ShutDown>
		MAX7219_Test(i, 0);
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2100      	movs	r1, #0
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff feba 	bl	8002642 <MAX7219_Test>
		MAX7219_Decode(i, 0);
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	2100      	movs	r1, #0
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff fe25 	bl	8002524 <MAX7219_Decode>
		MAX7219_Intensity(i, 1);
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2101      	movs	r1, #1
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff fe3f 	bl	8002564 <MAX7219_Intensity>
		MAX7219_ScanLimit(i, 7);
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2107      	movs	r1, #7
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff fe5e 	bl	80025ae <MAX7219_ScanLimit>
		MAX7219_MatrixClear(i);
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 f80c 	bl	8002914 <MAX7219_MatrixClear>
	for(int i = 0; i < MAX7219_IC_NUM; i++)
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	3301      	adds	r3, #1
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b03      	cmp	r3, #3
 8002906:	ddd1      	ble.n	80028ac <MAX7219_MatrixInit+0x20>
	}
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <MAX7219_MatrixClear>:

void MAX7219_MatrixClear(uint8_t index)
{
 8002914:	b480      	push	{r7}
 8002916:	b085      	sub	sp, #20
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	71fb      	strb	r3, [r7, #7]
	for(int i =0; i < 8; i++)
 800291e:	2300      	movs	r3, #0
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	e00a      	b.n	800293a <MAX7219_MatrixClear+0x26>
	{
		FrameBuffer[index][i] = 0;
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	4a0a      	ldr	r2, [pc, #40]	; (8002950 <MAX7219_MatrixClear+0x3c>)
 8002928:	00db      	lsls	r3, r3, #3
 800292a:	441a      	add	r2, r3
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4413      	add	r3, r2
 8002930:	2200      	movs	r2, #0
 8002932:	701a      	strb	r2, [r3, #0]
	for(int i =0; i < 8; i++)
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	3301      	adds	r3, #1
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b07      	cmp	r3, #7
 800293e:	ddf1      	ble.n	8002924 <MAX7219_MatrixClear+0x10>
	}
}
 8002940:	bf00      	nop
 8002942:	bf00      	nop
 8002944:	3714      	adds	r7, #20
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	200001d4 	.word	0x200001d4

08002954 <MAX7219_MatrixSetRow64>:
		FrameBuffer[index][i] = rows[i];
	}
}

void MAX7219_MatrixSetRow64(uint8_t index,  uint64_t rows)
{
 8002954:	b480      	push	{r7}
 8002956:	b087      	sub	sp, #28
 8002958:	af00      	add	r7, sp, #0
 800295a:	4601      	mov	r1, r0
 800295c:	e9c7 2300 	strd	r2, r3, [r7]
 8002960:	460b      	mov	r3, r1
 8002962:	73fb      	strb	r3, [r7, #15]
	for(int i =0; i < 8; i++)
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
 8002968:	e01a      	b.n	80029a0 <MAX7219_MatrixSetRow64+0x4c>
	{
		uint8_t row = rows & 0xFF;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	74fb      	strb	r3, [r7, #19]
		FrameBuffer[index][7-i] = row;
 800296e:	7bfa      	ldrb	r2, [r7, #15]
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	f1c3 0307 	rsb	r3, r3, #7
 8002976:	490f      	ldr	r1, [pc, #60]	; (80029b4 <MAX7219_MatrixSetRow64+0x60>)
 8002978:	00d2      	lsls	r2, r2, #3
 800297a:	440a      	add	r2, r1
 800297c:	4413      	add	r3, r2
 800297e:	7cfa      	ldrb	r2, [r7, #19]
 8002980:	701a      	strb	r2, [r3, #0]
		rows = rows >> 8;
 8002982:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	f04f 0300 	mov.w	r3, #0
 800298e:	0a02      	lsrs	r2, r0, #8
 8002990:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002994:	0a0b      	lsrs	r3, r1, #8
 8002996:	e9c7 2300 	strd	r2, r3, [r7]
	for(int i =0; i < 8; i++)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	3301      	adds	r3, #1
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2b07      	cmp	r3, #7
 80029a4:	dde1      	ble.n	800296a <MAX7219_MatrixSetRow64+0x16>
	}
}
 80029a6:	bf00      	nop
 80029a8:	bf00      	nop
 80029aa:	371c      	adds	r7, #28
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	200001d4 	.word	0x200001d4

080029b8 <MAX7219_MatrixUpdate>:
		FrameBuffer[3][i] |= lsbD0;
	}
}

bool MAX7219_MatrixUpdate()
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
	for(int index = 0; index < MAX7219_IC_NUM; index++)
 80029be:	2300      	movs	r3, #0
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	e024      	b.n	8002a0e <MAX7219_MatrixUpdate+0x56>
	{
		for(int digit = 0; digit < 8; digit++)
 80029c4:	2300      	movs	r3, #0
 80029c6:	60bb      	str	r3, [r7, #8]
 80029c8:	e01b      	b.n	8002a02 <MAX7219_MatrixUpdate+0x4a>
		{

			uint8_t row = FrameBuffer[index][digit];
 80029ca:	4a15      	ldr	r2, [pc, #84]	; (8002a20 <MAX7219_MatrixUpdate+0x68>)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	00db      	lsls	r3, r3, #3
 80029d0:	441a      	add	r2, r3
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	4413      	add	r3, r2
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	71fb      	strb	r3, [r7, #7]
			if(!MAX7219_Digit(index, digit, row)) return false;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	b2d1      	uxtb	r1, r2
 80029e2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fd74 	bl	80024d4 <MAX7219_Digit>
 80029ec:	4603      	mov	r3, r0
 80029ee:	f083 0301 	eor.w	r3, r3, #1
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MAX7219_MatrixUpdate+0x44>
 80029f8:	2300      	movs	r3, #0
 80029fa:	e00c      	b.n	8002a16 <MAX7219_MatrixUpdate+0x5e>
		for(int digit = 0; digit < 8; digit++)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	3301      	adds	r3, #1
 8002a00:	60bb      	str	r3, [r7, #8]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b07      	cmp	r3, #7
 8002a06:	dde0      	ble.n	80029ca <MAX7219_MatrixUpdate+0x12>
	for(int index = 0; index < MAX7219_IC_NUM; index++)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	60fb      	str	r3, [r7, #12]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	ddd7      	ble.n	80029c4 <MAX7219_MatrixUpdate+0xc>
		}
	}

	return true;
 8002a14:	2301      	movs	r3, #1
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	200001d4 	.word	0x200001d4

08002a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a2a:	4b11      	ldr	r3, [pc, #68]	; (8002a70 <HAL_MspInit+0x4c>)
 8002a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a2e:	4a10      	ldr	r2, [pc, #64]	; (8002a70 <HAL_MspInit+0x4c>)
 8002a30:	f043 0301 	orr.w	r3, r3, #1
 8002a34:	6613      	str	r3, [r2, #96]	; 0x60
 8002a36:	4b0e      	ldr	r3, [pc, #56]	; (8002a70 <HAL_MspInit+0x4c>)
 8002a38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3a:	f003 0301 	and.w	r3, r3, #1
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a42:	4b0b      	ldr	r3, [pc, #44]	; (8002a70 <HAL_MspInit+0x4c>)
 8002a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a46:	4a0a      	ldr	r2, [pc, #40]	; (8002a70 <HAL_MspInit+0x4c>)
 8002a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a4c:	6593      	str	r3, [r2, #88]	; 0x58
 8002a4e:	4b08      	ldr	r3, [pc, #32]	; (8002a70 <HAL_MspInit+0x4c>)
 8002a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a56:	603b      	str	r3, [r7, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	210f      	movs	r1, #15
 8002a5e:	f06f 0001 	mvn.w	r0, #1
 8002a62:	f000 fb39 	bl	80030d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	40021000 	.word	0x40021000

08002a74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b08a      	sub	sp, #40	; 0x28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7c:	f107 0314 	add.w	r3, r7, #20
 8002a80:	2200      	movs	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	609a      	str	r2, [r3, #8]
 8002a88:	60da      	str	r2, [r3, #12]
 8002a8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a17      	ldr	r2, [pc, #92]	; (8002af0 <HAL_SPI_MspInit+0x7c>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d128      	bne.n	8002ae8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a96:	4b17      	ldr	r3, [pc, #92]	; (8002af4 <HAL_SPI_MspInit+0x80>)
 8002a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a9a:	4a16      	ldr	r2, [pc, #88]	; (8002af4 <HAL_SPI_MspInit+0x80>)
 8002a9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002aa0:	6613      	str	r3, [r2, #96]	; 0x60
 8002aa2:	4b14      	ldr	r3, [pc, #80]	; (8002af4 <HAL_SPI_MspInit+0x80>)
 8002aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aae:	4b11      	ldr	r3, [pc, #68]	; (8002af4 <HAL_SPI_MspInit+0x80>)
 8002ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab2:	4a10      	ldr	r2, [pc, #64]	; (8002af4 <HAL_SPI_MspInit+0x80>)
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aba:	4b0e      	ldr	r3, [pc, #56]	; (8002af4 <HAL_SPI_MspInit+0x80>)
 8002abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	60fb      	str	r3, [r7, #12]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002ac6:	23a0      	movs	r3, #160	; 0xa0
 8002ac8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aca:	2302      	movs	r3, #2
 8002acc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ad6:	2305      	movs	r3, #5
 8002ad8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ada:	f107 0314 	add.w	r3, r7, #20
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ae4:	f000 fb22 	bl	800312c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002ae8:	bf00      	nop
 8002aea:	3728      	adds	r7, #40	; 0x28
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40013000 	.word	0x40013000
 8002af4:	40021000 	.word	0x40021000

08002af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b0ac      	sub	sp, #176	; 0xb0
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b00:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
 8002b0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b10:	f107 0314 	add.w	r3, r7, #20
 8002b14:	2288      	movs	r2, #136	; 0x88
 8002b16:	2100      	movs	r1, #0
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f006 fc51 	bl	80093c0 <memset>
  if(huart->Instance==USART2)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a21      	ldr	r2, [pc, #132]	; (8002ba8 <HAL_UART_MspInit+0xb0>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d13b      	bne.n	8002ba0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	4618      	mov	r0, r3
 8002b36:	f001 fb51 	bl	80041dc <HAL_RCCEx_PeriphCLKConfig>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002b40:	f7ff fc36 	bl	80023b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b44:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_UART_MspInit+0xb4>)
 8002b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b48:	4a18      	ldr	r2, [pc, #96]	; (8002bac <HAL_UART_MspInit+0xb4>)
 8002b4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b4e:	6593      	str	r3, [r2, #88]	; 0x58
 8002b50:	4b16      	ldr	r3, [pc, #88]	; (8002bac <HAL_UART_MspInit+0xb4>)
 8002b52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5c:	4b13      	ldr	r3, [pc, #76]	; (8002bac <HAL_UART_MspInit+0xb4>)
 8002b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b60:	4a12      	ldr	r2, [pc, #72]	; (8002bac <HAL_UART_MspInit+0xb4>)
 8002b62:	f043 0301 	orr.w	r3, r3, #1
 8002b66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b68:	4b10      	ldr	r3, [pc, #64]	; (8002bac <HAL_UART_MspInit+0xb4>)
 8002b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	60fb      	str	r3, [r7, #12]
 8002b72:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b74:	230c      	movs	r3, #12
 8002b76:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b86:	2303      	movs	r3, #3
 8002b88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b8c:	2307      	movs	r3, #7
 8002b8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b92:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002b96:	4619      	mov	r1, r3
 8002b98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b9c:	f000 fac6 	bl	800312c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002ba0:	bf00      	nop
 8002ba2:	37b0      	adds	r7, #176	; 0xb0
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40004400 	.word	0x40004400
 8002bac:	40021000 	.word	0x40021000

08002bb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08e      	sub	sp, #56	; 0x38
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002bbe:	4b34      	ldr	r3, [pc, #208]	; (8002c90 <HAL_InitTick+0xe0>)
 8002bc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bc2:	4a33      	ldr	r2, [pc, #204]	; (8002c90 <HAL_InitTick+0xe0>)
 8002bc4:	f043 0320 	orr.w	r3, r3, #32
 8002bc8:	6593      	str	r3, [r2, #88]	; 0x58
 8002bca:	4b31      	ldr	r3, [pc, #196]	; (8002c90 <HAL_InitTick+0xe0>)
 8002bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bce:	f003 0320 	and.w	r3, r3, #32
 8002bd2:	60fb      	str	r3, [r7, #12]
 8002bd4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002bd6:	f107 0210 	add.w	r2, r7, #16
 8002bda:	f107 0314 	add.w	r3, r7, #20
 8002bde:	4611      	mov	r1, r2
 8002be0:	4618      	mov	r0, r3
 8002be2:	f001 fa69 	bl	80040b8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002be6:	6a3b      	ldr	r3, [r7, #32]
 8002be8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d103      	bne.n	8002bf8 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002bf0:	f001 fa36 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8002bf4:	6378      	str	r0, [r7, #52]	; 0x34
 8002bf6:	e004      	b.n	8002c02 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002bf8:	f001 fa32 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c04:	4a23      	ldr	r2, [pc, #140]	; (8002c94 <HAL_InitTick+0xe4>)
 8002c06:	fba2 2303 	umull	r2, r3, r2, r3
 8002c0a:	0c9b      	lsrs	r3, r3, #18
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8002c10:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c12:	4a22      	ldr	r2, [pc, #136]	; (8002c9c <HAL_InitTick+0xec>)
 8002c14:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002c16:	4b20      	ldr	r3, [pc, #128]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c18:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c1c:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002c1e:	4a1e      	ldr	r2, [pc, #120]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c22:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002c24:	4b1c      	ldr	r3, [pc, #112]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c2a:	4b1b      	ldr	r3, [pc, #108]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c30:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002c36:	4818      	ldr	r0, [pc, #96]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c38:	f002 fb02 	bl	8005240 <HAL_TIM_Base_Init>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002c42:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d11b      	bne.n	8002c82 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8002c4a:	4813      	ldr	r0, [pc, #76]	; (8002c98 <HAL_InitTick+0xe8>)
 8002c4c:	f002 fb5a 	bl	8005304 <HAL_TIM_Base_Start_IT>
 8002c50:	4603      	mov	r3, r0
 8002c52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002c56:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d111      	bne.n	8002c82 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002c5e:	2037      	movs	r0, #55	; 0x37
 8002c60:	f000 fa56 	bl	8003110 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b0f      	cmp	r3, #15
 8002c68:	d808      	bhi.n	8002c7c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	6879      	ldr	r1, [r7, #4]
 8002c6e:	2037      	movs	r0, #55	; 0x37
 8002c70:	f000 fa32 	bl	80030d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c74:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <HAL_InitTick+0xf0>)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	e002      	b.n	8002c82 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002c82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3738      	adds	r7, #56	; 0x38
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40021000 	.word	0x40021000
 8002c94:	431bde83 	.word	0x431bde83
 8002c98:	200001f4 	.word	0x200001f4
 8002c9c:	40001400 	.word	0x40001400
 8002ca0:	20000004 	.word	0x20000004

08002ca4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ca8:	e7fe      	b.n	8002ca8 <NMI_Handler+0x4>

08002caa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002caa:	b480      	push	{r7}
 8002cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cae:	e7fe      	b.n	8002cae <HardFault_Handler+0x4>

08002cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cb4:	e7fe      	b.n	8002cb4 <MemManage_Handler+0x4>

08002cb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cba:	e7fe      	b.n	8002cba <BusFault_Handler+0x4>

08002cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cc0:	e7fe      	b.n	8002cc0 <UsageFault_Handler+0x4>

08002cc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cc6:	bf00      	nop
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <TIM7_IRQHandler>:
/**
  * @brief This function handles EXTI line3 interrupt.
  */

void TIM7_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002cd4:	4802      	ldr	r0, [pc, #8]	; (8002ce0 <TIM7_IRQHandler+0x10>)
 8002cd6:	f002 fb85 	bl	80053e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200001f4 	.word	0x200001f4

08002ce4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
	return 1;
 8002ce8:	2301      	movs	r3, #1
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <_kill>:

int _kill(int pid, int sig)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002cfe:	f006 faa5 	bl	800924c <__errno>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2216      	movs	r2, #22
 8002d06:	601a      	str	r2, [r3, #0]
	return -1;
 8002d08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <_exit>:

void _exit (int status)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f7ff ffe7 	bl	8002cf4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d26:	e7fe      	b.n	8002d26 <_exit+0x12>

08002d28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	e00a      	b.n	8002d50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d3a:	f3af 8000 	nop.w
 8002d3e:	4601      	mov	r1, r0
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	60ba      	str	r2, [r7, #8]
 8002d46:	b2ca      	uxtb	r2, r1
 8002d48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	617b      	str	r3, [r7, #20]
 8002d50:	697a      	ldr	r2, [r7, #20]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	dbf0      	blt.n	8002d3a <_read+0x12>
	}

return len;
 8002d58:	687b      	ldr	r3, [r7, #4]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3718      	adds	r7, #24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b086      	sub	sp, #24
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	60f8      	str	r0, [r7, #12]
 8002d6a:	60b9      	str	r1, [r7, #8]
 8002d6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d6e:	2300      	movs	r3, #0
 8002d70:	617b      	str	r3, [r7, #20]
 8002d72:	e009      	b.n	8002d88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	1c5a      	adds	r2, r3, #1
 8002d78:	60ba      	str	r2, [r7, #8]
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	3301      	adds	r3, #1
 8002d86:	617b      	str	r3, [r7, #20]
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	dbf1      	blt.n	8002d74 <_write+0x12>
	}
	return len;
 8002d90:	687b      	ldr	r3, [r7, #4]
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <_close>:

int _close(int file)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
	return -1;
 8002da2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
 8002dba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002dc2:	605a      	str	r2, [r3, #4]
	return 0;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <_isatty>:

int _isatty(int file)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b083      	sub	sp, #12
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
	return 1;
 8002dda:	2301      	movs	r3, #1
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
	return 0;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e0c:	4a14      	ldr	r2, [pc, #80]	; (8002e60 <_sbrk+0x5c>)
 8002e0e:	4b15      	ldr	r3, [pc, #84]	; (8002e64 <_sbrk+0x60>)
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e18:	4b13      	ldr	r3, [pc, #76]	; (8002e68 <_sbrk+0x64>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d102      	bne.n	8002e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e20:	4b11      	ldr	r3, [pc, #68]	; (8002e68 <_sbrk+0x64>)
 8002e22:	4a12      	ldr	r2, [pc, #72]	; (8002e6c <_sbrk+0x68>)
 8002e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e26:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <_sbrk+0x64>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d207      	bcs.n	8002e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e34:	f006 fa0a 	bl	800924c <__errno>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	220c      	movs	r2, #12
 8002e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e42:	e009      	b.n	8002e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e44:	4b08      	ldr	r3, [pc, #32]	; (8002e68 <_sbrk+0x64>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e4a:	4b07      	ldr	r3, [pc, #28]	; (8002e68 <_sbrk+0x64>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	4a05      	ldr	r2, [pc, #20]	; (8002e68 <_sbrk+0x64>)
 8002e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e56:	68fb      	ldr	r3, [r7, #12]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3718      	adds	r7, #24
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20018000 	.word	0x20018000
 8002e64:	00000400 	.word	0x00000400
 8002e68:	20000240 	.word	0x20000240
 8002e6c:	20008ca8 	.word	0x20008ca8

08002e70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002e74:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <SystemInit+0x20>)
 8002e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e7a:	4a05      	ldr	r2, [pc, #20]	; (8002e90 <SystemInit+0x20>)
 8002e7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002e94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ecc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002e98:	f7ff ffea 	bl	8002e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e9c:	480c      	ldr	r0, [pc, #48]	; (8002ed0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e9e:	490d      	ldr	r1, [pc, #52]	; (8002ed4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ea0:	4a0d      	ldr	r2, [pc, #52]	; (8002ed8 <LoopForever+0xe>)
  movs r3, #0
 8002ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ea4:	e002      	b.n	8002eac <LoopCopyDataInit>

08002ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eaa:	3304      	adds	r3, #4

08002eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eb0:	d3f9      	bcc.n	8002ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eb2:	4a0a      	ldr	r2, [pc, #40]	; (8002edc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002eb4:	4c0a      	ldr	r4, [pc, #40]	; (8002ee0 <LoopForever+0x16>)
  movs r3, #0
 8002eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002eb8:	e001      	b.n	8002ebe <LoopFillZerobss>

08002eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ebc:	3204      	adds	r2, #4

08002ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ec0:	d3fb      	bcc.n	8002eba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ec2:	f006 fa37 	bl	8009334 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ec6:	f7fe faa9 	bl	800141c <main>

08002eca <LoopForever>:

LoopForever:
    b LoopForever
 8002eca:	e7fe      	b.n	8002eca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ecc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ed4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002ed8:	0800b7a0 	.word	0x0800b7a0
  ldr r2, =_sbss
 8002edc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002ee0:	20008ca8 	.word	0x20008ca8

08002ee4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ee4:	e7fe      	b.n	8002ee4 <ADC1_2_IRQHandler>
	...

08002ee8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ef2:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <HAL_Init+0x3c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a0b      	ldr	r2, [pc, #44]	; (8002f24 <HAL_Init+0x3c>)
 8002ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002efc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002efe:	2003      	movs	r0, #3
 8002f00:	f000 f8df 	bl	80030c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f04:	200f      	movs	r0, #15
 8002f06:	f7ff fe53 	bl	8002bb0 <HAL_InitTick>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002f10:	2301      	movs	r3, #1
 8002f12:	71fb      	strb	r3, [r7, #7]
 8002f14:	e001      	b.n	8002f1a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f16:	f7ff fd85 	bl	8002a24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f1a:	79fb      	ldrb	r3, [r7, #7]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	40022000 	.word	0x40022000

08002f28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002f2c:	4b06      	ldr	r3, [pc, #24]	; (8002f48 <HAL_IncTick+0x20>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	461a      	mov	r2, r3
 8002f32:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <HAL_IncTick+0x24>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4413      	add	r3, r2
 8002f38:	4a04      	ldr	r2, [pc, #16]	; (8002f4c <HAL_IncTick+0x24>)
 8002f3a:	6013      	str	r3, [r2, #0]
}
 8002f3c:	bf00      	nop
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20000008 	.word	0x20000008
 8002f4c:	20000244 	.word	0x20000244

08002f50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  return uwTick;
 8002f54:	4b03      	ldr	r3, [pc, #12]	; (8002f64 <HAL_GetTick+0x14>)
 8002f56:	681b      	ldr	r3, [r3, #0]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	20000244 	.word	0x20000244

08002f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f78:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <__NVIC_SetPriorityGrouping+0x44>)
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f84:	4013      	ands	r3, r2
 8002f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f9a:	4a04      	ldr	r2, [pc, #16]	; (8002fac <__NVIC_SetPriorityGrouping+0x44>)
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	60d3      	str	r3, [r2, #12]
}
 8002fa0:	bf00      	nop
 8002fa2:	3714      	adds	r7, #20
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	e000ed00 	.word	0xe000ed00

08002fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fb4:	4b04      	ldr	r3, [pc, #16]	; (8002fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	0a1b      	lsrs	r3, r3, #8
 8002fba:	f003 0307 	and.w	r3, r3, #7
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	e000ed00 	.word	0xe000ed00

08002fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	db0b      	blt.n	8002ff6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	f003 021f 	and.w	r2, r3, #31
 8002fe4:	4907      	ldr	r1, [pc, #28]	; (8003004 <__NVIC_EnableIRQ+0x38>)
 8002fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	2001      	movs	r0, #1
 8002fee:	fa00 f202 	lsl.w	r2, r0, r2
 8002ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	e000e100 	.word	0xe000e100

08003008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	4603      	mov	r3, r0
 8003010:	6039      	str	r1, [r7, #0]
 8003012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003018:	2b00      	cmp	r3, #0
 800301a:	db0a      	blt.n	8003032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	b2da      	uxtb	r2, r3
 8003020:	490c      	ldr	r1, [pc, #48]	; (8003054 <__NVIC_SetPriority+0x4c>)
 8003022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003026:	0112      	lsls	r2, r2, #4
 8003028:	b2d2      	uxtb	r2, r2
 800302a:	440b      	add	r3, r1
 800302c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003030:	e00a      	b.n	8003048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	b2da      	uxtb	r2, r3
 8003036:	4908      	ldr	r1, [pc, #32]	; (8003058 <__NVIC_SetPriority+0x50>)
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	f003 030f 	and.w	r3, r3, #15
 800303e:	3b04      	subs	r3, #4
 8003040:	0112      	lsls	r2, r2, #4
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	440b      	add	r3, r1
 8003046:	761a      	strb	r2, [r3, #24]
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	e000e100 	.word	0xe000e100
 8003058:	e000ed00 	.word	0xe000ed00

0800305c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800305c:	b480      	push	{r7}
 800305e:	b089      	sub	sp, #36	; 0x24
 8003060:	af00      	add	r7, sp, #0
 8003062:	60f8      	str	r0, [r7, #12]
 8003064:	60b9      	str	r1, [r7, #8]
 8003066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f003 0307 	and.w	r3, r3, #7
 800306e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	f1c3 0307 	rsb	r3, r3, #7
 8003076:	2b04      	cmp	r3, #4
 8003078:	bf28      	it	cs
 800307a:	2304      	movcs	r3, #4
 800307c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	3304      	adds	r3, #4
 8003082:	2b06      	cmp	r3, #6
 8003084:	d902      	bls.n	800308c <NVIC_EncodePriority+0x30>
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	3b03      	subs	r3, #3
 800308a:	e000      	b.n	800308e <NVIC_EncodePriority+0x32>
 800308c:	2300      	movs	r3, #0
 800308e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003090:	f04f 32ff 	mov.w	r2, #4294967295
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	fa02 f303 	lsl.w	r3, r2, r3
 800309a:	43da      	mvns	r2, r3
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	401a      	ands	r2, r3
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030a4:	f04f 31ff 	mov.w	r1, #4294967295
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	fa01 f303 	lsl.w	r3, r1, r3
 80030ae:	43d9      	mvns	r1, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b4:	4313      	orrs	r3, r2
         );
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3724      	adds	r7, #36	; 0x24
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr

080030c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b082      	sub	sp, #8
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030ca:	6878      	ldr	r0, [r7, #4]
 80030cc:	f7ff ff4c 	bl	8002f68 <__NVIC_SetPriorityGrouping>
}
 80030d0:	bf00      	nop
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	4603      	mov	r3, r0
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
 80030e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030e6:	2300      	movs	r3, #0
 80030e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030ea:	f7ff ff61 	bl	8002fb0 <__NVIC_GetPriorityGrouping>
 80030ee:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	68b9      	ldr	r1, [r7, #8]
 80030f4:	6978      	ldr	r0, [r7, #20]
 80030f6:	f7ff ffb1 	bl	800305c <NVIC_EncodePriority>
 80030fa:	4602      	mov	r2, r0
 80030fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003100:	4611      	mov	r1, r2
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff ff80 	bl	8003008 <__NVIC_SetPriority>
}
 8003108:	bf00      	nop
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff ff54 	bl	8002fcc <__NVIC_EnableIRQ>
}
 8003124:	bf00      	nop
 8003126:	3708      	adds	r7, #8
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800312c:	b480      	push	{r7}
 800312e:	b087      	sub	sp, #28
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003136:	2300      	movs	r3, #0
 8003138:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800313a:	e17f      	b.n	800343c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	2101      	movs	r1, #1
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	fa01 f303 	lsl.w	r3, r1, r3
 8003148:	4013      	ands	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b00      	cmp	r3, #0
 8003150:	f000 8171 	beq.w	8003436 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	2b01      	cmp	r3, #1
 800315e:	d005      	beq.n	800316c <HAL_GPIO_Init+0x40>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f003 0303 	and.w	r3, r3, #3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d130      	bne.n	80031ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	2203      	movs	r2, #3
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	43db      	mvns	r3, r3
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	4013      	ands	r3, r2
 8003182:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	68da      	ldr	r2, [r3, #12]
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	693a      	ldr	r2, [r7, #16]
 8003192:	4313      	orrs	r3, r2
 8003194:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80031a2:	2201      	movs	r2, #1
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	43db      	mvns	r3, r3
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	4013      	ands	r3, r2
 80031b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	f003 0201 	and.w	r2, r3, #1
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	2b03      	cmp	r3, #3
 80031d8:	d118      	bne.n	800320c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80031e0:	2201      	movs	r2, #1
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	4013      	ands	r3, r2
 80031ee:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	08db      	lsrs	r3, r3, #3
 80031f6:	f003 0201 	and.w	r2, r3, #1
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	4313      	orrs	r3, r2
 8003204:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f003 0303 	and.w	r3, r3, #3
 8003214:	2b03      	cmp	r3, #3
 8003216:	d017      	beq.n	8003248 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	005b      	lsls	r3, r3, #1
 8003222:	2203      	movs	r2, #3
 8003224:	fa02 f303 	lsl.w	r3, r2, r3
 8003228:	43db      	mvns	r3, r3
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	4013      	ands	r3, r2
 800322e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	693a      	ldr	r2, [r7, #16]
 800323e:	4313      	orrs	r3, r2
 8003240:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	693a      	ldr	r2, [r7, #16]
 8003246:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f003 0303 	and.w	r3, r3, #3
 8003250:	2b02      	cmp	r3, #2
 8003252:	d123      	bne.n	800329c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	08da      	lsrs	r2, r3, #3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3208      	adds	r2, #8
 800325c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003260:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	f003 0307 	and.w	r3, r3, #7
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	220f      	movs	r2, #15
 800326c:	fa02 f303 	lsl.w	r3, r2, r3
 8003270:	43db      	mvns	r3, r3
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	4013      	ands	r3, r2
 8003276:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	691a      	ldr	r2, [r3, #16]
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	f003 0307 	and.w	r3, r3, #7
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	fa02 f303 	lsl.w	r3, r2, r3
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4313      	orrs	r3, r2
 800328c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	08da      	lsrs	r2, r3, #3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3208      	adds	r2, #8
 8003296:	6939      	ldr	r1, [r7, #16]
 8003298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	2203      	movs	r2, #3
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	4013      	ands	r3, r2
 80032b2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f003 0203 	and.w	r2, r3, #3
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	fa02 f303 	lsl.w	r3, r2, r3
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80ac 	beq.w	8003436 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032de:	4b5f      	ldr	r3, [pc, #380]	; (800345c <HAL_GPIO_Init+0x330>)
 80032e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032e2:	4a5e      	ldr	r2, [pc, #376]	; (800345c <HAL_GPIO_Init+0x330>)
 80032e4:	f043 0301 	orr.w	r3, r3, #1
 80032e8:	6613      	str	r3, [r2, #96]	; 0x60
 80032ea:	4b5c      	ldr	r3, [pc, #368]	; (800345c <HAL_GPIO_Init+0x330>)
 80032ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	60bb      	str	r3, [r7, #8]
 80032f4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032f6:	4a5a      	ldr	r2, [pc, #360]	; (8003460 <HAL_GPIO_Init+0x334>)
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	089b      	lsrs	r3, r3, #2
 80032fc:	3302      	adds	r3, #2
 80032fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003302:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	220f      	movs	r2, #15
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43db      	mvns	r3, r3
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	4013      	ands	r3, r2
 8003318:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003320:	d025      	beq.n	800336e <HAL_GPIO_Init+0x242>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4f      	ldr	r2, [pc, #316]	; (8003464 <HAL_GPIO_Init+0x338>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d01f      	beq.n	800336a <HAL_GPIO_Init+0x23e>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a4e      	ldr	r2, [pc, #312]	; (8003468 <HAL_GPIO_Init+0x33c>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d019      	beq.n	8003366 <HAL_GPIO_Init+0x23a>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4d      	ldr	r2, [pc, #308]	; (800346c <HAL_GPIO_Init+0x340>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d013      	beq.n	8003362 <HAL_GPIO_Init+0x236>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4c      	ldr	r2, [pc, #304]	; (8003470 <HAL_GPIO_Init+0x344>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d00d      	beq.n	800335e <HAL_GPIO_Init+0x232>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a4b      	ldr	r2, [pc, #300]	; (8003474 <HAL_GPIO_Init+0x348>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d007      	beq.n	800335a <HAL_GPIO_Init+0x22e>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a4a      	ldr	r2, [pc, #296]	; (8003478 <HAL_GPIO_Init+0x34c>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d101      	bne.n	8003356 <HAL_GPIO_Init+0x22a>
 8003352:	2306      	movs	r3, #6
 8003354:	e00c      	b.n	8003370 <HAL_GPIO_Init+0x244>
 8003356:	2307      	movs	r3, #7
 8003358:	e00a      	b.n	8003370 <HAL_GPIO_Init+0x244>
 800335a:	2305      	movs	r3, #5
 800335c:	e008      	b.n	8003370 <HAL_GPIO_Init+0x244>
 800335e:	2304      	movs	r3, #4
 8003360:	e006      	b.n	8003370 <HAL_GPIO_Init+0x244>
 8003362:	2303      	movs	r3, #3
 8003364:	e004      	b.n	8003370 <HAL_GPIO_Init+0x244>
 8003366:	2302      	movs	r3, #2
 8003368:	e002      	b.n	8003370 <HAL_GPIO_Init+0x244>
 800336a:	2301      	movs	r3, #1
 800336c:	e000      	b.n	8003370 <HAL_GPIO_Init+0x244>
 800336e:	2300      	movs	r3, #0
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	f002 0203 	and.w	r2, r2, #3
 8003376:	0092      	lsls	r2, r2, #2
 8003378:	4093      	lsls	r3, r2
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	4313      	orrs	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003380:	4937      	ldr	r1, [pc, #220]	; (8003460 <HAL_GPIO_Init+0x334>)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	3302      	adds	r3, #2
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800338e:	4b3b      	ldr	r3, [pc, #236]	; (800347c <HAL_GPIO_Init+0x350>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	43db      	mvns	r3, r3
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4013      	ands	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d003      	beq.n	80033b2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80033b2:	4a32      	ldr	r2, [pc, #200]	; (800347c <HAL_GPIO_Init+0x350>)
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80033b8:	4b30      	ldr	r3, [pc, #192]	; (800347c <HAL_GPIO_Init+0x350>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	43db      	mvns	r3, r3
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4013      	ands	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80033d4:	693a      	ldr	r2, [r7, #16]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	4313      	orrs	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033dc:	4a27      	ldr	r2, [pc, #156]	; (800347c <HAL_GPIO_Init+0x350>)
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033e2:	4b26      	ldr	r3, [pc, #152]	; (800347c <HAL_GPIO_Init+0x350>)
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	43db      	mvns	r3, r3
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4013      	ands	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003406:	4a1d      	ldr	r2, [pc, #116]	; (800347c <HAL_GPIO_Init+0x350>)
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800340c:	4b1b      	ldr	r3, [pc, #108]	; (800347c <HAL_GPIO_Init+0x350>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	43db      	mvns	r3, r3
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4013      	ands	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003430:	4a12      	ldr	r2, [pc, #72]	; (800347c <HAL_GPIO_Init+0x350>)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	3301      	adds	r3, #1
 800343a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	fa22 f303 	lsr.w	r3, r2, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	f47f ae78 	bne.w	800313c <HAL_GPIO_Init+0x10>
  }
}
 800344c:	bf00      	nop
 800344e:	bf00      	nop
 8003450:	371c      	adds	r7, #28
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40021000 	.word	0x40021000
 8003460:	40010000 	.word	0x40010000
 8003464:	48000400 	.word	0x48000400
 8003468:	48000800 	.word	0x48000800
 800346c:	48000c00 	.word	0x48000c00
 8003470:	48001000 	.word	0x48001000
 8003474:	48001400 	.word	0x48001400
 8003478:	48001800 	.word	0x48001800
 800347c:	40010400 	.word	0x40010400

08003480 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	460b      	mov	r3, r1
 800348a:	807b      	strh	r3, [r7, #2]
 800348c:	4613      	mov	r3, r2
 800348e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003490:	787b      	ldrb	r3, [r7, #1]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003496:	887a      	ldrh	r2, [r7, #2]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800349c:	e002      	b.n	80034a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800349e:	887a      	ldrh	r2, [r7, #2]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80034b4:	4b04      	ldr	r3, [pc, #16]	; (80034c8 <HAL_PWREx_GetVoltageRange+0x18>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80034bc:	4618      	mov	r0, r3
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	40007000 	.word	0x40007000

080034cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034da:	d130      	bne.n	800353e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80034dc:	4b23      	ldr	r3, [pc, #140]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80034e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034e8:	d038      	beq.n	800355c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034ea:	4b20      	ldr	r3, [pc, #128]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80034f2:	4a1e      	ldr	r2, [pc, #120]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034f8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034fa:	4b1d      	ldr	r3, [pc, #116]	; (8003570 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2232      	movs	r2, #50	; 0x32
 8003500:	fb02 f303 	mul.w	r3, r2, r3
 8003504:	4a1b      	ldr	r2, [pc, #108]	; (8003574 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003506:	fba2 2303 	umull	r2, r3, r2, r3
 800350a:	0c9b      	lsrs	r3, r3, #18
 800350c:	3301      	adds	r3, #1
 800350e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003510:	e002      	b.n	8003518 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	3b01      	subs	r3, #1
 8003516:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003518:	4b14      	ldr	r3, [pc, #80]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800351a:	695b      	ldr	r3, [r3, #20]
 800351c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003524:	d102      	bne.n	800352c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1f2      	bne.n	8003512 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800352c:	4b0f      	ldr	r3, [pc, #60]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003534:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003538:	d110      	bne.n	800355c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e00f      	b.n	800355e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800353e:	4b0b      	ldr	r3, [pc, #44]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003546:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800354a:	d007      	beq.n	800355c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800354c:	4b07      	ldr	r3, [pc, #28]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003554:	4a05      	ldr	r2, [pc, #20]	; (800356c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003556:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800355a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40007000 	.word	0x40007000
 8003570:	20000000 	.word	0x20000000
 8003574:	431bde83 	.word	0x431bde83

08003578 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b088      	sub	sp, #32
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e3ca      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800358a:	4b97      	ldr	r3, [pc, #604]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 030c 	and.w	r3, r3, #12
 8003592:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003594:	4b94      	ldr	r3, [pc, #592]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f003 0303 	and.w	r3, r3, #3
 800359c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0310 	and.w	r3, r3, #16
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f000 80e4 	beq.w	8003774 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d007      	beq.n	80035c2 <HAL_RCC_OscConfig+0x4a>
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	2b0c      	cmp	r3, #12
 80035b6:	f040 808b 	bne.w	80036d0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	f040 8087 	bne.w	80036d0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80035c2:	4b89      	ldr	r3, [pc, #548]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_RCC_OscConfig+0x62>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e3a2      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1a      	ldr	r2, [r3, #32]
 80035de:	4b82      	ldr	r3, [pc, #520]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d004      	beq.n	80035f4 <HAL_RCC_OscConfig+0x7c>
 80035ea:	4b7f      	ldr	r3, [pc, #508]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035f2:	e005      	b.n	8003600 <HAL_RCC_OscConfig+0x88>
 80035f4:	4b7c      	ldr	r3, [pc, #496]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80035f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035fa:	091b      	lsrs	r3, r3, #4
 80035fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003600:	4293      	cmp	r3, r2
 8003602:	d223      	bcs.n	800364c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	4618      	mov	r0, r3
 800360a:	f000 fd87 	bl	800411c <RCC_SetFlashLatencyFromMSIRange>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e383      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003618:	4b73      	ldr	r3, [pc, #460]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a72      	ldr	r2, [pc, #456]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800361e:	f043 0308 	orr.w	r3, r3, #8
 8003622:	6013      	str	r3, [r2, #0]
 8003624:	4b70      	ldr	r3, [pc, #448]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a1b      	ldr	r3, [r3, #32]
 8003630:	496d      	ldr	r1, [pc, #436]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003632:	4313      	orrs	r3, r2
 8003634:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003636:	4b6c      	ldr	r3, [pc, #432]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	69db      	ldr	r3, [r3, #28]
 8003642:	021b      	lsls	r3, r3, #8
 8003644:	4968      	ldr	r1, [pc, #416]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003646:	4313      	orrs	r3, r2
 8003648:	604b      	str	r3, [r1, #4]
 800364a:	e025      	b.n	8003698 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800364c:	4b66      	ldr	r3, [pc, #408]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a65      	ldr	r2, [pc, #404]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003652:	f043 0308 	orr.w	r3, r3, #8
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	4b63      	ldr	r3, [pc, #396]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	4960      	ldr	r1, [pc, #384]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003666:	4313      	orrs	r3, r2
 8003668:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800366a:	4b5f      	ldr	r3, [pc, #380]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	495b      	ldr	r1, [pc, #364]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800367a:	4313      	orrs	r3, r2
 800367c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800367e:	69bb      	ldr	r3, [r7, #24]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d109      	bne.n	8003698 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	4618      	mov	r0, r3
 800368a:	f000 fd47 	bl	800411c <RCC_SetFlashLatencyFromMSIRange>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e343      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003698:	f000 fc4a 	bl	8003f30 <HAL_RCC_GetSysClockFreq>
 800369c:	4602      	mov	r2, r0
 800369e:	4b52      	ldr	r3, [pc, #328]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	091b      	lsrs	r3, r3, #4
 80036a4:	f003 030f 	and.w	r3, r3, #15
 80036a8:	4950      	ldr	r1, [pc, #320]	; (80037ec <HAL_RCC_OscConfig+0x274>)
 80036aa:	5ccb      	ldrb	r3, [r1, r3]
 80036ac:	f003 031f 	and.w	r3, r3, #31
 80036b0:	fa22 f303 	lsr.w	r3, r2, r3
 80036b4:	4a4e      	ldr	r2, [pc, #312]	; (80037f0 <HAL_RCC_OscConfig+0x278>)
 80036b6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036b8:	4b4e      	ldr	r3, [pc, #312]	; (80037f4 <HAL_RCC_OscConfig+0x27c>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff fa77 	bl	8002bb0 <HAL_InitTick>
 80036c2:	4603      	mov	r3, r0
 80036c4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d052      	beq.n	8003772 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80036cc:	7bfb      	ldrb	r3, [r7, #15]
 80036ce:	e327      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d032      	beq.n	800373e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036d8:	4b43      	ldr	r3, [pc, #268]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a42      	ldr	r2, [pc, #264]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80036de:	f043 0301 	orr.w	r3, r3, #1
 80036e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036e4:	f7ff fc34 	bl	8002f50 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036ec:	f7ff fc30 	bl	8002f50 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e310      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036fe:	4b3a      	ldr	r3, [pc, #232]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800370a:	4b37      	ldr	r3, [pc, #220]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a36      	ldr	r2, [pc, #216]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003710:	f043 0308 	orr.w	r3, r3, #8
 8003714:	6013      	str	r3, [r2, #0]
 8003716:	4b34      	ldr	r3, [pc, #208]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	4931      	ldr	r1, [pc, #196]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003724:	4313      	orrs	r3, r2
 8003726:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003728:	4b2f      	ldr	r3, [pc, #188]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	021b      	lsls	r3, r3, #8
 8003736:	492c      	ldr	r1, [pc, #176]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003738:	4313      	orrs	r3, r2
 800373a:	604b      	str	r3, [r1, #4]
 800373c:	e01a      	b.n	8003774 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800373e:	4b2a      	ldr	r3, [pc, #168]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a29      	ldr	r2, [pc, #164]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003744:	f023 0301 	bic.w	r3, r3, #1
 8003748:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800374a:	f7ff fc01 	bl	8002f50 <HAL_GetTick>
 800374e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003750:	e008      	b.n	8003764 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003752:	f7ff fbfd 	bl	8002f50 <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d901      	bls.n	8003764 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e2dd      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003764:	4b20      	ldr	r3, [pc, #128]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1f0      	bne.n	8003752 <HAL_RCC_OscConfig+0x1da>
 8003770:	e000      	b.n	8003774 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003772:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b00      	cmp	r3, #0
 800377e:	d074      	beq.n	800386a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	2b08      	cmp	r3, #8
 8003784:	d005      	beq.n	8003792 <HAL_RCC_OscConfig+0x21a>
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	2b0c      	cmp	r3, #12
 800378a:	d10e      	bne.n	80037aa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	2b03      	cmp	r3, #3
 8003790:	d10b      	bne.n	80037aa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003792:	4b15      	ldr	r3, [pc, #84]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d064      	beq.n	8003868 <HAL_RCC_OscConfig+0x2f0>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d160      	bne.n	8003868 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e2ba      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b2:	d106      	bne.n	80037c2 <HAL_RCC_OscConfig+0x24a>
 80037b4:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a0b      	ldr	r2, [pc, #44]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80037ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037be:	6013      	str	r3, [r2, #0]
 80037c0:	e026      	b.n	8003810 <HAL_RCC_OscConfig+0x298>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037ca:	d115      	bne.n	80037f8 <HAL_RCC_OscConfig+0x280>
 80037cc:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a05      	ldr	r2, [pc, #20]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80037d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80037d6:	6013      	str	r3, [r2, #0]
 80037d8:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a02      	ldr	r2, [pc, #8]	; (80037e8 <HAL_RCC_OscConfig+0x270>)
 80037de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e2:	6013      	str	r3, [r2, #0]
 80037e4:	e014      	b.n	8003810 <HAL_RCC_OscConfig+0x298>
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	0800b5d0 	.word	0x0800b5d0
 80037f0:	20000000 	.word	0x20000000
 80037f4:	20000004 	.word	0x20000004
 80037f8:	4ba0      	ldr	r3, [pc, #640]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a9f      	ldr	r2, [pc, #636]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80037fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003802:	6013      	str	r3, [r2, #0]
 8003804:	4b9d      	ldr	r3, [pc, #628]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a9c      	ldr	r2, [pc, #624]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 800380a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800380e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d013      	beq.n	8003840 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003818:	f7ff fb9a 	bl	8002f50 <HAL_GetTick>
 800381c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800381e:	e008      	b.n	8003832 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003820:	f7ff fb96 	bl	8002f50 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b64      	cmp	r3, #100	; 0x64
 800382c:	d901      	bls.n	8003832 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e276      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003832:	4b92      	ldr	r3, [pc, #584]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d0f0      	beq.n	8003820 <HAL_RCC_OscConfig+0x2a8>
 800383e:	e014      	b.n	800386a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003840:	f7ff fb86 	bl	8002f50 <HAL_GetTick>
 8003844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003846:	e008      	b.n	800385a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003848:	f7ff fb82 	bl	8002f50 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b64      	cmp	r3, #100	; 0x64
 8003854:	d901      	bls.n	800385a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	e262      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800385a:	4b88      	ldr	r3, [pc, #544]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1f0      	bne.n	8003848 <HAL_RCC_OscConfig+0x2d0>
 8003866:	e000      	b.n	800386a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d060      	beq.n	8003938 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	2b04      	cmp	r3, #4
 800387a:	d005      	beq.n	8003888 <HAL_RCC_OscConfig+0x310>
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b0c      	cmp	r3, #12
 8003880:	d119      	bne.n	80038b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d116      	bne.n	80038b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003888:	4b7c      	ldr	r3, [pc, #496]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003890:	2b00      	cmp	r3, #0
 8003892:	d005      	beq.n	80038a0 <HAL_RCC_OscConfig+0x328>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d101      	bne.n	80038a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e23f      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038a0:	4b76      	ldr	r3, [pc, #472]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	061b      	lsls	r3, r3, #24
 80038ae:	4973      	ldr	r1, [pc, #460]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038b4:	e040      	b.n	8003938 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d023      	beq.n	8003906 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038be:	4b6f      	ldr	r3, [pc, #444]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a6e      	ldr	r2, [pc, #440]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80038c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ca:	f7ff fb41 	bl	8002f50 <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038d0:	e008      	b.n	80038e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038d2:	f7ff fb3d 	bl	8002f50 <HAL_GetTick>
 80038d6:	4602      	mov	r2, r0
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	1ad3      	subs	r3, r2, r3
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d901      	bls.n	80038e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80038e0:	2303      	movs	r3, #3
 80038e2:	e21d      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038e4:	4b65      	ldr	r3, [pc, #404]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0f0      	beq.n	80038d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038f0:	4b62      	ldr	r3, [pc, #392]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	061b      	lsls	r3, r3, #24
 80038fe:	495f      	ldr	r1, [pc, #380]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003900:	4313      	orrs	r3, r2
 8003902:	604b      	str	r3, [r1, #4]
 8003904:	e018      	b.n	8003938 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003906:	4b5d      	ldr	r3, [pc, #372]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a5c      	ldr	r2, [pc, #368]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 800390c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003910:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003912:	f7ff fb1d 	bl	8002f50 <HAL_GetTick>
 8003916:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003918:	e008      	b.n	800392c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800391a:	f7ff fb19 	bl	8002f50 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e1f9      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800392c:	4b53      	ldr	r3, [pc, #332]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1f0      	bne.n	800391a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0308 	and.w	r3, r3, #8
 8003940:	2b00      	cmp	r3, #0
 8003942:	d03c      	beq.n	80039be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d01c      	beq.n	8003986 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800394c:	4b4b      	ldr	r3, [pc, #300]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 800394e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003952:	4a4a      	ldr	r2, [pc, #296]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800395c:	f7ff faf8 	bl	8002f50 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003964:	f7ff faf4 	bl	8002f50 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e1d4      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003976:	4b41      	ldr	r3, [pc, #260]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003978:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0ef      	beq.n	8003964 <HAL_RCC_OscConfig+0x3ec>
 8003984:	e01b      	b.n	80039be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003986:	4b3d      	ldr	r3, [pc, #244]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003988:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800398c:	4a3b      	ldr	r2, [pc, #236]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 800398e:	f023 0301 	bic.w	r3, r3, #1
 8003992:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003996:	f7ff fadb 	bl	8002f50 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800399c:	e008      	b.n	80039b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800399e:	f7ff fad7 	bl	8002f50 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d901      	bls.n	80039b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e1b7      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80039b0:	4b32      	ldr	r3, [pc, #200]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80039b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d1ef      	bne.n	800399e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0304 	and.w	r3, r3, #4
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f000 80a6 	beq.w	8003b18 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039cc:	2300      	movs	r3, #0
 80039ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80039d0:	4b2a      	ldr	r3, [pc, #168]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80039d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d10d      	bne.n	80039f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039dc:	4b27      	ldr	r3, [pc, #156]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80039de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e0:	4a26      	ldr	r2, [pc, #152]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80039e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039e6:	6593      	str	r3, [r2, #88]	; 0x58
 80039e8:	4b24      	ldr	r3, [pc, #144]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 80039ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039f0:	60bb      	str	r3, [r7, #8]
 80039f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039f4:	2301      	movs	r3, #1
 80039f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039f8:	4b21      	ldr	r3, [pc, #132]	; (8003a80 <HAL_RCC_OscConfig+0x508>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d118      	bne.n	8003a36 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a04:	4b1e      	ldr	r3, [pc, #120]	; (8003a80 <HAL_RCC_OscConfig+0x508>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a1d      	ldr	r2, [pc, #116]	; (8003a80 <HAL_RCC_OscConfig+0x508>)
 8003a0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a10:	f7ff fa9e 	bl	8002f50 <HAL_GetTick>
 8003a14:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a16:	e008      	b.n	8003a2a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a18:	f7ff fa9a 	bl	8002f50 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d901      	bls.n	8003a2a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e17a      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a2a:	4b15      	ldr	r3, [pc, #84]	; (8003a80 <HAL_RCC_OscConfig+0x508>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f0      	beq.n	8003a18 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d108      	bne.n	8003a50 <HAL_RCC_OscConfig+0x4d8>
 8003a3e:	4b0f      	ldr	r3, [pc, #60]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a44:	4a0d      	ldr	r2, [pc, #52]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003a46:	f043 0301 	orr.w	r3, r3, #1
 8003a4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a4e:	e029      	b.n	8003aa4 <HAL_RCC_OscConfig+0x52c>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	2b05      	cmp	r3, #5
 8003a56:	d115      	bne.n	8003a84 <HAL_RCC_OscConfig+0x50c>
 8003a58:	4b08      	ldr	r3, [pc, #32]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a5e:	4a07      	ldr	r2, [pc, #28]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003a60:	f043 0304 	orr.w	r3, r3, #4
 8003a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a68:	4b04      	ldr	r3, [pc, #16]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a6e:	4a03      	ldr	r2, [pc, #12]	; (8003a7c <HAL_RCC_OscConfig+0x504>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a78:	e014      	b.n	8003aa4 <HAL_RCC_OscConfig+0x52c>
 8003a7a:	bf00      	nop
 8003a7c:	40021000 	.word	0x40021000
 8003a80:	40007000 	.word	0x40007000
 8003a84:	4b9c      	ldr	r3, [pc, #624]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a8a:	4a9b      	ldr	r2, [pc, #620]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003a8c:	f023 0301 	bic.w	r3, r3, #1
 8003a90:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003a94:	4b98      	ldr	r3, [pc, #608]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a9a:	4a97      	ldr	r2, [pc, #604]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003a9c:	f023 0304 	bic.w	r3, r3, #4
 8003aa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d016      	beq.n	8003ada <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aac:	f7ff fa50 	bl	8002f50 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ab2:	e00a      	b.n	8003aca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab4:	f7ff fa4c 	bl	8002f50 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e12a      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aca:	4b8b      	ldr	r3, [pc, #556]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d0ed      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x53c>
 8003ad8:	e015      	b.n	8003b06 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ada:	f7ff fa39 	bl	8002f50 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ae0:	e00a      	b.n	8003af8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ae2:	f7ff fa35 	bl	8002f50 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e113      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003af8:	4b7f      	ldr	r3, [pc, #508]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1ed      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b06:	7ffb      	ldrb	r3, [r7, #31]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d105      	bne.n	8003b18 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b0c:	4b7a      	ldr	r3, [pc, #488]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b10:	4a79      	ldr	r2, [pc, #484]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003b12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b16:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 80fe 	beq.w	8003d1e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	f040 80d0 	bne.w	8003ccc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b2c:	4b72      	ldr	r3, [pc, #456]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f003 0203 	and.w	r2, r3, #3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d130      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d127      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b5c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d11f      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b6c:	2a07      	cmp	r2, #7
 8003b6e:	bf14      	ite	ne
 8003b70:	2201      	movne	r2, #1
 8003b72:	2200      	moveq	r2, #0
 8003b74:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d113      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b84:	085b      	lsrs	r3, r3, #1
 8003b86:	3b01      	subs	r3, #1
 8003b88:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d109      	bne.n	8003ba2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b98:	085b      	lsrs	r3, r3, #1
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d06e      	beq.n	8003c80 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ba2:	69bb      	ldr	r3, [r7, #24]
 8003ba4:	2b0c      	cmp	r3, #12
 8003ba6:	d069      	beq.n	8003c7c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ba8:	4b53      	ldr	r3, [pc, #332]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d105      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003bb4:	4b50      	ldr	r3, [pc, #320]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d001      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e0ad      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003bc4:	4b4c      	ldr	r3, [pc, #304]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a4b      	ldr	r2, [pc, #300]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003bca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bce:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003bd0:	f7ff f9be 	bl	8002f50 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bd6:	e008      	b.n	8003bea <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd8:	f7ff f9ba 	bl	8002f50 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d901      	bls.n	8003bea <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e09a      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bea:	4b43      	ldr	r3, [pc, #268]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1f0      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bf6:	4b40      	ldr	r3, [pc, #256]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003bf8:	68da      	ldr	r2, [r3, #12]
 8003bfa:	4b40      	ldr	r3, [pc, #256]	; (8003cfc <HAL_RCC_OscConfig+0x784>)
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003c06:	3a01      	subs	r2, #1
 8003c08:	0112      	lsls	r2, r2, #4
 8003c0a:	4311      	orrs	r1, r2
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003c10:	0212      	lsls	r2, r2, #8
 8003c12:	4311      	orrs	r1, r2
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c18:	0852      	lsrs	r2, r2, #1
 8003c1a:	3a01      	subs	r2, #1
 8003c1c:	0552      	lsls	r2, r2, #21
 8003c1e:	4311      	orrs	r1, r2
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c24:	0852      	lsrs	r2, r2, #1
 8003c26:	3a01      	subs	r2, #1
 8003c28:	0652      	lsls	r2, r2, #25
 8003c2a:	4311      	orrs	r1, r2
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c30:	0912      	lsrs	r2, r2, #4
 8003c32:	0452      	lsls	r2, r2, #17
 8003c34:	430a      	orrs	r2, r1
 8003c36:	4930      	ldr	r1, [pc, #192]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003c3c:	4b2e      	ldr	r3, [pc, #184]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a2d      	ldr	r2, [pc, #180]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c46:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c48:	4b2b      	ldr	r3, [pc, #172]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	4a2a      	ldr	r2, [pc, #168]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c52:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c54:	f7ff f97c 	bl	8002f50 <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5c:	f7ff f978 	bl	8002f50 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e058      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c6e:	4b22      	ldr	r3, [pc, #136]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0f0      	beq.n	8003c5c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c7a:	e050      	b.n	8003d1e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e04f      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c80:	4b1d      	ldr	r3, [pc, #116]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d148      	bne.n	8003d1e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003c8c:	4b1a      	ldr	r3, [pc, #104]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a19      	ldr	r2, [pc, #100]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c96:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c98:	4b17      	ldr	r3, [pc, #92]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	4a16      	ldr	r2, [pc, #88]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003c9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ca2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ca4:	f7ff f954 	bl	8002f50 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cac:	f7ff f950 	bl	8002f50 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e030      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cbe:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d0f0      	beq.n	8003cac <HAL_RCC_OscConfig+0x734>
 8003cca:	e028      	b.n	8003d1e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	2b0c      	cmp	r3, #12
 8003cd0:	d023      	beq.n	8003d1a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a08      	ldr	r2, [pc, #32]	; (8003cf8 <HAL_RCC_OscConfig+0x780>)
 8003cd8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cde:	f7ff f937 	bl	8002f50 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce4:	e00c      	b.n	8003d00 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce6:	f7ff f933 	bl	8002f50 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d905      	bls.n	8003d00 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e013      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d00:	4b09      	ldr	r3, [pc, #36]	; (8003d28 <HAL_RCC_OscConfig+0x7b0>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1ec      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003d0c:	4b06      	ldr	r3, [pc, #24]	; (8003d28 <HAL_RCC_OscConfig+0x7b0>)
 8003d0e:	68da      	ldr	r2, [r3, #12]
 8003d10:	4905      	ldr	r1, [pc, #20]	; (8003d28 <HAL_RCC_OscConfig+0x7b0>)
 8003d12:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_RCC_OscConfig+0x7b4>)
 8003d14:	4013      	ands	r3, r2
 8003d16:	60cb      	str	r3, [r1, #12]
 8003d18:	e001      	b.n	8003d1e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e000      	b.n	8003d20 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3720      	adds	r7, #32
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	feeefffc 	.word	0xfeeefffc

08003d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e0e7      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d44:	4b75      	ldr	r3, [pc, #468]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f003 0307 	and.w	r3, r3, #7
 8003d4c:	683a      	ldr	r2, [r7, #0]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d910      	bls.n	8003d74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d52:	4b72      	ldr	r3, [pc, #456]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f023 0207 	bic.w	r2, r3, #7
 8003d5a:	4970      	ldr	r1, [pc, #448]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d62:	4b6e      	ldr	r3, [pc, #440]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d001      	beq.n	8003d74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0cf      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0302 	and.w	r3, r3, #2
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d010      	beq.n	8003da2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689a      	ldr	r2, [r3, #8]
 8003d84:	4b66      	ldr	r3, [pc, #408]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d908      	bls.n	8003da2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d90:	4b63      	ldr	r3, [pc, #396]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	4960      	ldr	r1, [pc, #384]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d04c      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003db6:	4b5a      	ldr	r3, [pc, #360]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d121      	bne.n	8003e06 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e0a6      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d107      	bne.n	8003dde <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dce:	4b54      	ldr	r3, [pc, #336]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d115      	bne.n	8003e06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e09a      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d107      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003de6:	4b4e      	ldr	r3, [pc, #312]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d109      	bne.n	8003e06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e08e      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003df6:	4b4a      	ldr	r3, [pc, #296]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e086      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e06:	4b46      	ldr	r3, [pc, #280]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f023 0203 	bic.w	r2, r3, #3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	4943      	ldr	r1, [pc, #268]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e18:	f7ff f89a 	bl	8002f50 <HAL_GetTick>
 8003e1c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e1e:	e00a      	b.n	8003e36 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e20:	f7ff f896 	bl	8002f50 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e06e      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e36:	4b3a      	ldr	r3, [pc, #232]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f003 020c 	and.w	r2, r3, #12
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d1eb      	bne.n	8003e20 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d010      	beq.n	8003e76 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	4b31      	ldr	r3, [pc, #196]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d208      	bcs.n	8003e76 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e64:	4b2e      	ldr	r3, [pc, #184]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	492b      	ldr	r1, [pc, #172]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e76:	4b29      	ldr	r3, [pc, #164]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d210      	bcs.n	8003ea6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e84:	4b25      	ldr	r3, [pc, #148]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f023 0207 	bic.w	r2, r3, #7
 8003e8c:	4923      	ldr	r1, [pc, #140]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e94:	4b21      	ldr	r3, [pc, #132]	; (8003f1c <HAL_RCC_ClockConfig+0x1ec>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	683a      	ldr	r2, [r7, #0]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d001      	beq.n	8003ea6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e036      	b.n	8003f14 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0304 	and.w	r3, r3, #4
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d008      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eb2:	4b1b      	ldr	r3, [pc, #108]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	4918      	ldr	r1, [pc, #96]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d009      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ed0:	4b13      	ldr	r3, [pc, #76]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	4910      	ldr	r1, [pc, #64]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ee4:	f000 f824 	bl	8003f30 <HAL_RCC_GetSysClockFreq>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	4b0d      	ldr	r3, [pc, #52]	; (8003f20 <HAL_RCC_ClockConfig+0x1f0>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	091b      	lsrs	r3, r3, #4
 8003ef0:	f003 030f 	and.w	r3, r3, #15
 8003ef4:	490b      	ldr	r1, [pc, #44]	; (8003f24 <HAL_RCC_ClockConfig+0x1f4>)
 8003ef6:	5ccb      	ldrb	r3, [r1, r3]
 8003ef8:	f003 031f 	and.w	r3, r3, #31
 8003efc:	fa22 f303 	lsr.w	r3, r2, r3
 8003f00:	4a09      	ldr	r2, [pc, #36]	; (8003f28 <HAL_RCC_ClockConfig+0x1f8>)
 8003f02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f04:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <HAL_RCC_ClockConfig+0x1fc>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	f7fe fe51 	bl	8002bb0 <HAL_InitTick>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	72fb      	strb	r3, [r7, #11]

  return status;
 8003f12:	7afb      	ldrb	r3, [r7, #11]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40022000 	.word	0x40022000
 8003f20:	40021000 	.word	0x40021000
 8003f24:	0800b5d0 	.word	0x0800b5d0
 8003f28:	20000000 	.word	0x20000000
 8003f2c:	20000004 	.word	0x20000004

08003f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b089      	sub	sp, #36	; 0x24
 8003f34:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f36:	2300      	movs	r3, #0
 8003f38:	61fb      	str	r3, [r7, #28]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f3e:	4b3e      	ldr	r3, [pc, #248]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 030c 	and.w	r3, r3, #12
 8003f46:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f48:	4b3b      	ldr	r3, [pc, #236]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f003 0303 	and.w	r3, r3, #3
 8003f50:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_RCC_GetSysClockFreq+0x34>
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	2b0c      	cmp	r3, #12
 8003f5c:	d121      	bne.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d11e      	bne.n	8003fa2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f64:	4b34      	ldr	r3, [pc, #208]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0308 	and.w	r3, r3, #8
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d107      	bne.n	8003f80 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f70:	4b31      	ldr	r3, [pc, #196]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f76:	0a1b      	lsrs	r3, r3, #8
 8003f78:	f003 030f 	and.w	r3, r3, #15
 8003f7c:	61fb      	str	r3, [r7, #28]
 8003f7e:	e005      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f80:	4b2d      	ldr	r3, [pc, #180]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	091b      	lsrs	r3, r3, #4
 8003f86:	f003 030f 	and.w	r3, r3, #15
 8003f8a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003f8c:	4a2b      	ldr	r2, [pc, #172]	; (800403c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f94:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10d      	bne.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fa0:	e00a      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	2b04      	cmp	r3, #4
 8003fa6:	d102      	bne.n	8003fae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fa8:	4b25      	ldr	r3, [pc, #148]	; (8004040 <HAL_RCC_GetSysClockFreq+0x110>)
 8003faa:	61bb      	str	r3, [r7, #24]
 8003fac:	e004      	b.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2b08      	cmp	r3, #8
 8003fb2:	d101      	bne.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fb4:	4b23      	ldr	r3, [pc, #140]	; (8004044 <HAL_RCC_GetSysClockFreq+0x114>)
 8003fb6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	2b0c      	cmp	r3, #12
 8003fbc:	d134      	bne.n	8004028 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fbe:	4b1e      	ldr	r3, [pc, #120]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d003      	beq.n	8003fd6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	2b03      	cmp	r3, #3
 8003fd2:	d003      	beq.n	8003fdc <HAL_RCC_GetSysClockFreq+0xac>
 8003fd4:	e005      	b.n	8003fe2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003fd6:	4b1a      	ldr	r3, [pc, #104]	; (8004040 <HAL_RCC_GetSysClockFreq+0x110>)
 8003fd8:	617b      	str	r3, [r7, #20]
      break;
 8003fda:	e005      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003fdc:	4b19      	ldr	r3, [pc, #100]	; (8004044 <HAL_RCC_GetSysClockFreq+0x114>)
 8003fde:	617b      	str	r3, [r7, #20]
      break;
 8003fe0:	e002      	b.n	8003fe8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	617b      	str	r3, [r7, #20]
      break;
 8003fe6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fe8:	4b13      	ldr	r3, [pc, #76]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	091b      	lsrs	r3, r3, #4
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	3301      	adds	r3, #1
 8003ff4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ff6:	4b10      	ldr	r3, [pc, #64]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	0a1b      	lsrs	r3, r3, #8
 8003ffc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004000:	697a      	ldr	r2, [r7, #20]
 8004002:	fb03 f202 	mul.w	r2, r3, r2
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	fbb2 f3f3 	udiv	r3, r2, r3
 800400c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800400e:	4b0a      	ldr	r3, [pc, #40]	; (8004038 <HAL_RCC_GetSysClockFreq+0x108>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	0e5b      	lsrs	r3, r3, #25
 8004014:	f003 0303 	and.w	r3, r3, #3
 8004018:	3301      	adds	r3, #1
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	fbb2 f3f3 	udiv	r3, r2, r3
 8004026:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004028:	69bb      	ldr	r3, [r7, #24]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3724      	adds	r7, #36	; 0x24
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40021000 	.word	0x40021000
 800403c:	0800b5e8 	.word	0x0800b5e8
 8004040:	00f42400 	.word	0x00f42400
 8004044:	007a1200 	.word	0x007a1200

08004048 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004048:	b480      	push	{r7}
 800404a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800404c:	4b03      	ldr	r3, [pc, #12]	; (800405c <HAL_RCC_GetHCLKFreq+0x14>)
 800404e:	681b      	ldr	r3, [r3, #0]
}
 8004050:	4618      	mov	r0, r3
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	20000000 	.word	0x20000000

08004060 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004064:	f7ff fff0 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 8004068:	4602      	mov	r2, r0
 800406a:	4b06      	ldr	r3, [pc, #24]	; (8004084 <HAL_RCC_GetPCLK1Freq+0x24>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	0a1b      	lsrs	r3, r3, #8
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	4904      	ldr	r1, [pc, #16]	; (8004088 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004076:	5ccb      	ldrb	r3, [r1, r3]
 8004078:	f003 031f 	and.w	r3, r3, #31
 800407c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004080:	4618      	mov	r0, r3
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40021000 	.word	0x40021000
 8004088:	0800b5e0 	.word	0x0800b5e0

0800408c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004090:	f7ff ffda 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 8004094:	4602      	mov	r2, r0
 8004096:	4b06      	ldr	r3, [pc, #24]	; (80040b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	0adb      	lsrs	r3, r3, #11
 800409c:	f003 0307 	and.w	r3, r3, #7
 80040a0:	4904      	ldr	r1, [pc, #16]	; (80040b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040a2:	5ccb      	ldrb	r3, [r1, r3]
 80040a4:	f003 031f 	and.w	r3, r3, #31
 80040a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	40021000 	.word	0x40021000
 80040b4:	0800b5e0 	.word	0x0800b5e0

080040b8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
 80040c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	220f      	movs	r2, #15
 80040c6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80040c8:	4b12      	ldr	r3, [pc, #72]	; (8004114 <HAL_RCC_GetClockConfig+0x5c>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f003 0203 	and.w	r2, r3, #3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80040d4:	4b0f      	ldr	r3, [pc, #60]	; (8004114 <HAL_RCC_GetClockConfig+0x5c>)
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80040e0:	4b0c      	ldr	r3, [pc, #48]	; (8004114 <HAL_RCC_GetClockConfig+0x5c>)
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80040ec:	4b09      	ldr	r3, [pc, #36]	; (8004114 <HAL_RCC_GetClockConfig+0x5c>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	08db      	lsrs	r3, r3, #3
 80040f2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80040fa:	4b07      	ldr	r3, [pc, #28]	; (8004118 <HAL_RCC_GetClockConfig+0x60>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0207 	and.w	r2, r3, #7
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	601a      	str	r2, [r3, #0]
}
 8004106:	bf00      	nop
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40021000 	.word	0x40021000
 8004118:	40022000 	.word	0x40022000

0800411c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004124:	2300      	movs	r3, #0
 8004126:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004128:	4b2a      	ldr	r3, [pc, #168]	; (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800412a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d003      	beq.n	800413c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004134:	f7ff f9bc 	bl	80034b0 <HAL_PWREx_GetVoltageRange>
 8004138:	6178      	str	r0, [r7, #20]
 800413a:	e014      	b.n	8004166 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800413c:	4b25      	ldr	r3, [pc, #148]	; (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800413e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004140:	4a24      	ldr	r2, [pc, #144]	; (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004146:	6593      	str	r3, [r2, #88]	; 0x58
 8004148:	4b22      	ldr	r3, [pc, #136]	; (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800414a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800414c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004150:	60fb      	str	r3, [r7, #12]
 8004152:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004154:	f7ff f9ac 	bl	80034b0 <HAL_PWREx_GetVoltageRange>
 8004158:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800415a:	4b1e      	ldr	r3, [pc, #120]	; (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800415c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800415e:	4a1d      	ldr	r2, [pc, #116]	; (80041d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004160:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004164:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800416c:	d10b      	bne.n	8004186 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b80      	cmp	r3, #128	; 0x80
 8004172:	d919      	bls.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2ba0      	cmp	r3, #160	; 0xa0
 8004178:	d902      	bls.n	8004180 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800417a:	2302      	movs	r3, #2
 800417c:	613b      	str	r3, [r7, #16]
 800417e:	e013      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004180:	2301      	movs	r3, #1
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	e010      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b80      	cmp	r3, #128	; 0x80
 800418a:	d902      	bls.n	8004192 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800418c:	2303      	movs	r3, #3
 800418e:	613b      	str	r3, [r7, #16]
 8004190:	e00a      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2b80      	cmp	r3, #128	; 0x80
 8004196:	d102      	bne.n	800419e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004198:	2302      	movs	r3, #2
 800419a:	613b      	str	r3, [r7, #16]
 800419c:	e004      	b.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b70      	cmp	r3, #112	; 0x70
 80041a2:	d101      	bne.n	80041a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80041a4:	2301      	movs	r3, #1
 80041a6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80041a8:	4b0b      	ldr	r3, [pc, #44]	; (80041d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f023 0207 	bic.w	r2, r3, #7
 80041b0:	4909      	ldr	r1, [pc, #36]	; (80041d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80041b8:	4b07      	ldr	r3, [pc, #28]	; (80041d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d001      	beq.n	80041ca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e000      	b.n	80041cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3718      	adds	r7, #24
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40021000 	.word	0x40021000
 80041d8:	40022000 	.word	0x40022000

080041dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b086      	sub	sp, #24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041e4:	2300      	movs	r3, #0
 80041e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041e8:	2300      	movs	r3, #0
 80041ea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d041      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004200:	d02a      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004202:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004206:	d824      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004208:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800420c:	d008      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800420e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004212:	d81e      	bhi.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00a      	beq.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004218:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800421c:	d010      	beq.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800421e:	e018      	b.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004220:	4b86      	ldr	r3, [pc, #536]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	4a85      	ldr	r2, [pc, #532]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800422a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800422c:	e015      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3304      	adds	r3, #4
 8004232:	2100      	movs	r1, #0
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fabb 	bl	80047b0 <RCCEx_PLLSAI1_Config>
 800423a:	4603      	mov	r3, r0
 800423c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800423e:	e00c      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3320      	adds	r3, #32
 8004244:	2100      	movs	r1, #0
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fba6 	bl	8004998 <RCCEx_PLLSAI2_Config>
 800424c:	4603      	mov	r3, r0
 800424e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004250:	e003      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	74fb      	strb	r3, [r7, #19]
      break;
 8004256:	e000      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800425a:	7cfb      	ldrb	r3, [r7, #19]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10b      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004260:	4b76      	ldr	r3, [pc, #472]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004266:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800426e:	4973      	ldr	r1, [pc, #460]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004270:	4313      	orrs	r3, r2
 8004272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004276:	e001      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004278:	7cfb      	ldrb	r3, [r7, #19]
 800427a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d041      	beq.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800428c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004290:	d02a      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004292:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004296:	d824      	bhi.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004298:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800429c:	d008      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800429e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80042a2:	d81e      	bhi.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00a      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80042a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80042ac:	d010      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80042ae:	e018      	b.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80042b0:	4b62      	ldr	r3, [pc, #392]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	4a61      	ldr	r2, [pc, #388]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042bc:	e015      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3304      	adds	r3, #4
 80042c2:	2100      	movs	r1, #0
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 fa73 	bl	80047b0 <RCCEx_PLLSAI1_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042ce:	e00c      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	3320      	adds	r3, #32
 80042d4:	2100      	movs	r1, #0
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 fb5e 	bl	8004998 <RCCEx_PLLSAI2_Config>
 80042dc:	4603      	mov	r3, r0
 80042de:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80042e0:	e003      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	74fb      	strb	r3, [r7, #19]
      break;
 80042e6:	e000      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80042e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042ea:	7cfb      	ldrb	r3, [r7, #19]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d10b      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042f0:	4b52      	ldr	r3, [pc, #328]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80042f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042fe:	494f      	ldr	r1, [pc, #316]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004300:	4313      	orrs	r3, r2
 8004302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004306:	e001      	b.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004314:	2b00      	cmp	r3, #0
 8004316:	f000 80a0 	beq.w	800445a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800431a:	2300      	movs	r3, #0
 800431c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800431e:	4b47      	ldr	r3, [pc, #284]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800432e:	2300      	movs	r3, #0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00d      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004334:	4b41      	ldr	r3, [pc, #260]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004338:	4a40      	ldr	r2, [pc, #256]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800433a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800433e:	6593      	str	r3, [r2, #88]	; 0x58
 8004340:	4b3e      	ldr	r3, [pc, #248]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004342:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004348:	60bb      	str	r3, [r7, #8]
 800434a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800434c:	2301      	movs	r3, #1
 800434e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004350:	4b3b      	ldr	r3, [pc, #236]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a3a      	ldr	r2, [pc, #232]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800435a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800435c:	f7fe fdf8 	bl	8002f50 <HAL_GetTick>
 8004360:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004362:	e009      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004364:	f7fe fdf4 	bl	8002f50 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d902      	bls.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	74fb      	strb	r3, [r7, #19]
        break;
 8004376:	e005      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004378:	4b31      	ldr	r3, [pc, #196]	; (8004440 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0ef      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004384:	7cfb      	ldrb	r3, [r7, #19]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d15c      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800438a:	4b2c      	ldr	r3, [pc, #176]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800438c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004390:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004394:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d01f      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d019      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80043a8:	4b24      	ldr	r3, [pc, #144]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043b4:	4b21      	ldr	r3, [pc, #132]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ba:	4a20      	ldr	r2, [pc, #128]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043c4:	4b1d      	ldr	r3, [pc, #116]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ca:	4a1c      	ldr	r2, [pc, #112]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80043d4:	4a19      	ldr	r2, [pc, #100]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d016      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e6:	f7fe fdb3 	bl	8002f50 <HAL_GetTick>
 80043ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043ec:	e00b      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ee:	f7fe fdaf 	bl	8002f50 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d902      	bls.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	74fb      	strb	r3, [r7, #19]
            break;
 8004404:	e006      	b.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004406:	4b0d      	ldr	r3, [pc, #52]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800440c:	f003 0302 	and.w	r3, r3, #2
 8004410:	2b00      	cmp	r3, #0
 8004412:	d0ec      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004414:	7cfb      	ldrb	r3, [r7, #19]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10c      	bne.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800441a:	4b08      	ldr	r3, [pc, #32]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800441c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004420:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800442a:	4904      	ldr	r1, [pc, #16]	; (800443c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800442c:	4313      	orrs	r3, r2
 800442e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004432:	e009      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004434:	7cfb      	ldrb	r3, [r7, #19]
 8004436:	74bb      	strb	r3, [r7, #18]
 8004438:	e006      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800443a:	bf00      	nop
 800443c:	40021000 	.word	0x40021000
 8004440:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004444:	7cfb      	ldrb	r3, [r7, #19]
 8004446:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004448:	7c7b      	ldrb	r3, [r7, #17]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d105      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800444e:	4b9e      	ldr	r3, [pc, #632]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004452:	4a9d      	ldr	r2, [pc, #628]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004454:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004458:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00a      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004466:	4b98      	ldr	r3, [pc, #608]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004468:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800446c:	f023 0203 	bic.w	r2, r3, #3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004474:	4994      	ldr	r1, [pc, #592]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00a      	beq.n	800449e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004488:	4b8f      	ldr	r3, [pc, #572]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800448a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800448e:	f023 020c 	bic.w	r2, r3, #12
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004496:	498c      	ldr	r1, [pc, #560]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004498:	4313      	orrs	r3, r2
 800449a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d00a      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044aa:	4b87      	ldr	r3, [pc, #540]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b8:	4983      	ldr	r1, [pc, #524]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ba:	4313      	orrs	r3, r2
 80044bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d00a      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044cc:	4b7e      	ldr	r3, [pc, #504]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044da:	497b      	ldr	r1, [pc, #492]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0310 	and.w	r3, r3, #16
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00a      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044ee:	4b76      	ldr	r3, [pc, #472]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044fc:	4972      	ldr	r1, [pc, #456]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044fe:	4313      	orrs	r3, r2
 8004500:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00a      	beq.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004510:	4b6d      	ldr	r3, [pc, #436]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004516:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800451e:	496a      	ldr	r1, [pc, #424]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004520:	4313      	orrs	r3, r2
 8004522:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00a      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004532:	4b65      	ldr	r3, [pc, #404]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004538:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004540:	4961      	ldr	r1, [pc, #388]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004554:	4b5c      	ldr	r3, [pc, #368]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800455a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004562:	4959      	ldr	r1, [pc, #356]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004564:	4313      	orrs	r3, r2
 8004566:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004576:	4b54      	ldr	r3, [pc, #336]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004584:	4950      	ldr	r1, [pc, #320]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004586:	4313      	orrs	r3, r2
 8004588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004598:	4b4b      	ldr	r3, [pc, #300]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a6:	4948      	ldr	r1, [pc, #288]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045ba:	4b43      	ldr	r3, [pc, #268]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c8:	493f      	ldr	r1, [pc, #252]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ca:	4313      	orrs	r3, r2
 80045cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d028      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045dc:	4b3a      	ldr	r3, [pc, #232]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045ea:	4937      	ldr	r1, [pc, #220]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045fa:	d106      	bne.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045fc:	4b32      	ldr	r3, [pc, #200]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	4a31      	ldr	r2, [pc, #196]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004602:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004606:	60d3      	str	r3, [r2, #12]
 8004608:	e011      	b.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800460e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004612:	d10c      	bne.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	3304      	adds	r3, #4
 8004618:	2101      	movs	r1, #1
 800461a:	4618      	mov	r0, r3
 800461c:	f000 f8c8 	bl	80047b0 <RCCEx_PLLSAI1_Config>
 8004620:	4603      	mov	r3, r0
 8004622:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004624:	7cfb      	ldrb	r3, [r7, #19]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800462a:	7cfb      	ldrb	r3, [r7, #19]
 800462c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d028      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800463a:	4b23      	ldr	r3, [pc, #140]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800463c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004640:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004648:	491f      	ldr	r1, [pc, #124]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004654:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004658:	d106      	bne.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800465a:	4b1b      	ldr	r3, [pc, #108]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800465c:	68db      	ldr	r3, [r3, #12]
 800465e:	4a1a      	ldr	r2, [pc, #104]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004660:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004664:	60d3      	str	r3, [r2, #12]
 8004666:	e011      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800466c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004670:	d10c      	bne.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	3304      	adds	r3, #4
 8004676:	2101      	movs	r1, #1
 8004678:	4618      	mov	r0, r3
 800467a:	f000 f899 	bl	80047b0 <RCCEx_PLLSAI1_Config>
 800467e:	4603      	mov	r3, r0
 8004680:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004682:	7cfb      	ldrb	r3, [r7, #19]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d001      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004688:	7cfb      	ldrb	r3, [r7, #19]
 800468a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d02b      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004698:	4b0b      	ldr	r3, [pc, #44]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800469a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800469e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a6:	4908      	ldr	r1, [pc, #32]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046b6:	d109      	bne.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046b8:	4b03      	ldr	r3, [pc, #12]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	4a02      	ldr	r2, [pc, #8]	; (80046c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046c2:	60d3      	str	r3, [r2, #12]
 80046c4:	e014      	b.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80046c6:	bf00      	nop
 80046c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046d4:	d10c      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3304      	adds	r3, #4
 80046da:	2101      	movs	r1, #1
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 f867 	bl	80047b0 <RCCEx_PLLSAI1_Config>
 80046e2:	4603      	mov	r3, r0
 80046e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046e6:	7cfb      	ldrb	r3, [r7, #19]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80046ec:	7cfb      	ldrb	r3, [r7, #19]
 80046ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d02f      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046fc:	4b2b      	ldr	r3, [pc, #172]	; (80047ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80046fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004702:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800470a:	4928      	ldr	r1, [pc, #160]	; (80047ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800470c:	4313      	orrs	r3, r2
 800470e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004716:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800471a:	d10d      	bne.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3304      	adds	r3, #4
 8004720:	2102      	movs	r1, #2
 8004722:	4618      	mov	r0, r3
 8004724:	f000 f844 	bl	80047b0 <RCCEx_PLLSAI1_Config>
 8004728:	4603      	mov	r3, r0
 800472a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800472c:	7cfb      	ldrb	r3, [r7, #19]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d014      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004732:	7cfb      	ldrb	r3, [r7, #19]
 8004734:	74bb      	strb	r3, [r7, #18]
 8004736:	e011      	b.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800473c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004740:	d10c      	bne.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3320      	adds	r3, #32
 8004746:	2102      	movs	r1, #2
 8004748:	4618      	mov	r0, r3
 800474a:	f000 f925 	bl	8004998 <RCCEx_PLLSAI2_Config>
 800474e:	4603      	mov	r3, r0
 8004750:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004752:	7cfb      	ldrb	r3, [r7, #19]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004758:	7cfb      	ldrb	r3, [r7, #19]
 800475a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00a      	beq.n	800477e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004768:	4b10      	ldr	r3, [pc, #64]	; (80047ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800476a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800476e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004776:	490d      	ldr	r1, [pc, #52]	; (80047ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004778:	4313      	orrs	r3, r2
 800477a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00b      	beq.n	80047a2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800478a:	4b08      	ldr	r3, [pc, #32]	; (80047ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800478c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004790:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800479a:	4904      	ldr	r1, [pc, #16]	; (80047ac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800479c:	4313      	orrs	r3, r2
 800479e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3718      	adds	r7, #24
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	40021000 	.word	0x40021000

080047b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047be:	4b75      	ldr	r3, [pc, #468]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	f003 0303 	and.w	r3, r3, #3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d018      	beq.n	80047fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047ca:	4b72      	ldr	r3, [pc, #456]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	f003 0203 	and.w	r2, r3, #3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d10d      	bne.n	80047f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
       ||
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d009      	beq.n	80047f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80047e2:	4b6c      	ldr	r3, [pc, #432]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	091b      	lsrs	r3, r3, #4
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	1c5a      	adds	r2, r3, #1
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
       ||
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d047      	beq.n	8004886 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	73fb      	strb	r3, [r7, #15]
 80047fa:	e044      	b.n	8004886 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2b03      	cmp	r3, #3
 8004802:	d018      	beq.n	8004836 <RCCEx_PLLSAI1_Config+0x86>
 8004804:	2b03      	cmp	r3, #3
 8004806:	d825      	bhi.n	8004854 <RCCEx_PLLSAI1_Config+0xa4>
 8004808:	2b01      	cmp	r3, #1
 800480a:	d002      	beq.n	8004812 <RCCEx_PLLSAI1_Config+0x62>
 800480c:	2b02      	cmp	r3, #2
 800480e:	d009      	beq.n	8004824 <RCCEx_PLLSAI1_Config+0x74>
 8004810:	e020      	b.n	8004854 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004812:	4b60      	ldr	r3, [pc, #384]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d11d      	bne.n	800485a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004822:	e01a      	b.n	800485a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004824:	4b5b      	ldr	r3, [pc, #364]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800482c:	2b00      	cmp	r3, #0
 800482e:	d116      	bne.n	800485e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004834:	e013      	b.n	800485e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004836:	4b57      	ldr	r3, [pc, #348]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10f      	bne.n	8004862 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004842:	4b54      	ldr	r3, [pc, #336]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d109      	bne.n	8004862 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004852:	e006      	b.n	8004862 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
      break;
 8004858:	e004      	b.n	8004864 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800485a:	bf00      	nop
 800485c:	e002      	b.n	8004864 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800485e:	bf00      	nop
 8004860:	e000      	b.n	8004864 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004862:	bf00      	nop
    }

    if(status == HAL_OK)
 8004864:	7bfb      	ldrb	r3, [r7, #15]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d10d      	bne.n	8004886 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800486a:	4b4a      	ldr	r3, [pc, #296]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6819      	ldr	r1, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	3b01      	subs	r3, #1
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	430b      	orrs	r3, r1
 8004880:	4944      	ldr	r1, [pc, #272]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004882:	4313      	orrs	r3, r2
 8004884:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004886:	7bfb      	ldrb	r3, [r7, #15]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d17d      	bne.n	8004988 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800488c:	4b41      	ldr	r3, [pc, #260]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a40      	ldr	r2, [pc, #256]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004892:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004896:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004898:	f7fe fb5a 	bl	8002f50 <HAL_GetTick>
 800489c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800489e:	e009      	b.n	80048b4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048a0:	f7fe fb56 	bl	8002f50 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d902      	bls.n	80048b4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	73fb      	strb	r3, [r7, #15]
        break;
 80048b2:	e005      	b.n	80048c0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048b4:	4b37      	ldr	r3, [pc, #220]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1ef      	bne.n	80048a0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048c0:	7bfb      	ldrb	r3, [r7, #15]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d160      	bne.n	8004988 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d111      	bne.n	80048f0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048cc:	4b31      	ldr	r3, [pc, #196]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80048d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6892      	ldr	r2, [r2, #8]
 80048dc:	0211      	lsls	r1, r2, #8
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	68d2      	ldr	r2, [r2, #12]
 80048e2:	0912      	lsrs	r2, r2, #4
 80048e4:	0452      	lsls	r2, r2, #17
 80048e6:	430a      	orrs	r2, r1
 80048e8:	492a      	ldr	r1, [pc, #168]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048ea:	4313      	orrs	r3, r2
 80048ec:	610b      	str	r3, [r1, #16]
 80048ee:	e027      	b.n	8004940 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d112      	bne.n	800491c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048f6:	4b27      	ldr	r3, [pc, #156]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80048fe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6892      	ldr	r2, [r2, #8]
 8004906:	0211      	lsls	r1, r2, #8
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	6912      	ldr	r2, [r2, #16]
 800490c:	0852      	lsrs	r2, r2, #1
 800490e:	3a01      	subs	r2, #1
 8004910:	0552      	lsls	r2, r2, #21
 8004912:	430a      	orrs	r2, r1
 8004914:	491f      	ldr	r1, [pc, #124]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004916:	4313      	orrs	r3, r2
 8004918:	610b      	str	r3, [r1, #16]
 800491a:	e011      	b.n	8004940 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800491c:	4b1d      	ldr	r3, [pc, #116]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 800491e:	691b      	ldr	r3, [r3, #16]
 8004920:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004924:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	6892      	ldr	r2, [r2, #8]
 800492c:	0211      	lsls	r1, r2, #8
 800492e:	687a      	ldr	r2, [r7, #4]
 8004930:	6952      	ldr	r2, [r2, #20]
 8004932:	0852      	lsrs	r2, r2, #1
 8004934:	3a01      	subs	r2, #1
 8004936:	0652      	lsls	r2, r2, #25
 8004938:	430a      	orrs	r2, r1
 800493a:	4916      	ldr	r1, [pc, #88]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 800493c:	4313      	orrs	r3, r2
 800493e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004940:	4b14      	ldr	r3, [pc, #80]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a13      	ldr	r2, [pc, #76]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004946:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800494a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800494c:	f7fe fb00 	bl	8002f50 <HAL_GetTick>
 8004950:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004952:	e009      	b.n	8004968 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004954:	f7fe fafc 	bl	8002f50 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d902      	bls.n	8004968 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	73fb      	strb	r3, [r7, #15]
          break;
 8004966:	e005      	b.n	8004974 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004968:	4b0a      	ldr	r3, [pc, #40]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0ef      	beq.n	8004954 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004974:	7bfb      	ldrb	r3, [r7, #15]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d106      	bne.n	8004988 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800497a:	4b06      	ldr	r3, [pc, #24]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 800497c:	691a      	ldr	r2, [r3, #16]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	4904      	ldr	r1, [pc, #16]	; (8004994 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004984:	4313      	orrs	r3, r2
 8004986:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004988:	7bfb      	ldrb	r3, [r7, #15]
}
 800498a:	4618      	mov	r0, r3
 800498c:	3710      	adds	r7, #16
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	40021000 	.word	0x40021000

08004998 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049a2:	2300      	movs	r3, #0
 80049a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049a6:	4b6a      	ldr	r3, [pc, #424]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f003 0303 	and.w	r3, r3, #3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d018      	beq.n	80049e4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80049b2:	4b67      	ldr	r3, [pc, #412]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f003 0203 	and.w	r2, r3, #3
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d10d      	bne.n	80049de <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
       ||
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d009      	beq.n	80049de <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80049ca:	4b61      	ldr	r3, [pc, #388]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	091b      	lsrs	r3, r3, #4
 80049d0:	f003 0307 	and.w	r3, r3, #7
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
       ||
 80049da:	429a      	cmp	r2, r3
 80049dc:	d047      	beq.n	8004a6e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	73fb      	strb	r3, [r7, #15]
 80049e2:	e044      	b.n	8004a6e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b03      	cmp	r3, #3
 80049ea:	d018      	beq.n	8004a1e <RCCEx_PLLSAI2_Config+0x86>
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d825      	bhi.n	8004a3c <RCCEx_PLLSAI2_Config+0xa4>
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d002      	beq.n	80049fa <RCCEx_PLLSAI2_Config+0x62>
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d009      	beq.n	8004a0c <RCCEx_PLLSAI2_Config+0x74>
 80049f8:	e020      	b.n	8004a3c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80049fa:	4b55      	ldr	r3, [pc, #340]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d11d      	bne.n	8004a42 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a0a:	e01a      	b.n	8004a42 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a0c:	4b50      	ldr	r3, [pc, #320]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d116      	bne.n	8004a46 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1c:	e013      	b.n	8004a46 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a1e:	4b4c      	ldr	r3, [pc, #304]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d10f      	bne.n	8004a4a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a2a:	4b49      	ldr	r3, [pc, #292]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d109      	bne.n	8004a4a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a3a:	e006      	b.n	8004a4a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a40:	e004      	b.n	8004a4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a42:	bf00      	nop
 8004a44:	e002      	b.n	8004a4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a46:	bf00      	nop
 8004a48:	e000      	b.n	8004a4c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004a4a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a4c:	7bfb      	ldrb	r3, [r7, #15]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d10d      	bne.n	8004a6e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a52:	4b3f      	ldr	r3, [pc, #252]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6819      	ldr	r1, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	3b01      	subs	r3, #1
 8004a64:	011b      	lsls	r3, r3, #4
 8004a66:	430b      	orrs	r3, r1
 8004a68:	4939      	ldr	r1, [pc, #228]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a6e:	7bfb      	ldrb	r3, [r7, #15]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d167      	bne.n	8004b44 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004a74:	4b36      	ldr	r3, [pc, #216]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a35      	ldr	r2, [pc, #212]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a80:	f7fe fa66 	bl	8002f50 <HAL_GetTick>
 8004a84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a86:	e009      	b.n	8004a9c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a88:	f7fe fa62 	bl	8002f50 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d902      	bls.n	8004a9c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	73fb      	strb	r3, [r7, #15]
        break;
 8004a9a:	e005      	b.n	8004aa8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004a9c:	4b2c      	ldr	r3, [pc, #176]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1ef      	bne.n	8004a88 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004aa8:	7bfb      	ldrb	r3, [r7, #15]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d14a      	bne.n	8004b44 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d111      	bne.n	8004ad8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ab4:	4b26      	ldr	r3, [pc, #152]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004abc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	6892      	ldr	r2, [r2, #8]
 8004ac4:	0211      	lsls	r1, r2, #8
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	68d2      	ldr	r2, [r2, #12]
 8004aca:	0912      	lsrs	r2, r2, #4
 8004acc:	0452      	lsls	r2, r2, #17
 8004ace:	430a      	orrs	r2, r1
 8004ad0:	491f      	ldr	r1, [pc, #124]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	614b      	str	r3, [r1, #20]
 8004ad6:	e011      	b.n	8004afc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ad8:	4b1d      	ldr	r3, [pc, #116]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004ae0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	6892      	ldr	r2, [r2, #8]
 8004ae8:	0211      	lsls	r1, r2, #8
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	6912      	ldr	r2, [r2, #16]
 8004aee:	0852      	lsrs	r2, r2, #1
 8004af0:	3a01      	subs	r2, #1
 8004af2:	0652      	lsls	r2, r2, #25
 8004af4:	430a      	orrs	r2, r1
 8004af6:	4916      	ldr	r1, [pc, #88]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004af8:	4313      	orrs	r3, r2
 8004afa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004afc:	4b14      	ldr	r3, [pc, #80]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a13      	ldr	r2, [pc, #76]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b06:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b08:	f7fe fa22 	bl	8002f50 <HAL_GetTick>
 8004b0c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b0e:	e009      	b.n	8004b24 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b10:	f7fe fa1e 	bl	8002f50 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d902      	bls.n	8004b24 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	73fb      	strb	r3, [r7, #15]
          break;
 8004b22:	e005      	b.n	8004b30 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004b24:	4b0a      	ldr	r3, [pc, #40]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d0ef      	beq.n	8004b10 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004b30:	7bfb      	ldrb	r3, [r7, #15]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d106      	bne.n	8004b44 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004b36:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b38:	695a      	ldr	r2, [r3, #20]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	4904      	ldr	r1, [pc, #16]	; (8004b50 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	40021000 	.word	0x40021000

08004b54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d101      	bne.n	8004b66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e095      	b.n	8004c92 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d108      	bne.n	8004b80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b76:	d009      	beq.n	8004b8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	61da      	str	r2, [r3, #28]
 8004b7e:	e005      	b.n	8004b8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d106      	bne.n	8004bac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f7fd ff64 	bl	8002a74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2202      	movs	r2, #2
 8004bb0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bc2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004bcc:	d902      	bls.n	8004bd4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	e002      	b.n	8004bda <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004bd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004bd8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004be2:	d007      	beq.n	8004bf4 <HAL_SPI_Init+0xa0>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004bec:	d002      	beq.n	8004bf4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004c04:	431a      	orrs	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	431a      	orrs	r2, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	f003 0301 	and.w	r3, r3, #1
 8004c18:	431a      	orrs	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	699b      	ldr	r3, [r3, #24]
 8004c1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	69db      	ldr	r3, [r3, #28]
 8004c28:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c36:	ea42 0103 	orr.w	r1, r2, r3
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	430a      	orrs	r2, r1
 8004c48:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	0c1b      	lsrs	r3, r3, #16
 8004c50:	f003 0204 	and.w	r2, r3, #4
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c58:	f003 0310 	and.w	r3, r3, #16
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c62:	f003 0308 	and.w	r3, r3, #8
 8004c66:	431a      	orrs	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004c70:	ea42 0103 	orr.w	r1, r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b088      	sub	sp, #32
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	60f8      	str	r0, [r7, #12]
 8004ca2:	60b9      	str	r1, [r7, #8]
 8004ca4:	603b      	str	r3, [r7, #0]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d101      	bne.n	8004cbc <HAL_SPI_Transmit+0x22>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	e158      	b.n	8004f6e <HAL_SPI_Transmit+0x2d4>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cc4:	f7fe f944 	bl	8002f50 <HAL_GetTick>
 8004cc8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004cca:	88fb      	ldrh	r3, [r7, #6]
 8004ccc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d002      	beq.n	8004ce0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004cda:	2302      	movs	r3, #2
 8004cdc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cde:	e13d      	b.n	8004f5c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d002      	beq.n	8004cec <HAL_SPI_Transmit+0x52>
 8004ce6:	88fb      	ldrh	r3, [r7, #6]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d102      	bne.n	8004cf2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cf0:	e134      	b.n	8004f5c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2203      	movs	r2, #3
 8004cf6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	88fa      	ldrh	r2, [r7, #6]
 8004d0a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	88fa      	ldrh	r2, [r7, #6]
 8004d10:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d3c:	d10f      	bne.n	8004d5e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d68:	2b40      	cmp	r3, #64	; 0x40
 8004d6a:	d007      	beq.n	8004d7c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d84:	d94b      	bls.n	8004e1e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d002      	beq.n	8004d94 <HAL_SPI_Transmit+0xfa>
 8004d8e:	8afb      	ldrh	r3, [r7, #22]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d13e      	bne.n	8004e12 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d98:	881a      	ldrh	r2, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da4:	1c9a      	adds	r2, r3, #2
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	3b01      	subs	r3, #1
 8004db2:	b29a      	uxth	r2, r3
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004db8:	e02b      	b.n	8004e12 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f003 0302 	and.w	r3, r3, #2
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d112      	bne.n	8004dee <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dcc:	881a      	ldrh	r2, [r3, #0]
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd8:	1c9a      	adds	r2, r3, #2
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	3b01      	subs	r3, #1
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004dec:	e011      	b.n	8004e12 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dee:	f7fe f8af 	bl	8002f50 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	683a      	ldr	r2, [r7, #0]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d803      	bhi.n	8004e06 <HAL_SPI_Transmit+0x16c>
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e04:	d102      	bne.n	8004e0c <HAL_SPI_Transmit+0x172>
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d102      	bne.n	8004e12 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e10:	e0a4      	b.n	8004f5c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d1ce      	bne.n	8004dba <HAL_SPI_Transmit+0x120>
 8004e1c:	e07c      	b.n	8004f18 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d002      	beq.n	8004e2c <HAL_SPI_Transmit+0x192>
 8004e26:	8afb      	ldrh	r3, [r7, #22]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d170      	bne.n	8004f0e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d912      	bls.n	8004e5c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3a:	881a      	ldrh	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e46:	1c9a      	adds	r2, r3, #2
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	3b02      	subs	r3, #2
 8004e54:	b29a      	uxth	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e5a:	e058      	b.n	8004f0e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	330c      	adds	r3, #12
 8004e66:	7812      	ldrb	r2, [r2, #0]
 8004e68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6e:	1c5a      	adds	r2, r3, #1
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004e82:	e044      	b.n	8004f0e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689b      	ldr	r3, [r3, #8]
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d12b      	bne.n	8004eea <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d912      	bls.n	8004ec2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea0:	881a      	ldrh	r2, [r3, #0]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eac:	1c9a      	adds	r2, r3, #2
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	3b02      	subs	r3, #2
 8004eba:	b29a      	uxth	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ec0:	e025      	b.n	8004f0e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	330c      	adds	r3, #12
 8004ecc:	7812      	ldrb	r2, [r2, #0]
 8004ece:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed4:	1c5a      	adds	r2, r3, #1
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ee8:	e011      	b.n	8004f0e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eea:	f7fe f831 	bl	8002f50 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d803      	bhi.n	8004f02 <HAL_SPI_Transmit+0x268>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f00:	d102      	bne.n	8004f08 <HAL_SPI_Transmit+0x26e>
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d102      	bne.n	8004f0e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f0c:	e026      	b.n	8004f5c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1b5      	bne.n	8004e84 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f18:	69ba      	ldr	r2, [r7, #24]
 8004f1a:	6839      	ldr	r1, [r7, #0]
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 f949 	bl	80051b4 <SPI_EndRxTxTransaction>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d002      	beq.n	8004f2e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2220      	movs	r2, #32
 8004f2c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d10a      	bne.n	8004f4c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f36:	2300      	movs	r3, #0
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	613b      	str	r3, [r7, #16]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	613b      	str	r3, [r7, #16]
 8004f4a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d002      	beq.n	8004f5a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	77fb      	strb	r3, [r7, #31]
 8004f58:	e000      	b.n	8004f5c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004f5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004f6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3720      	adds	r7, #32
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
	...

08004f78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b088      	sub	sp, #32
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	603b      	str	r3, [r7, #0]
 8004f84:	4613      	mov	r3, r2
 8004f86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f88:	f7fd ffe2 	bl	8002f50 <HAL_GetTick>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f90:	1a9b      	subs	r3, r3, r2
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	4413      	add	r3, r2
 8004f96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f98:	f7fd ffda 	bl	8002f50 <HAL_GetTick>
 8004f9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f9e:	4b39      	ldr	r3, [pc, #228]	; (8005084 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	015b      	lsls	r3, r3, #5
 8004fa4:	0d1b      	lsrs	r3, r3, #20
 8004fa6:	69fa      	ldr	r2, [r7, #28]
 8004fa8:	fb02 f303 	mul.w	r3, r2, r3
 8004fac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fae:	e054      	b.n	800505a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb6:	d050      	beq.n	800505a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fb8:	f7fd ffca 	bl	8002f50 <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	69fa      	ldr	r2, [r7, #28]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d902      	bls.n	8004fce <SPI_WaitFlagStateUntilTimeout+0x56>
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d13d      	bne.n	800504a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004fdc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fe6:	d111      	bne.n	800500c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ff0:	d004      	beq.n	8004ffc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ffa:	d107      	bne.n	800500c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	681a      	ldr	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800500a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005010:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005014:	d10f      	bne.n	8005036 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005034:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2201      	movs	r2, #1
 800503a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e017      	b.n	800507a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005050:	2300      	movs	r3, #0
 8005052:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	3b01      	subs	r3, #1
 8005058:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689a      	ldr	r2, [r3, #8]
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	4013      	ands	r3, r2
 8005064:	68ba      	ldr	r2, [r7, #8]
 8005066:	429a      	cmp	r2, r3
 8005068:	bf0c      	ite	eq
 800506a:	2301      	moveq	r3, #1
 800506c:	2300      	movne	r3, #0
 800506e:	b2db      	uxtb	r3, r3
 8005070:	461a      	mov	r2, r3
 8005072:	79fb      	ldrb	r3, [r7, #7]
 8005074:	429a      	cmp	r2, r3
 8005076:	d19b      	bne.n	8004fb0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3720      	adds	r7, #32
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	20000000 	.word	0x20000000

08005088 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b08a      	sub	sp, #40	; 0x28
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
 8005094:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005096:	2300      	movs	r3, #0
 8005098:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800509a:	f7fd ff59 	bl	8002f50 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a2:	1a9b      	subs	r3, r3, r2
 80050a4:	683a      	ldr	r2, [r7, #0]
 80050a6:	4413      	add	r3, r2
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80050aa:	f7fd ff51 	bl	8002f50 <HAL_GetTick>
 80050ae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	330c      	adds	r3, #12
 80050b6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80050b8:	4b3d      	ldr	r3, [pc, #244]	; (80051b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	4613      	mov	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	00da      	lsls	r2, r3, #3
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	0d1b      	lsrs	r3, r3, #20
 80050c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ca:	fb02 f303 	mul.w	r3, r2, r3
 80050ce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80050d0:	e060      	b.n	8005194 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80050d8:	d107      	bne.n	80050ea <SPI_WaitFifoStateUntilTimeout+0x62>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d104      	bne.n	80050ea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80050e8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f0:	d050      	beq.n	8005194 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050f2:	f7fd ff2d 	bl	8002f50 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	6a3b      	ldr	r3, [r7, #32]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050fe:	429a      	cmp	r2, r3
 8005100:	d902      	bls.n	8005108 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005104:	2b00      	cmp	r3, #0
 8005106:	d13d      	bne.n	8005184 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005116:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005120:	d111      	bne.n	8005146 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800512a:	d004      	beq.n	8005136 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005134:	d107      	bne.n	8005146 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005144:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800514e:	d10f      	bne.n	8005170 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800515e:	601a      	str	r2, [r3, #0]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800516e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e010      	b.n	80051a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800518a:	2300      	movs	r3, #0
 800518c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	3b01      	subs	r3, #1
 8005192:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689a      	ldr	r2, [r3, #8]
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	4013      	ands	r3, r2
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d196      	bne.n	80050d2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3728      	adds	r7, #40	; 0x28
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	20000000 	.word	0x20000000

080051b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b086      	sub	sp, #24
 80051b8:	af02      	add	r7, sp, #8
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f7ff ff5b 	bl	8005088 <SPI_WaitFifoStateUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d007      	beq.n	80051e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051dc:	f043 0220 	orr.w	r2, r3, #32
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e027      	b.n	8005238 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2200      	movs	r2, #0
 80051f0:	2180      	movs	r1, #128	; 0x80
 80051f2:	68f8      	ldr	r0, [r7, #12]
 80051f4:	f7ff fec0 	bl	8004f78 <SPI_WaitFlagStateUntilTimeout>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d007      	beq.n	800520e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005202:	f043 0220 	orr.w	r2, r3, #32
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e014      	b.n	8005238 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	2200      	movs	r2, #0
 8005216:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f7ff ff34 	bl	8005088 <SPI_WaitFifoStateUntilTimeout>
 8005220:	4603      	mov	r3, r0
 8005222:	2b00      	cmp	r3, #0
 8005224:	d007      	beq.n	8005236 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800522a:	f043 0220 	orr.w	r2, r3, #32
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e000      	b.n	8005238 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3710      	adds	r7, #16
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b082      	sub	sp, #8
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d101      	bne.n	8005252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e049      	b.n	80052e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d106      	bne.n	800526c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f841 	bl	80052ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	3304      	adds	r3, #4
 800527c:	4619      	mov	r1, r3
 800527e:	4610      	mov	r0, r2
 8005280:	f000 f9f8 	bl	8005674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
	...

08005304 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005312:	b2db      	uxtb	r3, r3
 8005314:	2b01      	cmp	r3, #1
 8005316:	d001      	beq.n	800531c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e04f      	b.n	80053bc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	68da      	ldr	r2, [r3, #12]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0201 	orr.w	r2, r2, #1
 8005332:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a23      	ldr	r2, [pc, #140]	; (80053c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d01d      	beq.n	800537a <HAL_TIM_Base_Start_IT+0x76>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005346:	d018      	beq.n	800537a <HAL_TIM_Base_Start_IT+0x76>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1f      	ldr	r2, [pc, #124]	; (80053cc <HAL_TIM_Base_Start_IT+0xc8>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d013      	beq.n	800537a <HAL_TIM_Base_Start_IT+0x76>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a1e      	ldr	r2, [pc, #120]	; (80053d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00e      	beq.n	800537a <HAL_TIM_Base_Start_IT+0x76>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1c      	ldr	r2, [pc, #112]	; (80053d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d009      	beq.n	800537a <HAL_TIM_Base_Start_IT+0x76>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a1b      	ldr	r2, [pc, #108]	; (80053d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d004      	beq.n	800537a <HAL_TIM_Base_Start_IT+0x76>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a19      	ldr	r2, [pc, #100]	; (80053dc <HAL_TIM_Base_Start_IT+0xd8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d115      	bne.n	80053a6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689a      	ldr	r2, [r3, #8]
 8005380:	4b17      	ldr	r3, [pc, #92]	; (80053e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005382:	4013      	ands	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2b06      	cmp	r3, #6
 800538a:	d015      	beq.n	80053b8 <HAL_TIM_Base_Start_IT+0xb4>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005392:	d011      	beq.n	80053b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f042 0201 	orr.w	r2, r2, #1
 80053a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a4:	e008      	b.n	80053b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f042 0201 	orr.w	r2, r2, #1
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	e000      	b.n	80053ba <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053b8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	40012c00 	.word	0x40012c00
 80053cc:	40000400 	.word	0x40000400
 80053d0:	40000800 	.word	0x40000800
 80053d4:	40000c00 	.word	0x40000c00
 80053d8:	40013400 	.word	0x40013400
 80053dc:	40014000 	.word	0x40014000
 80053e0:	00010007 	.word	0x00010007

080053e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d122      	bne.n	8005440 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	f003 0302 	and.w	r3, r3, #2
 8005404:	2b02      	cmp	r3, #2
 8005406:	d11b      	bne.n	8005440 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f06f 0202 	mvn.w	r2, #2
 8005410:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2201      	movs	r2, #1
 8005416:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	f003 0303 	and.w	r3, r3, #3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f905 	bl	8005636 <HAL_TIM_IC_CaptureCallback>
 800542c:	e005      	b.n	800543a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f8f7 	bl	8005622 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005434:	6878      	ldr	r0, [r7, #4]
 8005436:	f000 f908 	bl	800564a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	f003 0304 	and.w	r3, r3, #4
 800544a:	2b04      	cmp	r3, #4
 800544c:	d122      	bne.n	8005494 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f003 0304 	and.w	r3, r3, #4
 8005458:	2b04      	cmp	r3, #4
 800545a:	d11b      	bne.n	8005494 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f06f 0204 	mvn.w	r2, #4
 8005464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2202      	movs	r2, #2
 800546a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005476:	2b00      	cmp	r3, #0
 8005478:	d003      	beq.n	8005482 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f8db 	bl	8005636 <HAL_TIM_IC_CaptureCallback>
 8005480:	e005      	b.n	800548e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f000 f8cd 	bl	8005622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005488:	6878      	ldr	r0, [r7, #4]
 800548a:	f000 f8de 	bl	800564a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	f003 0308 	and.w	r3, r3, #8
 800549e:	2b08      	cmp	r3, #8
 80054a0:	d122      	bne.n	80054e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68db      	ldr	r3, [r3, #12]
 80054a8:	f003 0308 	and.w	r3, r3, #8
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	d11b      	bne.n	80054e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f06f 0208 	mvn.w	r2, #8
 80054b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2204      	movs	r2, #4
 80054be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	69db      	ldr	r3, [r3, #28]
 80054c6:	f003 0303 	and.w	r3, r3, #3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f8b1 	bl	8005636 <HAL_TIM_IC_CaptureCallback>
 80054d4:	e005      	b.n	80054e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f8a3 	bl	8005622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 f8b4 	bl	800564a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f003 0310 	and.w	r3, r3, #16
 80054f2:	2b10      	cmp	r3, #16
 80054f4:	d122      	bne.n	800553c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68db      	ldr	r3, [r3, #12]
 80054fc:	f003 0310 	and.w	r3, r3, #16
 8005500:	2b10      	cmp	r3, #16
 8005502:	d11b      	bne.n	800553c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f06f 0210 	mvn.w	r2, #16
 800550c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2208      	movs	r2, #8
 8005512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800551e:	2b00      	cmp	r3, #0
 8005520:	d003      	beq.n	800552a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f887 	bl	8005636 <HAL_TIM_IC_CaptureCallback>
 8005528:	e005      	b.n	8005536 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f879 	bl	8005622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 f88a 	bl	800564a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b01      	cmp	r3, #1
 8005548:	d10e      	bne.n	8005568 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b01      	cmp	r3, #1
 8005556:	d107      	bne.n	8005568 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f06f 0201 	mvn.w	r2, #1
 8005560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fc ff12 	bl	800238c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005572:	2b80      	cmp	r3, #128	; 0x80
 8005574:	d10e      	bne.n	8005594 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005580:	2b80      	cmp	r3, #128	; 0x80
 8005582:	d107      	bne.n	8005594 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800558c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f914 	bl	80057bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800559e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055a2:	d10e      	bne.n	80055c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ae:	2b80      	cmp	r3, #128	; 0x80
 80055b0:	d107      	bne.n	80055c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80055ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f000 f907 	bl	80057d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055cc:	2b40      	cmp	r3, #64	; 0x40
 80055ce:	d10e      	bne.n	80055ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055da:	2b40      	cmp	r3, #64	; 0x40
 80055dc:	d107      	bne.n	80055ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 f838 	bl	800565e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	f003 0320 	and.w	r3, r3, #32
 80055f8:	2b20      	cmp	r3, #32
 80055fa:	d10e      	bne.n	800561a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	f003 0320 	and.w	r3, r3, #32
 8005606:	2b20      	cmp	r3, #32
 8005608:	d107      	bne.n	800561a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f06f 0220 	mvn.w	r2, #32
 8005612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f000 f8c7 	bl	80057a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800561a:	bf00      	nop
 800561c:	3708      	adds	r7, #8
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005622:	b480      	push	{r7}
 8005624:	b083      	sub	sp, #12
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800562a:	bf00      	nop
 800562c:	370c      	adds	r7, #12
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr

08005636 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005636:	b480      	push	{r7}
 8005638:	b083      	sub	sp, #12
 800563a:	af00      	add	r7, sp, #0
 800563c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005652:	bf00      	nop
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800565e:	b480      	push	{r7}
 8005660:	b083      	sub	sp, #12
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005666:	bf00      	nop
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
	...

08005674 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a40      	ldr	r2, [pc, #256]	; (8005788 <TIM_Base_SetConfig+0x114>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d013      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005692:	d00f      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a3d      	ldr	r2, [pc, #244]	; (800578c <TIM_Base_SetConfig+0x118>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d00b      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a3c      	ldr	r2, [pc, #240]	; (8005790 <TIM_Base_SetConfig+0x11c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d007      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a3b      	ldr	r2, [pc, #236]	; (8005794 <TIM_Base_SetConfig+0x120>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d003      	beq.n	80056b4 <TIM_Base_SetConfig+0x40>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a3a      	ldr	r2, [pc, #232]	; (8005798 <TIM_Base_SetConfig+0x124>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d108      	bne.n	80056c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a2f      	ldr	r2, [pc, #188]	; (8005788 <TIM_Base_SetConfig+0x114>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d01f      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d4:	d01b      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a2c      	ldr	r2, [pc, #176]	; (800578c <TIM_Base_SetConfig+0x118>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d017      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a2b      	ldr	r2, [pc, #172]	; (8005790 <TIM_Base_SetConfig+0x11c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d013      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a2a      	ldr	r2, [pc, #168]	; (8005794 <TIM_Base_SetConfig+0x120>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d00f      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a29      	ldr	r2, [pc, #164]	; (8005798 <TIM_Base_SetConfig+0x124>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d00b      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a28      	ldr	r2, [pc, #160]	; (800579c <TIM_Base_SetConfig+0x128>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d007      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a27      	ldr	r2, [pc, #156]	; (80057a0 <TIM_Base_SetConfig+0x12c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d003      	beq.n	800570e <TIM_Base_SetConfig+0x9a>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a26      	ldr	r2, [pc, #152]	; (80057a4 <TIM_Base_SetConfig+0x130>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d108      	bne.n	8005720 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005714:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	4313      	orrs	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	4313      	orrs	r3, r2
 800572c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	689a      	ldr	r2, [r3, #8]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a10      	ldr	r2, [pc, #64]	; (8005788 <TIM_Base_SetConfig+0x114>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d00f      	beq.n	800576c <TIM_Base_SetConfig+0xf8>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a12      	ldr	r2, [pc, #72]	; (8005798 <TIM_Base_SetConfig+0x124>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d00b      	beq.n	800576c <TIM_Base_SetConfig+0xf8>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a11      	ldr	r2, [pc, #68]	; (800579c <TIM_Base_SetConfig+0x128>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d007      	beq.n	800576c <TIM_Base_SetConfig+0xf8>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a10      	ldr	r2, [pc, #64]	; (80057a0 <TIM_Base_SetConfig+0x12c>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d003      	beq.n	800576c <TIM_Base_SetConfig+0xf8>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a0f      	ldr	r2, [pc, #60]	; (80057a4 <TIM_Base_SetConfig+0x130>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d103      	bne.n	8005774 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	691a      	ldr	r2, [r3, #16]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2201      	movs	r2, #1
 8005778:	615a      	str	r2, [r3, #20]
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	40012c00 	.word	0x40012c00
 800578c:	40000400 	.word	0x40000400
 8005790:	40000800 	.word	0x40000800
 8005794:	40000c00 	.word	0x40000c00
 8005798:	40013400 	.word	0x40013400
 800579c:	40014000 	.word	0x40014000
 80057a0:	40014400 	.word	0x40014400
 80057a4:	40014800 	.word	0x40014800

080057a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057b0:	bf00      	nop
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057c4:	bf00      	nop
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr

080057d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80057d8:	bf00      	nop
 80057da:	370c      	adds	r7, #12
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e040      	b.n	8005878 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d106      	bne.n	800580c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7fd f976 	bl	8002af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2224      	movs	r2, #36	; 0x24
 8005810:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 0201 	bic.w	r2, r2, #1
 8005820:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f82c 	bl	8005880 <UART_SetConfig>
 8005828:	4603      	mov	r3, r0
 800582a:	2b01      	cmp	r3, #1
 800582c:	d101      	bne.n	8005832 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e022      	b.n	8005878 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005836:	2b00      	cmp	r3, #0
 8005838:	d002      	beq.n	8005840 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fad8 	bl	8005df0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800584e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689a      	ldr	r2, [r3, #8]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800585e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0201 	orr.w	r2, r2, #1
 800586e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 fb5f 	bl	8005f34 <UART_CheckIdleState>
 8005876:	4603      	mov	r3, r0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3708      	adds	r7, #8
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005884:	b08a      	sub	sp, #40	; 0x28
 8005886:	af00      	add	r7, sp, #0
 8005888:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800588a:	2300      	movs	r3, #0
 800588c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	431a      	orrs	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	431a      	orrs	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	69db      	ldr	r3, [r3, #28]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	4ba4      	ldr	r3, [pc, #656]	; (8005b40 <UART_SetConfig+0x2c0>)
 80058b0:	4013      	ands	r3, r2
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	6812      	ldr	r2, [r2, #0]
 80058b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058b8:	430b      	orrs	r3, r1
 80058ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	68da      	ldr	r2, [r3, #12]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	430a      	orrs	r2, r1
 80058d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a99      	ldr	r2, [pc, #612]	; (8005b44 <UART_SetConfig+0x2c4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d004      	beq.n	80058ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058e8:	4313      	orrs	r3, r2
 80058ea:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058fc:	430a      	orrs	r2, r1
 80058fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a90      	ldr	r2, [pc, #576]	; (8005b48 <UART_SetConfig+0x2c8>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d126      	bne.n	8005958 <UART_SetConfig+0xd8>
 800590a:	4b90      	ldr	r3, [pc, #576]	; (8005b4c <UART_SetConfig+0x2cc>)
 800590c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005910:	f003 0303 	and.w	r3, r3, #3
 8005914:	2b03      	cmp	r3, #3
 8005916:	d81b      	bhi.n	8005950 <UART_SetConfig+0xd0>
 8005918:	a201      	add	r2, pc, #4	; (adr r2, 8005920 <UART_SetConfig+0xa0>)
 800591a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800591e:	bf00      	nop
 8005920:	08005931 	.word	0x08005931
 8005924:	08005941 	.word	0x08005941
 8005928:	08005939 	.word	0x08005939
 800592c:	08005949 	.word	0x08005949
 8005930:	2301      	movs	r3, #1
 8005932:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005936:	e116      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005938:	2302      	movs	r3, #2
 800593a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800593e:	e112      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005940:	2304      	movs	r3, #4
 8005942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005946:	e10e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005948:	2308      	movs	r3, #8
 800594a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800594e:	e10a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005950:	2310      	movs	r3, #16
 8005952:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005956:	e106      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a7c      	ldr	r2, [pc, #496]	; (8005b50 <UART_SetConfig+0x2d0>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d138      	bne.n	80059d4 <UART_SetConfig+0x154>
 8005962:	4b7a      	ldr	r3, [pc, #488]	; (8005b4c <UART_SetConfig+0x2cc>)
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005968:	f003 030c 	and.w	r3, r3, #12
 800596c:	2b0c      	cmp	r3, #12
 800596e:	d82d      	bhi.n	80059cc <UART_SetConfig+0x14c>
 8005970:	a201      	add	r2, pc, #4	; (adr r2, 8005978 <UART_SetConfig+0xf8>)
 8005972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005976:	bf00      	nop
 8005978:	080059ad 	.word	0x080059ad
 800597c:	080059cd 	.word	0x080059cd
 8005980:	080059cd 	.word	0x080059cd
 8005984:	080059cd 	.word	0x080059cd
 8005988:	080059bd 	.word	0x080059bd
 800598c:	080059cd 	.word	0x080059cd
 8005990:	080059cd 	.word	0x080059cd
 8005994:	080059cd 	.word	0x080059cd
 8005998:	080059b5 	.word	0x080059b5
 800599c:	080059cd 	.word	0x080059cd
 80059a0:	080059cd 	.word	0x080059cd
 80059a4:	080059cd 	.word	0x080059cd
 80059a8:	080059c5 	.word	0x080059c5
 80059ac:	2300      	movs	r3, #0
 80059ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059b2:	e0d8      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059b4:	2302      	movs	r3, #2
 80059b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059ba:	e0d4      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059bc:	2304      	movs	r3, #4
 80059be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059c2:	e0d0      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059c4:	2308      	movs	r3, #8
 80059c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059ca:	e0cc      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059cc:	2310      	movs	r3, #16
 80059ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059d2:	e0c8      	b.n	8005b66 <UART_SetConfig+0x2e6>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a5e      	ldr	r2, [pc, #376]	; (8005b54 <UART_SetConfig+0x2d4>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d125      	bne.n	8005a2a <UART_SetConfig+0x1aa>
 80059de:	4b5b      	ldr	r3, [pc, #364]	; (8005b4c <UART_SetConfig+0x2cc>)
 80059e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80059e8:	2b30      	cmp	r3, #48	; 0x30
 80059ea:	d016      	beq.n	8005a1a <UART_SetConfig+0x19a>
 80059ec:	2b30      	cmp	r3, #48	; 0x30
 80059ee:	d818      	bhi.n	8005a22 <UART_SetConfig+0x1a2>
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d00a      	beq.n	8005a0a <UART_SetConfig+0x18a>
 80059f4:	2b20      	cmp	r3, #32
 80059f6:	d814      	bhi.n	8005a22 <UART_SetConfig+0x1a2>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <UART_SetConfig+0x182>
 80059fc:	2b10      	cmp	r3, #16
 80059fe:	d008      	beq.n	8005a12 <UART_SetConfig+0x192>
 8005a00:	e00f      	b.n	8005a22 <UART_SetConfig+0x1a2>
 8005a02:	2300      	movs	r3, #0
 8005a04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a08:	e0ad      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a10:	e0a9      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a12:	2304      	movs	r3, #4
 8005a14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a18:	e0a5      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a1a:	2308      	movs	r3, #8
 8005a1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a20:	e0a1      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a22:	2310      	movs	r3, #16
 8005a24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a28:	e09d      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a4a      	ldr	r2, [pc, #296]	; (8005b58 <UART_SetConfig+0x2d8>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d125      	bne.n	8005a80 <UART_SetConfig+0x200>
 8005a34:	4b45      	ldr	r3, [pc, #276]	; (8005b4c <UART_SetConfig+0x2cc>)
 8005a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a3a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005a3e:	2bc0      	cmp	r3, #192	; 0xc0
 8005a40:	d016      	beq.n	8005a70 <UART_SetConfig+0x1f0>
 8005a42:	2bc0      	cmp	r3, #192	; 0xc0
 8005a44:	d818      	bhi.n	8005a78 <UART_SetConfig+0x1f8>
 8005a46:	2b80      	cmp	r3, #128	; 0x80
 8005a48:	d00a      	beq.n	8005a60 <UART_SetConfig+0x1e0>
 8005a4a:	2b80      	cmp	r3, #128	; 0x80
 8005a4c:	d814      	bhi.n	8005a78 <UART_SetConfig+0x1f8>
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <UART_SetConfig+0x1d8>
 8005a52:	2b40      	cmp	r3, #64	; 0x40
 8005a54:	d008      	beq.n	8005a68 <UART_SetConfig+0x1e8>
 8005a56:	e00f      	b.n	8005a78 <UART_SetConfig+0x1f8>
 8005a58:	2300      	movs	r3, #0
 8005a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a5e:	e082      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a60:	2302      	movs	r3, #2
 8005a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a66:	e07e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a68:	2304      	movs	r3, #4
 8005a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a6e:	e07a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a70:	2308      	movs	r3, #8
 8005a72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a76:	e076      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a78:	2310      	movs	r3, #16
 8005a7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a7e:	e072      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a35      	ldr	r2, [pc, #212]	; (8005b5c <UART_SetConfig+0x2dc>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d12a      	bne.n	8005ae0 <UART_SetConfig+0x260>
 8005a8a:	4b30      	ldr	r3, [pc, #192]	; (8005b4c <UART_SetConfig+0x2cc>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a98:	d01a      	beq.n	8005ad0 <UART_SetConfig+0x250>
 8005a9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005a9e:	d81b      	bhi.n	8005ad8 <UART_SetConfig+0x258>
 8005aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005aa4:	d00c      	beq.n	8005ac0 <UART_SetConfig+0x240>
 8005aa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005aaa:	d815      	bhi.n	8005ad8 <UART_SetConfig+0x258>
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <UART_SetConfig+0x238>
 8005ab0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ab4:	d008      	beq.n	8005ac8 <UART_SetConfig+0x248>
 8005ab6:	e00f      	b.n	8005ad8 <UART_SetConfig+0x258>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005abe:	e052      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ac6:	e04e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ac8:	2304      	movs	r3, #4
 8005aca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ace:	e04a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ad0:	2308      	movs	r3, #8
 8005ad2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ad6:	e046      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ad8:	2310      	movs	r3, #16
 8005ada:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ade:	e042      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a17      	ldr	r2, [pc, #92]	; (8005b44 <UART_SetConfig+0x2c4>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d13a      	bne.n	8005b60 <UART_SetConfig+0x2e0>
 8005aea:	4b18      	ldr	r3, [pc, #96]	; (8005b4c <UART_SetConfig+0x2cc>)
 8005aec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005af4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005af8:	d01a      	beq.n	8005b30 <UART_SetConfig+0x2b0>
 8005afa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005afe:	d81b      	bhi.n	8005b38 <UART_SetConfig+0x2b8>
 8005b00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b04:	d00c      	beq.n	8005b20 <UART_SetConfig+0x2a0>
 8005b06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b0a:	d815      	bhi.n	8005b38 <UART_SetConfig+0x2b8>
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <UART_SetConfig+0x298>
 8005b10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b14:	d008      	beq.n	8005b28 <UART_SetConfig+0x2a8>
 8005b16:	e00f      	b.n	8005b38 <UART_SetConfig+0x2b8>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b1e:	e022      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b20:	2302      	movs	r3, #2
 8005b22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b26:	e01e      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b28:	2304      	movs	r3, #4
 8005b2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b2e:	e01a      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b30:	2308      	movs	r3, #8
 8005b32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b36:	e016      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b38:	2310      	movs	r3, #16
 8005b3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b3e:	e012      	b.n	8005b66 <UART_SetConfig+0x2e6>
 8005b40:	efff69f3 	.word	0xefff69f3
 8005b44:	40008000 	.word	0x40008000
 8005b48:	40013800 	.word	0x40013800
 8005b4c:	40021000 	.word	0x40021000
 8005b50:	40004400 	.word	0x40004400
 8005b54:	40004800 	.word	0x40004800
 8005b58:	40004c00 	.word	0x40004c00
 8005b5c:	40005000 	.word	0x40005000
 8005b60:	2310      	movs	r3, #16
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a9f      	ldr	r2, [pc, #636]	; (8005de8 <UART_SetConfig+0x568>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d17a      	bne.n	8005c66 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d824      	bhi.n	8005bc2 <UART_SetConfig+0x342>
 8005b78:	a201      	add	r2, pc, #4	; (adr r2, 8005b80 <UART_SetConfig+0x300>)
 8005b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b7e:	bf00      	nop
 8005b80:	08005ba5 	.word	0x08005ba5
 8005b84:	08005bc3 	.word	0x08005bc3
 8005b88:	08005bad 	.word	0x08005bad
 8005b8c:	08005bc3 	.word	0x08005bc3
 8005b90:	08005bb3 	.word	0x08005bb3
 8005b94:	08005bc3 	.word	0x08005bc3
 8005b98:	08005bc3 	.word	0x08005bc3
 8005b9c:	08005bc3 	.word	0x08005bc3
 8005ba0:	08005bbb 	.word	0x08005bbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ba4:	f7fe fa5c 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8005ba8:	61f8      	str	r0, [r7, #28]
        break;
 8005baa:	e010      	b.n	8005bce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bac:	4b8f      	ldr	r3, [pc, #572]	; (8005dec <UART_SetConfig+0x56c>)
 8005bae:	61fb      	str	r3, [r7, #28]
        break;
 8005bb0:	e00d      	b.n	8005bce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bb2:	f7fe f9bd 	bl	8003f30 <HAL_RCC_GetSysClockFreq>
 8005bb6:	61f8      	str	r0, [r7, #28]
        break;
 8005bb8:	e009      	b.n	8005bce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bbe:	61fb      	str	r3, [r7, #28]
        break;
 8005bc0:	e005      	b.n	8005bce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005bcc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 80fb 	beq.w	8005dcc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	005b      	lsls	r3, r3, #1
 8005bde:	4413      	add	r3, r2
 8005be0:	69fa      	ldr	r2, [r7, #28]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d305      	bcc.n	8005bf2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005bec:	69fa      	ldr	r2, [r7, #28]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d903      	bls.n	8005bfa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005bf8:	e0e8      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	461c      	mov	r4, r3
 8005c00:	4615      	mov	r5, r2
 8005c02:	f04f 0200 	mov.w	r2, #0
 8005c06:	f04f 0300 	mov.w	r3, #0
 8005c0a:	022b      	lsls	r3, r5, #8
 8005c0c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005c10:	0222      	lsls	r2, r4, #8
 8005c12:	68f9      	ldr	r1, [r7, #12]
 8005c14:	6849      	ldr	r1, [r1, #4]
 8005c16:	0849      	lsrs	r1, r1, #1
 8005c18:	2000      	movs	r0, #0
 8005c1a:	4688      	mov	r8, r1
 8005c1c:	4681      	mov	r9, r0
 8005c1e:	eb12 0a08 	adds.w	sl, r2, r8
 8005c22:	eb43 0b09 	adc.w	fp, r3, r9
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	603b      	str	r3, [r7, #0]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c34:	4650      	mov	r0, sl
 8005c36:	4659      	mov	r1, fp
 8005c38:	f7fa ffae 	bl	8000b98 <__aeabi_uldivmod>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	460b      	mov	r3, r1
 8005c40:	4613      	mov	r3, r2
 8005c42:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c44:	69bb      	ldr	r3, [r7, #24]
 8005c46:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c4a:	d308      	bcc.n	8005c5e <UART_SetConfig+0x3de>
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c52:	d204      	bcs.n	8005c5e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	69ba      	ldr	r2, [r7, #24]
 8005c5a:	60da      	str	r2, [r3, #12]
 8005c5c:	e0b6      	b.n	8005dcc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005c64:	e0b2      	b.n	8005dcc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	69db      	ldr	r3, [r3, #28]
 8005c6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c6e:	d15e      	bne.n	8005d2e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005c70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c74:	2b08      	cmp	r3, #8
 8005c76:	d828      	bhi.n	8005cca <UART_SetConfig+0x44a>
 8005c78:	a201      	add	r2, pc, #4	; (adr r2, 8005c80 <UART_SetConfig+0x400>)
 8005c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7e:	bf00      	nop
 8005c80:	08005ca5 	.word	0x08005ca5
 8005c84:	08005cad 	.word	0x08005cad
 8005c88:	08005cb5 	.word	0x08005cb5
 8005c8c:	08005ccb 	.word	0x08005ccb
 8005c90:	08005cbb 	.word	0x08005cbb
 8005c94:	08005ccb 	.word	0x08005ccb
 8005c98:	08005ccb 	.word	0x08005ccb
 8005c9c:	08005ccb 	.word	0x08005ccb
 8005ca0:	08005cc3 	.word	0x08005cc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ca4:	f7fe f9dc 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8005ca8:	61f8      	str	r0, [r7, #28]
        break;
 8005caa:	e014      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cac:	f7fe f9ee 	bl	800408c <HAL_RCC_GetPCLK2Freq>
 8005cb0:	61f8      	str	r0, [r7, #28]
        break;
 8005cb2:	e010      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005cb4:	4b4d      	ldr	r3, [pc, #308]	; (8005dec <UART_SetConfig+0x56c>)
 8005cb6:	61fb      	str	r3, [r7, #28]
        break;
 8005cb8:	e00d      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cba:	f7fe f939 	bl	8003f30 <HAL_RCC_GetSysClockFreq>
 8005cbe:	61f8      	str	r0, [r7, #28]
        break;
 8005cc0:	e009      	b.n	8005cd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cc6:	61fb      	str	r3, [r7, #28]
        break;
 8005cc8:	e005      	b.n	8005cd6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005cd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d077      	beq.n	8005dcc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	005a      	lsls	r2, r3, #1
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	085b      	lsrs	r3, r3, #1
 8005ce6:	441a      	add	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	2b0f      	cmp	r3, #15
 8005cf6:	d916      	bls.n	8005d26 <UART_SetConfig+0x4a6>
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cfe:	d212      	bcs.n	8005d26 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	f023 030f 	bic.w	r3, r3, #15
 8005d08:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	085b      	lsrs	r3, r3, #1
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	f003 0307 	and.w	r3, r3, #7
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	8afb      	ldrh	r3, [r7, #22]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	8afa      	ldrh	r2, [r7, #22]
 8005d22:	60da      	str	r2, [r3, #12]
 8005d24:	e052      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005d2c:	e04e      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d827      	bhi.n	8005d86 <UART_SetConfig+0x506>
 8005d36:	a201      	add	r2, pc, #4	; (adr r2, 8005d3c <UART_SetConfig+0x4bc>)
 8005d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d3c:	08005d61 	.word	0x08005d61
 8005d40:	08005d69 	.word	0x08005d69
 8005d44:	08005d71 	.word	0x08005d71
 8005d48:	08005d87 	.word	0x08005d87
 8005d4c:	08005d77 	.word	0x08005d77
 8005d50:	08005d87 	.word	0x08005d87
 8005d54:	08005d87 	.word	0x08005d87
 8005d58:	08005d87 	.word	0x08005d87
 8005d5c:	08005d7f 	.word	0x08005d7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d60:	f7fe f97e 	bl	8004060 <HAL_RCC_GetPCLK1Freq>
 8005d64:	61f8      	str	r0, [r7, #28]
        break;
 8005d66:	e014      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d68:	f7fe f990 	bl	800408c <HAL_RCC_GetPCLK2Freq>
 8005d6c:	61f8      	str	r0, [r7, #28]
        break;
 8005d6e:	e010      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d70:	4b1e      	ldr	r3, [pc, #120]	; (8005dec <UART_SetConfig+0x56c>)
 8005d72:	61fb      	str	r3, [r7, #28]
        break;
 8005d74:	e00d      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d76:	f7fe f8db 	bl	8003f30 <HAL_RCC_GetSysClockFreq>
 8005d7a:	61f8      	str	r0, [r7, #28]
        break;
 8005d7c:	e009      	b.n	8005d92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d82:	61fb      	str	r3, [r7, #28]
        break;
 8005d84:	e005      	b.n	8005d92 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005d86:	2300      	movs	r3, #0
 8005d88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005d90:	bf00      	nop
    }

    if (pclk != 0U)
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d019      	beq.n	8005dcc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	085a      	lsrs	r2, r3, #1
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	441a      	add	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005daa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	2b0f      	cmp	r3, #15
 8005db0:	d909      	bls.n	8005dc6 <UART_SetConfig+0x546>
 8005db2:	69bb      	ldr	r3, [r7, #24]
 8005db4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005db8:	d205      	bcs.n	8005dc6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	b29a      	uxth	r2, r3
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60da      	str	r2, [r3, #12]
 8005dc4:	e002      	b.n	8005dcc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005dd8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3728      	adds	r7, #40	; 0x28
 8005de0:	46bd      	mov	sp, r7
 8005de2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005de6:	bf00      	nop
 8005de8:	40008000 	.word	0x40008000
 8005dec:	00f42400 	.word	0x00f42400

08005df0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00a      	beq.n	8005e1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	430a      	orrs	r2, r1
 8005e18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d00a      	beq.n	8005e3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e40:	f003 0304 	and.w	r3, r3, #4
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00a      	beq.n	8005e5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00a      	beq.n	8005e80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	f003 0310 	and.w	r3, r3, #16
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d00a      	beq.n	8005ea2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	430a      	orrs	r2, r1
 8005ea0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00a      	beq.n	8005ec4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d01a      	beq.n	8005f06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	430a      	orrs	r2, r1
 8005ee4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005eee:	d10a      	bne.n	8005f06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	430a      	orrs	r2, r1
 8005f04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00a      	beq.n	8005f28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	430a      	orrs	r2, r1
 8005f26:	605a      	str	r2, [r3, #4]
  }
}
 8005f28:	bf00      	nop
 8005f2a:	370c      	adds	r7, #12
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b086      	sub	sp, #24
 8005f38:	af02      	add	r7, sp, #8
 8005f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f44:	f7fd f804 	bl	8002f50 <HAL_GetTick>
 8005f48:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0308 	and.w	r3, r3, #8
 8005f54:	2b08      	cmp	r3, #8
 8005f56:	d10e      	bne.n	8005f76 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f82d 	bl	8005fc6 <UART_WaitOnFlagUntilTimeout>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d001      	beq.n	8005f76 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e023      	b.n	8005fbe <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0304 	and.w	r3, r3, #4
 8005f80:	2b04      	cmp	r3, #4
 8005f82:	d10e      	bne.n	8005fa2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f88:	9300      	str	r3, [sp, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 f817 	bl	8005fc6 <UART_WaitOnFlagUntilTimeout>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d001      	beq.n	8005fa2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e00d      	b.n	8005fbe <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2220      	movs	r2, #32
 8005fa6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2220      	movs	r2, #32
 8005fac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b09c      	sub	sp, #112	; 0x70
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	60f8      	str	r0, [r7, #12]
 8005fce:	60b9      	str	r1, [r7, #8]
 8005fd0:	603b      	str	r3, [r7, #0]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fd6:	e0a5      	b.n	8006124 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fde:	f000 80a1 	beq.w	8006124 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fe2:	f7fc ffb5 	bl	8002f50 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d302      	bcc.n	8005ff8 <UART_WaitOnFlagUntilTimeout+0x32>
 8005ff2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d13e      	bne.n	8006076 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006000:	e853 3f00 	ldrex	r3, [r3]
 8006004:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006006:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006008:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800600c:	667b      	str	r3, [r7, #100]	; 0x64
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	461a      	mov	r2, r3
 8006014:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006016:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006018:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800601c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800601e:	e841 2300 	strex	r3, r2, [r1]
 8006022:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006024:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e6      	bne.n	8005ff8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	3308      	adds	r3, #8
 8006030:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006034:	e853 3f00 	ldrex	r3, [r3]
 8006038:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800603a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800603c:	f023 0301 	bic.w	r3, r3, #1
 8006040:	663b      	str	r3, [r7, #96]	; 0x60
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3308      	adds	r3, #8
 8006048:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800604a:	64ba      	str	r2, [r7, #72]	; 0x48
 800604c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800604e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006050:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006052:	e841 2300 	strex	r3, r2, [r1]
 8006056:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800605a:	2b00      	cmp	r3, #0
 800605c:	d1e5      	bne.n	800602a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2220      	movs	r2, #32
 8006062:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2220      	movs	r2, #32
 8006068:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e067      	b.n	8006146 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0304 	and.w	r3, r3, #4
 8006080:	2b00      	cmp	r3, #0
 8006082:	d04f      	beq.n	8006124 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800608e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006092:	d147      	bne.n	8006124 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800609c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a6:	e853 3f00 	ldrex	r3, [r3]
 80060aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80060b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	461a      	mov	r2, r3
 80060ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060bc:	637b      	str	r3, [r7, #52]	; 0x34
 80060be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80060c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80060c4:	e841 2300 	strex	r3, r2, [r1]
 80060c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80060ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d1e6      	bne.n	800609e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	3308      	adds	r3, #8
 80060d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	e853 3f00 	ldrex	r3, [r3]
 80060de:	613b      	str	r3, [r7, #16]
   return(result);
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	f023 0301 	bic.w	r3, r3, #1
 80060e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	3308      	adds	r3, #8
 80060ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80060f0:	623a      	str	r2, [r7, #32]
 80060f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f4:	69f9      	ldr	r1, [r7, #28]
 80060f6:	6a3a      	ldr	r2, [r7, #32]
 80060f8:	e841 2300 	strex	r3, r2, [r1]
 80060fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1e5      	bne.n	80060d0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2220      	movs	r2, #32
 8006108:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2220      	movs	r2, #32
 800610e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2220      	movs	r2, #32
 8006114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2200      	movs	r2, #0
 800611c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e010      	b.n	8006146 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	69da      	ldr	r2, [r3, #28]
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	4013      	ands	r3, r2
 800612e:	68ba      	ldr	r2, [r7, #8]
 8006130:	429a      	cmp	r2, r3
 8006132:	bf0c      	ite	eq
 8006134:	2301      	moveq	r3, #1
 8006136:	2300      	movne	r3, #0
 8006138:	b2db      	uxtb	r3, r3
 800613a:	461a      	mov	r2, r3
 800613c:	79fb      	ldrb	r3, [r7, #7]
 800613e:	429a      	cmp	r2, r3
 8006140:	f43f af4a 	beq.w	8005fd8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	3770      	adds	r7, #112	; 0x70
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
	...

08006150 <__NVIC_SetPriority>:
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	4603      	mov	r3, r0
 8006158:	6039      	str	r1, [r7, #0]
 800615a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800615c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006160:	2b00      	cmp	r3, #0
 8006162:	db0a      	blt.n	800617a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	b2da      	uxtb	r2, r3
 8006168:	490c      	ldr	r1, [pc, #48]	; (800619c <__NVIC_SetPriority+0x4c>)
 800616a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800616e:	0112      	lsls	r2, r2, #4
 8006170:	b2d2      	uxtb	r2, r2
 8006172:	440b      	add	r3, r1
 8006174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006178:	e00a      	b.n	8006190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	b2da      	uxtb	r2, r3
 800617e:	4908      	ldr	r1, [pc, #32]	; (80061a0 <__NVIC_SetPriority+0x50>)
 8006180:	79fb      	ldrb	r3, [r7, #7]
 8006182:	f003 030f 	and.w	r3, r3, #15
 8006186:	3b04      	subs	r3, #4
 8006188:	0112      	lsls	r2, r2, #4
 800618a:	b2d2      	uxtb	r2, r2
 800618c:	440b      	add	r3, r1
 800618e:	761a      	strb	r2, [r3, #24]
}
 8006190:	bf00      	nop
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	e000e100 	.word	0xe000e100
 80061a0:	e000ed00 	.word	0xe000ed00

080061a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80061a8:	4b05      	ldr	r3, [pc, #20]	; (80061c0 <SysTick_Handler+0x1c>)
 80061aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80061ac:	f001 fee8 	bl	8007f80 <xTaskGetSchedulerState>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d001      	beq.n	80061ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80061b6:	f002 fdcf 	bl	8008d58 <xPortSysTickHandler>
  }
}
 80061ba:	bf00      	nop
 80061bc:	bd80      	pop	{r7, pc}
 80061be:	bf00      	nop
 80061c0:	e000e010 	.word	0xe000e010

080061c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80061c4:	b580      	push	{r7, lr}
 80061c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80061c8:	2100      	movs	r1, #0
 80061ca:	f06f 0004 	mvn.w	r0, #4
 80061ce:	f7ff ffbf 	bl	8006150 <__NVIC_SetPriority>
#endif
}
 80061d2:	bf00      	nop
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061de:	f3ef 8305 	mrs	r3, IPSR
 80061e2:	603b      	str	r3, [r7, #0]
  return(result);
 80061e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80061ea:	f06f 0305 	mvn.w	r3, #5
 80061ee:	607b      	str	r3, [r7, #4]
 80061f0:	e00c      	b.n	800620c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80061f2:	4b0a      	ldr	r3, [pc, #40]	; (800621c <osKernelInitialize+0x44>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d105      	bne.n	8006206 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80061fa:	4b08      	ldr	r3, [pc, #32]	; (800621c <osKernelInitialize+0x44>)
 80061fc:	2201      	movs	r2, #1
 80061fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006200:	2300      	movs	r3, #0
 8006202:	607b      	str	r3, [r7, #4]
 8006204:	e002      	b.n	800620c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006206:	f04f 33ff 	mov.w	r3, #4294967295
 800620a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800620c:	687b      	ldr	r3, [r7, #4]
}
 800620e:	4618      	mov	r0, r3
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	20000248 	.word	0x20000248

08006220 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006226:	f3ef 8305 	mrs	r3, IPSR
 800622a:	603b      	str	r3, [r7, #0]
  return(result);
 800622c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800622e:	2b00      	cmp	r3, #0
 8006230:	d003      	beq.n	800623a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006232:	f06f 0305 	mvn.w	r3, #5
 8006236:	607b      	str	r3, [r7, #4]
 8006238:	e010      	b.n	800625c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800623a:	4b0b      	ldr	r3, [pc, #44]	; (8006268 <osKernelStart+0x48>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d109      	bne.n	8006256 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006242:	f7ff ffbf 	bl	80061c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006246:	4b08      	ldr	r3, [pc, #32]	; (8006268 <osKernelStart+0x48>)
 8006248:	2202      	movs	r2, #2
 800624a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800624c:	f001 fa50 	bl	80076f0 <vTaskStartScheduler>
      stat = osOK;
 8006250:	2300      	movs	r3, #0
 8006252:	607b      	str	r3, [r7, #4]
 8006254:	e002      	b.n	800625c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006256:	f04f 33ff 	mov.w	r3, #4294967295
 800625a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800625c:	687b      	ldr	r3, [r7, #4]
}
 800625e:	4618      	mov	r0, r3
 8006260:	3708      	adds	r7, #8
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	20000248 	.word	0x20000248

0800626c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800626c:	b580      	push	{r7, lr}
 800626e:	b08e      	sub	sp, #56	; 0x38
 8006270:	af04      	add	r7, sp, #16
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006278:	2300      	movs	r3, #0
 800627a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800627c:	f3ef 8305 	mrs	r3, IPSR
 8006280:	617b      	str	r3, [r7, #20]
  return(result);
 8006282:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006284:	2b00      	cmp	r3, #0
 8006286:	d17e      	bne.n	8006386 <osThreadNew+0x11a>
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d07b      	beq.n	8006386 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800628e:	2380      	movs	r3, #128	; 0x80
 8006290:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006292:	2318      	movs	r3, #24
 8006294:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800629a:	f04f 33ff 	mov.w	r3, #4294967295
 800629e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d045      	beq.n	8006332 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d002      	beq.n	80062b4 <osThreadNew+0x48>
        name = attr->name;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	699b      	ldr	r3, [r3, #24]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d002      	beq.n	80062c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	699b      	ldr	r3, [r3, #24]
 80062c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d008      	beq.n	80062da <osThreadNew+0x6e>
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	2b38      	cmp	r3, #56	; 0x38
 80062cc:	d805      	bhi.n	80062da <osThreadNew+0x6e>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f003 0301 	and.w	r3, r3, #1
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <osThreadNew+0x72>
        return (NULL);
 80062da:	2300      	movs	r3, #0
 80062dc:	e054      	b.n	8006388 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	695b      	ldr	r3, [r3, #20]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d003      	beq.n	80062ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	695b      	ldr	r3, [r3, #20]
 80062ea:	089b      	lsrs	r3, r3, #2
 80062ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d00e      	beq.n	8006314 <osThreadNew+0xa8>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	2b5b      	cmp	r3, #91	; 0x5b
 80062fc:	d90a      	bls.n	8006314 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006302:	2b00      	cmp	r3, #0
 8006304:	d006      	beq.n	8006314 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695b      	ldr	r3, [r3, #20]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <osThreadNew+0xa8>
        mem = 1;
 800630e:	2301      	movs	r3, #1
 8006310:	61bb      	str	r3, [r7, #24]
 8006312:	e010      	b.n	8006336 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d10c      	bne.n	8006336 <osThreadNew+0xca>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d108      	bne.n	8006336 <osThreadNew+0xca>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d104      	bne.n	8006336 <osThreadNew+0xca>
          mem = 0;
 800632c:	2300      	movs	r3, #0
 800632e:	61bb      	str	r3, [r7, #24]
 8006330:	e001      	b.n	8006336 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006332:	2300      	movs	r3, #0
 8006334:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d110      	bne.n	800635e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006344:	9202      	str	r2, [sp, #8]
 8006346:	9301      	str	r3, [sp, #4]
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	9300      	str	r3, [sp, #0]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	6a3a      	ldr	r2, [r7, #32]
 8006350:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 fff6 	bl	8007344 <xTaskCreateStatic>
 8006358:	4603      	mov	r3, r0
 800635a:	613b      	str	r3, [r7, #16]
 800635c:	e013      	b.n	8006386 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800635e:	69bb      	ldr	r3, [r7, #24]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d110      	bne.n	8006386 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	b29a      	uxth	r2, r3
 8006368:	f107 0310 	add.w	r3, r7, #16
 800636c:	9301      	str	r3, [sp, #4]
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006376:	68f8      	ldr	r0, [r7, #12]
 8006378:	f001 f841 	bl	80073fe <xTaskCreate>
 800637c:	4603      	mov	r3, r0
 800637e:	2b01      	cmp	r3, #1
 8006380:	d001      	beq.n	8006386 <osThreadNew+0x11a>
            hTask = NULL;
 8006382:	2300      	movs	r3, #0
 8006384:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006386:	693b      	ldr	r3, [r7, #16]
}
 8006388:	4618      	mov	r0, r3
 800638a:	3728      	adds	r7, #40	; 0x28
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006398:	f3ef 8305 	mrs	r3, IPSR
 800639c:	60bb      	str	r3, [r7, #8]
  return(result);
 800639e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d003      	beq.n	80063ac <osDelay+0x1c>
    stat = osErrorISR;
 80063a4:	f06f 0305 	mvn.w	r3, #5
 80063a8:	60fb      	str	r3, [r7, #12]
 80063aa:	e007      	b.n	80063bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d002      	beq.n	80063bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f001 f966 	bl	8007688 <vTaskDelay>
    }
  }

  return (stat);
 80063bc:	68fb      	ldr	r3, [r7, #12]
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3710      	adds	r7, #16
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
	...

080063c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80063c8:	b480      	push	{r7}
 80063ca:	b085      	sub	sp, #20
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	4a07      	ldr	r2, [pc, #28]	; (80063f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80063d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	4a06      	ldr	r2, [pc, #24]	; (80063f8 <vApplicationGetIdleTaskMemory+0x30>)
 80063de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2280      	movs	r2, #128	; 0x80
 80063e4:	601a      	str	r2, [r3, #0]
}
 80063e6:	bf00      	nop
 80063e8:	3714      	adds	r7, #20
 80063ea:	46bd      	mov	sp, r7
 80063ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	2000024c 	.word	0x2000024c
 80063f8:	200002a8 	.word	0x200002a8

080063fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	4a07      	ldr	r2, [pc, #28]	; (8006428 <vApplicationGetTimerTaskMemory+0x2c>)
 800640c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	4a06      	ldr	r2, [pc, #24]	; (800642c <vApplicationGetTimerTaskMemory+0x30>)
 8006412:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f44f 7280 	mov.w	r2, #256	; 0x100
 800641a:	601a      	str	r2, [r3, #0]
}
 800641c:	bf00      	nop
 800641e:	3714      	adds	r7, #20
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr
 8006428:	200004a8 	.word	0x200004a8
 800642c:	20000504 	.word	0x20000504

08006430 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f103 0208 	add.w	r2, r3, #8
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	f04f 32ff 	mov.w	r2, #4294967295
 8006448:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f103 0208 	add.w	r2, r3, #8
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f103 0208 	add.w	r2, r3, #8
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646e:	4770      	bx	lr

08006470 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800647e:	bf00      	nop
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800648a:	b480      	push	{r7}
 800648c:	b085      	sub	sp, #20
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
 8006492:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	689a      	ldr	r2, [r3, #8]
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	683a      	ldr	r2, [r7, #0]
 80064b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	1c5a      	adds	r2, r3, #1
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	601a      	str	r2, [r3, #0]
}
 80064c6:	bf00      	nop
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr

080064d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80064d2:	b480      	push	{r7}
 80064d4:	b085      	sub	sp, #20
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
 80064da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e8:	d103      	bne.n	80064f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	e00c      	b.n	800650c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	3308      	adds	r3, #8
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	e002      	b.n	8006500 <vListInsert+0x2e>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	60fb      	str	r3, [r7, #12]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	429a      	cmp	r2, r3
 800650a:	d2f6      	bcs.n	80064fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	685a      	ldr	r2, [r3, #4]
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	683a      	ldr	r2, [r7, #0]
 800651a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	68fa      	ldr	r2, [r7, #12]
 8006520:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	1c5a      	adds	r2, r3, #1
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	601a      	str	r2, [r3, #0]
}
 8006538:	bf00      	nop
 800653a:	3714      	adds	r7, #20
 800653c:	46bd      	mov	sp, r7
 800653e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006542:	4770      	bx	lr

08006544 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	691b      	ldr	r3, [r3, #16]
 8006550:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	6892      	ldr	r2, [r2, #8]
 800655a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	6852      	ldr	r2, [r2, #4]
 8006564:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	429a      	cmp	r2, r3
 800656e:	d103      	bne.n	8006578 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	1e5a      	subs	r2, r3, #1
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
}
 800658c:	4618      	mov	r0, r3
 800658e:	3714      	adds	r7, #20
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b084      	sub	sp, #16
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d10a      	bne.n	80065c2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80065ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b0:	f383 8811 	msr	BASEPRI, r3
 80065b4:	f3bf 8f6f 	isb	sy
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80065be:	bf00      	nop
 80065c0:	e7fe      	b.n	80065c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80065c2:	f002 fb37 	bl	8008c34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ce:	68f9      	ldr	r1, [r7, #12]
 80065d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80065d2:	fb01 f303 	mul.w	r3, r1, r3
 80065d6:	441a      	add	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2200      	movs	r2, #0
 80065e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f2:	3b01      	subs	r3, #1
 80065f4:	68f9      	ldr	r1, [r7, #12]
 80065f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80065f8:	fb01 f303 	mul.w	r3, r1, r3
 80065fc:	441a      	add	r2, r3
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	22ff      	movs	r2, #255	; 0xff
 8006606:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	22ff      	movs	r2, #255	; 0xff
 800660e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d114      	bne.n	8006642 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d01a      	beq.n	8006656 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	3310      	adds	r3, #16
 8006624:	4618      	mov	r0, r3
 8006626:	f001 faed 	bl	8007c04 <xTaskRemoveFromEventList>
 800662a:	4603      	mov	r3, r0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d012      	beq.n	8006656 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006630:	4b0c      	ldr	r3, [pc, #48]	; (8006664 <xQueueGenericReset+0xcc>)
 8006632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006636:	601a      	str	r2, [r3, #0]
 8006638:	f3bf 8f4f 	dsb	sy
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	e009      	b.n	8006656 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	3310      	adds	r3, #16
 8006646:	4618      	mov	r0, r3
 8006648:	f7ff fef2 	bl	8006430 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3324      	adds	r3, #36	; 0x24
 8006650:	4618      	mov	r0, r3
 8006652:	f7ff feed 	bl	8006430 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006656:	f002 fb1d 	bl	8008c94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800665a:	2301      	movs	r3, #1
}
 800665c:	4618      	mov	r0, r3
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}
 8006664:	e000ed04 	.word	0xe000ed04

08006668 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006668:	b580      	push	{r7, lr}
 800666a:	b08e      	sub	sp, #56	; 0x38
 800666c:	af02      	add	r7, sp, #8
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
 8006674:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d10a      	bne.n	8006692 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800667c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006680:	f383 8811 	msr	BASEPRI, r3
 8006684:	f3bf 8f6f 	isb	sy
 8006688:	f3bf 8f4f 	dsb	sy
 800668c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800668e:	bf00      	nop
 8006690:	e7fe      	b.n	8006690 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d10a      	bne.n	80066ae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800669c:	f383 8811 	msr	BASEPRI, r3
 80066a0:	f3bf 8f6f 	isb	sy
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80066aa:	bf00      	nop
 80066ac:	e7fe      	b.n	80066ac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d002      	beq.n	80066ba <xQueueGenericCreateStatic+0x52>
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <xQueueGenericCreateStatic+0x56>
 80066ba:	2301      	movs	r3, #1
 80066bc:	e000      	b.n	80066c0 <xQueueGenericCreateStatic+0x58>
 80066be:	2300      	movs	r3, #0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10a      	bne.n	80066da <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80066c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c8:	f383 8811 	msr	BASEPRI, r3
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f3bf 8f4f 	dsb	sy
 80066d4:	623b      	str	r3, [r7, #32]
}
 80066d6:	bf00      	nop
 80066d8:	e7fe      	b.n	80066d8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d102      	bne.n	80066e6 <xQueueGenericCreateStatic+0x7e>
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d101      	bne.n	80066ea <xQueueGenericCreateStatic+0x82>
 80066e6:	2301      	movs	r3, #1
 80066e8:	e000      	b.n	80066ec <xQueueGenericCreateStatic+0x84>
 80066ea:	2300      	movs	r3, #0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d10a      	bne.n	8006706 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80066f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	f3bf 8f4f 	dsb	sy
 8006700:	61fb      	str	r3, [r7, #28]
}
 8006702:	bf00      	nop
 8006704:	e7fe      	b.n	8006704 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006706:	2350      	movs	r3, #80	; 0x50
 8006708:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	2b50      	cmp	r3, #80	; 0x50
 800670e:	d00a      	beq.n	8006726 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006714:	f383 8811 	msr	BASEPRI, r3
 8006718:	f3bf 8f6f 	isb	sy
 800671c:	f3bf 8f4f 	dsb	sy
 8006720:	61bb      	str	r3, [r7, #24]
}
 8006722:	bf00      	nop
 8006724:	e7fe      	b.n	8006724 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006726:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800672c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00d      	beq.n	800674e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800673a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800673e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006740:	9300      	str	r3, [sp, #0]
 8006742:	4613      	mov	r3, r2
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	68b9      	ldr	r1, [r7, #8]
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 f83f 	bl	80067cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800674e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006750:	4618      	mov	r0, r3
 8006752:	3730      	adds	r7, #48	; 0x30
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006758:	b580      	push	{r7, lr}
 800675a:	b08a      	sub	sp, #40	; 0x28
 800675c:	af02      	add	r7, sp, #8
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	4613      	mov	r3, r2
 8006764:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d10a      	bne.n	8006782 <xQueueGenericCreate+0x2a>
	__asm volatile
 800676c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	613b      	str	r3, [r7, #16]
}
 800677e:	bf00      	nop
 8006780:	e7fe      	b.n	8006780 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	fb02 f303 	mul.w	r3, r2, r3
 800678a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	3350      	adds	r3, #80	; 0x50
 8006790:	4618      	mov	r0, r3
 8006792:	f002 fb71 	bl	8008e78 <pvPortMalloc>
 8006796:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006798:	69bb      	ldr	r3, [r7, #24]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d011      	beq.n	80067c2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800679e:	69bb      	ldr	r3, [r7, #24]
 80067a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	3350      	adds	r3, #80	; 0x50
 80067a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80067b0:	79fa      	ldrb	r2, [r7, #7]
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	4613      	mov	r3, r2
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	68b9      	ldr	r1, [r7, #8]
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f000 f805 	bl	80067cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80067c2:	69bb      	ldr	r3, [r7, #24]
	}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3720      	adds	r7, #32
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
 80067d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80067da:	68bb      	ldr	r3, [r7, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d103      	bne.n	80067e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80067e0:	69bb      	ldr	r3, [r7, #24]
 80067e2:	69ba      	ldr	r2, [r7, #24]
 80067e4:	601a      	str	r2, [r3, #0]
 80067e6:	e002      	b.n	80067ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	68ba      	ldr	r2, [r7, #8]
 80067f8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80067fa:	2101      	movs	r1, #1
 80067fc:	69b8      	ldr	r0, [r7, #24]
 80067fe:	f7ff fecb 	bl	8006598 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006802:	69bb      	ldr	r3, [r7, #24]
 8006804:	78fa      	ldrb	r2, [r7, #3]
 8006806:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800680a:	bf00      	nop
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b08e      	sub	sp, #56	; 0x38
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]
 8006820:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006822:	2300      	movs	r3, #0
 8006824:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800682a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800682c:	2b00      	cmp	r3, #0
 800682e:	d10a      	bne.n	8006846 <xQueueGenericSend+0x32>
	__asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006842:	bf00      	nop
 8006844:	e7fe      	b.n	8006844 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d103      	bne.n	8006854 <xQueueGenericSend+0x40>
 800684c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800684e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006850:	2b00      	cmp	r3, #0
 8006852:	d101      	bne.n	8006858 <xQueueGenericSend+0x44>
 8006854:	2301      	movs	r3, #1
 8006856:	e000      	b.n	800685a <xQueueGenericSend+0x46>
 8006858:	2300      	movs	r3, #0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10a      	bne.n	8006874 <xQueueGenericSend+0x60>
	__asm volatile
 800685e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006862:	f383 8811 	msr	BASEPRI, r3
 8006866:	f3bf 8f6f 	isb	sy
 800686a:	f3bf 8f4f 	dsb	sy
 800686e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006870:	bf00      	nop
 8006872:	e7fe      	b.n	8006872 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	2b02      	cmp	r3, #2
 8006878:	d103      	bne.n	8006882 <xQueueGenericSend+0x6e>
 800687a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800687c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800687e:	2b01      	cmp	r3, #1
 8006880:	d101      	bne.n	8006886 <xQueueGenericSend+0x72>
 8006882:	2301      	movs	r3, #1
 8006884:	e000      	b.n	8006888 <xQueueGenericSend+0x74>
 8006886:	2300      	movs	r3, #0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d10a      	bne.n	80068a2 <xQueueGenericSend+0x8e>
	__asm volatile
 800688c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006890:	f383 8811 	msr	BASEPRI, r3
 8006894:	f3bf 8f6f 	isb	sy
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	623b      	str	r3, [r7, #32]
}
 800689e:	bf00      	nop
 80068a0:	e7fe      	b.n	80068a0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068a2:	f001 fb6d 	bl	8007f80 <xTaskGetSchedulerState>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d102      	bne.n	80068b2 <xQueueGenericSend+0x9e>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d101      	bne.n	80068b6 <xQueueGenericSend+0xa2>
 80068b2:	2301      	movs	r3, #1
 80068b4:	e000      	b.n	80068b8 <xQueueGenericSend+0xa4>
 80068b6:	2300      	movs	r3, #0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10a      	bne.n	80068d2 <xQueueGenericSend+0xbe>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	61fb      	str	r3, [r7, #28]
}
 80068ce:	bf00      	nop
 80068d0:	e7fe      	b.n	80068d0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068d2:	f002 f9af 	bl	8008c34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80068d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068de:	429a      	cmp	r2, r3
 80068e0:	d302      	bcc.n	80068e8 <xQueueGenericSend+0xd4>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d129      	bne.n	800693c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	68b9      	ldr	r1, [r7, #8]
 80068ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80068ee:	f000 fbbb 	bl	8007068 <prvCopyDataToQueue>
 80068f2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d010      	beq.n	800691e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fe:	3324      	adds	r3, #36	; 0x24
 8006900:	4618      	mov	r0, r3
 8006902:	f001 f97f 	bl	8007c04 <xTaskRemoveFromEventList>
 8006906:	4603      	mov	r3, r0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d013      	beq.n	8006934 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800690c:	4b3f      	ldr	r3, [pc, #252]	; (8006a0c <xQueueGenericSend+0x1f8>)
 800690e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006912:	601a      	str	r2, [r3, #0]
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	f3bf 8f6f 	isb	sy
 800691c:	e00a      	b.n	8006934 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800691e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006920:	2b00      	cmp	r3, #0
 8006922:	d007      	beq.n	8006934 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006924:	4b39      	ldr	r3, [pc, #228]	; (8006a0c <xQueueGenericSend+0x1f8>)
 8006926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800692a:	601a      	str	r2, [r3, #0]
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006934:	f002 f9ae 	bl	8008c94 <vPortExitCritical>
				return pdPASS;
 8006938:	2301      	movs	r3, #1
 800693a:	e063      	b.n	8006a04 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d103      	bne.n	800694a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006942:	f002 f9a7 	bl	8008c94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006946:	2300      	movs	r3, #0
 8006948:	e05c      	b.n	8006a04 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800694a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800694c:	2b00      	cmp	r3, #0
 800694e:	d106      	bne.n	800695e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006950:	f107 0314 	add.w	r3, r7, #20
 8006954:	4618      	mov	r0, r3
 8006956:	f001 f9b9 	bl	8007ccc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800695a:	2301      	movs	r3, #1
 800695c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800695e:	f002 f999 	bl	8008c94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006962:	f000 ff2b 	bl	80077bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006966:	f002 f965 	bl	8008c34 <vPortEnterCritical>
 800696a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800696c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006970:	b25b      	sxtb	r3, r3
 8006972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006976:	d103      	bne.n	8006980 <xQueueGenericSend+0x16c>
 8006978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697a:	2200      	movs	r2, #0
 800697c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006982:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006986:	b25b      	sxtb	r3, r3
 8006988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800698c:	d103      	bne.n	8006996 <xQueueGenericSend+0x182>
 800698e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006996:	f002 f97d 	bl	8008c94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800699a:	1d3a      	adds	r2, r7, #4
 800699c:	f107 0314 	add.w	r3, r7, #20
 80069a0:	4611      	mov	r1, r2
 80069a2:	4618      	mov	r0, r3
 80069a4:	f001 f9a8 	bl	8007cf8 <xTaskCheckForTimeOut>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d124      	bne.n	80069f8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80069ae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80069b0:	f000 fc52 	bl	8007258 <prvIsQueueFull>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d018      	beq.n	80069ec <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80069ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069bc:	3310      	adds	r3, #16
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	4611      	mov	r1, r2
 80069c2:	4618      	mov	r0, r3
 80069c4:	f001 f8ce 	bl	8007b64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80069c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80069ca:	f000 fbdd 	bl	8007188 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80069ce:	f000 ff03 	bl	80077d8 <xTaskResumeAll>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	f47f af7c 	bne.w	80068d2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80069da:	4b0c      	ldr	r3, [pc, #48]	; (8006a0c <xQueueGenericSend+0x1f8>)
 80069dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069e0:	601a      	str	r2, [r3, #0]
 80069e2:	f3bf 8f4f 	dsb	sy
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	e772      	b.n	80068d2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80069ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80069ee:	f000 fbcb 	bl	8007188 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069f2:	f000 fef1 	bl	80077d8 <xTaskResumeAll>
 80069f6:	e76c      	b.n	80068d2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80069f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80069fa:	f000 fbc5 	bl	8007188 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069fe:	f000 feeb 	bl	80077d8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006a02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3738      	adds	r7, #56	; 0x38
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	e000ed04 	.word	0xe000ed04

08006a10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b090      	sub	sp, #64	; 0x40
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
 8006a1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10a      	bne.n	8006a3e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006a3a:	bf00      	nop
 8006a3c:	e7fe      	b.n	8006a3c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d103      	bne.n	8006a4c <xQueueGenericSendFromISR+0x3c>
 8006a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d101      	bne.n	8006a50 <xQueueGenericSendFromISR+0x40>
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e000      	b.n	8006a52 <xQueueGenericSendFromISR+0x42>
 8006a50:	2300      	movs	r3, #0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d10a      	bne.n	8006a6c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a68:	bf00      	nop
 8006a6a:	e7fe      	b.n	8006a6a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	2b02      	cmp	r3, #2
 8006a70:	d103      	bne.n	8006a7a <xQueueGenericSendFromISR+0x6a>
 8006a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d101      	bne.n	8006a7e <xQueueGenericSendFromISR+0x6e>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e000      	b.n	8006a80 <xQueueGenericSendFromISR+0x70>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006a84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a88:	f383 8811 	msr	BASEPRI, r3
 8006a8c:	f3bf 8f6f 	isb	sy
 8006a90:	f3bf 8f4f 	dsb	sy
 8006a94:	623b      	str	r3, [r7, #32]
}
 8006a96:	bf00      	nop
 8006a98:	e7fe      	b.n	8006a98 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006a9a:	f002 f9ad 	bl	8008df8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006a9e:	f3ef 8211 	mrs	r2, BASEPRI
 8006aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa6:	f383 8811 	msr	BASEPRI, r3
 8006aaa:	f3bf 8f6f 	isb	sy
 8006aae:	f3bf 8f4f 	dsb	sy
 8006ab2:	61fa      	str	r2, [r7, #28]
 8006ab4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006ab6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006ab8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006abc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ac0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d302      	bcc.n	8006acc <xQueueGenericSendFromISR+0xbc>
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d12f      	bne.n	8006b2c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006acc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ace:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ad2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ada:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006adc:	683a      	ldr	r2, [r7, #0]
 8006ade:	68b9      	ldr	r1, [r7, #8]
 8006ae0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006ae2:	f000 fac1 	bl	8007068 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006ae6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aee:	d112      	bne.n	8006b16 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d016      	beq.n	8006b26 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006afa:	3324      	adds	r3, #36	; 0x24
 8006afc:	4618      	mov	r0, r3
 8006afe:	f001 f881 	bl	8007c04 <xTaskRemoveFromEventList>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00e      	beq.n	8006b26 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00b      	beq.n	8006b26 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	601a      	str	r2, [r3, #0]
 8006b14:	e007      	b.n	8006b26 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006b16:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	b25a      	sxtb	r2, r3
 8006b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006b26:	2301      	movs	r3, #1
 8006b28:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006b2a:	e001      	b.n	8006b30 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b32:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006b3a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3740      	adds	r7, #64	; 0x40
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b08e      	sub	sp, #56	; 0x38
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d10a      	bne.n	8006b70 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5e:	f383 8811 	msr	BASEPRI, r3
 8006b62:	f3bf 8f6f 	isb	sy
 8006b66:	f3bf 8f4f 	dsb	sy
 8006b6a:	623b      	str	r3, [r7, #32]
}
 8006b6c:	bf00      	nop
 8006b6e:	e7fe      	b.n	8006b6e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00a      	beq.n	8006b8e <xQueueGiveFromISR+0x48>
	__asm volatile
 8006b78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b7c:	f383 8811 	msr	BASEPRI, r3
 8006b80:	f3bf 8f6f 	isb	sy
 8006b84:	f3bf 8f4f 	dsb	sy
 8006b88:	61fb      	str	r3, [r7, #28]
}
 8006b8a:	bf00      	nop
 8006b8c:	e7fe      	b.n	8006b8c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d103      	bne.n	8006b9e <xQueueGiveFromISR+0x58>
 8006b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d101      	bne.n	8006ba2 <xQueueGiveFromISR+0x5c>
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e000      	b.n	8006ba4 <xQueueGiveFromISR+0x5e>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d10a      	bne.n	8006bbe <xQueueGiveFromISR+0x78>
	__asm volatile
 8006ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bac:	f383 8811 	msr	BASEPRI, r3
 8006bb0:	f3bf 8f6f 	isb	sy
 8006bb4:	f3bf 8f4f 	dsb	sy
 8006bb8:	61bb      	str	r3, [r7, #24]
}
 8006bba:	bf00      	nop
 8006bbc:	e7fe      	b.n	8006bbc <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006bbe:	f002 f91b 	bl	8008df8 <vPortValidateInterruptPriority>
	__asm volatile
 8006bc2:	f3ef 8211 	mrs	r2, BASEPRI
 8006bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bca:	f383 8811 	msr	BASEPRI, r3
 8006bce:	f3bf 8f6f 	isb	sy
 8006bd2:	f3bf 8f4f 	dsb	sy
 8006bd6:	617a      	str	r2, [r7, #20]
 8006bd8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006bda:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d22b      	bcs.n	8006c46 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bf4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfa:	1c5a      	adds	r2, r3, #1
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bfe:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006c00:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c08:	d112      	bne.n	8006c30 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d016      	beq.n	8006c40 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c14:	3324      	adds	r3, #36	; 0x24
 8006c16:	4618      	mov	r0, r3
 8006c18:	f000 fff4 	bl	8007c04 <xTaskRemoveFromEventList>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d00e      	beq.n	8006c40 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d00b      	beq.n	8006c40 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	e007      	b.n	8006c40 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006c30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c34:	3301      	adds	r3, #1
 8006c36:	b2db      	uxtb	r3, r3
 8006c38:	b25a      	sxtb	r2, r3
 8006c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006c40:	2301      	movs	r3, #1
 8006c42:	637b      	str	r3, [r7, #52]	; 0x34
 8006c44:	e001      	b.n	8006c4a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006c46:	2300      	movs	r3, #0
 8006c48:	637b      	str	r3, [r7, #52]	; 0x34
 8006c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c4c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	f383 8811 	msr	BASEPRI, r3
}
 8006c54:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3738      	adds	r7, #56	; 0x38
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b08c      	sub	sp, #48	; 0x30
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d10a      	bne.n	8006c90 <xQueueReceive+0x30>
	__asm volatile
 8006c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	623b      	str	r3, [r7, #32]
}
 8006c8c:	bf00      	nop
 8006c8e:	e7fe      	b.n	8006c8e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d103      	bne.n	8006c9e <xQueueReceive+0x3e>
 8006c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d101      	bne.n	8006ca2 <xQueueReceive+0x42>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e000      	b.n	8006ca4 <xQueueReceive+0x44>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10a      	bne.n	8006cbe <xQueueReceive+0x5e>
	__asm volatile
 8006ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cac:	f383 8811 	msr	BASEPRI, r3
 8006cb0:	f3bf 8f6f 	isb	sy
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	61fb      	str	r3, [r7, #28]
}
 8006cba:	bf00      	nop
 8006cbc:	e7fe      	b.n	8006cbc <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006cbe:	f001 f95f 	bl	8007f80 <xTaskGetSchedulerState>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d102      	bne.n	8006cce <xQueueReceive+0x6e>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d101      	bne.n	8006cd2 <xQueueReceive+0x72>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e000      	b.n	8006cd4 <xQueueReceive+0x74>
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10a      	bne.n	8006cee <xQueueReceive+0x8e>
	__asm volatile
 8006cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cdc:	f383 8811 	msr	BASEPRI, r3
 8006ce0:	f3bf 8f6f 	isb	sy
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	61bb      	str	r3, [r7, #24]
}
 8006cea:	bf00      	nop
 8006cec:	e7fe      	b.n	8006cec <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006cee:	f001 ffa1 	bl	8008c34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d01f      	beq.n	8006d3e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006cfe:	68b9      	ldr	r1, [r7, #8]
 8006d00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006d02:	f000 fa1b 	bl	800713c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d08:	1e5a      	subs	r2, r3, #1
 8006d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d0c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d00f      	beq.n	8006d36 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d18:	3310      	adds	r3, #16
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 ff72 	bl	8007c04 <xTaskRemoveFromEventList>
 8006d20:	4603      	mov	r3, r0
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d007      	beq.n	8006d36 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006d26:	4b3d      	ldr	r3, [pc, #244]	; (8006e1c <xQueueReceive+0x1bc>)
 8006d28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d2c:	601a      	str	r2, [r3, #0]
 8006d2e:	f3bf 8f4f 	dsb	sy
 8006d32:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006d36:	f001 ffad 	bl	8008c94 <vPortExitCritical>
				return pdPASS;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e069      	b.n	8006e12 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d103      	bne.n	8006d4c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d44:	f001 ffa6 	bl	8008c94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006d48:	2300      	movs	r3, #0
 8006d4a:	e062      	b.n	8006e12 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d106      	bne.n	8006d60 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d52:	f107 0310 	add.w	r3, r7, #16
 8006d56:	4618      	mov	r0, r3
 8006d58:	f000 ffb8 	bl	8007ccc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d60:	f001 ff98 	bl	8008c94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d64:	f000 fd2a 	bl	80077bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d68:	f001 ff64 	bl	8008c34 <vPortEnterCritical>
 8006d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d72:	b25b      	sxtb	r3, r3
 8006d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d78:	d103      	bne.n	8006d82 <xQueueReceive+0x122>
 8006d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d88:	b25b      	sxtb	r3, r3
 8006d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d8e:	d103      	bne.n	8006d98 <xQueueReceive+0x138>
 8006d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d98:	f001 ff7c 	bl	8008c94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d9c:	1d3a      	adds	r2, r7, #4
 8006d9e:	f107 0310 	add.w	r3, r7, #16
 8006da2:	4611      	mov	r1, r2
 8006da4:	4618      	mov	r0, r3
 8006da6:	f000 ffa7 	bl	8007cf8 <xTaskCheckForTimeOut>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d123      	bne.n	8006df8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006db0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006db2:	f000 fa3b 	bl	800722c <prvIsQueueEmpty>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d017      	beq.n	8006dec <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dbe:	3324      	adds	r3, #36	; 0x24
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	4611      	mov	r1, r2
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	f000 fecd 	bl	8007b64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006dca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dcc:	f000 f9dc 	bl	8007188 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006dd0:	f000 fd02 	bl	80077d8 <xTaskResumeAll>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d189      	bne.n	8006cee <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006dda:	4b10      	ldr	r3, [pc, #64]	; (8006e1c <xQueueReceive+0x1bc>)
 8006ddc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	f3bf 8f4f 	dsb	sy
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	e780      	b.n	8006cee <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006dec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dee:	f000 f9cb 	bl	8007188 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006df2:	f000 fcf1 	bl	80077d8 <xTaskResumeAll>
 8006df6:	e77a      	b.n	8006cee <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006df8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006dfa:	f000 f9c5 	bl	8007188 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006dfe:	f000 fceb 	bl	80077d8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006e02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006e04:	f000 fa12 	bl	800722c <prvIsQueueEmpty>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f43f af6f 	beq.w	8006cee <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006e10:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3730      	adds	r7, #48	; 0x30
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop
 8006e1c:	e000ed04 	.word	0xe000ed04

08006e20 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08e      	sub	sp, #56	; 0x38
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
 8006e28:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006e32:	2300      	movs	r3, #0
 8006e34:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10a      	bne.n	8006e52 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e40:	f383 8811 	msr	BASEPRI, r3
 8006e44:	f3bf 8f6f 	isb	sy
 8006e48:	f3bf 8f4f 	dsb	sy
 8006e4c:	623b      	str	r3, [r7, #32]
}
 8006e4e:	bf00      	nop
 8006e50:	e7fe      	b.n	8006e50 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00a      	beq.n	8006e70 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	61fb      	str	r3, [r7, #28]
}
 8006e6c:	bf00      	nop
 8006e6e:	e7fe      	b.n	8006e6e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e70:	f001 f886 	bl	8007f80 <xTaskGetSchedulerState>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d102      	bne.n	8006e80 <xQueueSemaphoreTake+0x60>
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d101      	bne.n	8006e84 <xQueueSemaphoreTake+0x64>
 8006e80:	2301      	movs	r3, #1
 8006e82:	e000      	b.n	8006e86 <xQueueSemaphoreTake+0x66>
 8006e84:	2300      	movs	r3, #0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d10a      	bne.n	8006ea0 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e8e:	f383 8811 	msr	BASEPRI, r3
 8006e92:	f3bf 8f6f 	isb	sy
 8006e96:	f3bf 8f4f 	dsb	sy
 8006e9a:	61bb      	str	r3, [r7, #24]
}
 8006e9c:	bf00      	nop
 8006e9e:	e7fe      	b.n	8006e9e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ea0:	f001 fec8 	bl	8008c34 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d024      	beq.n	8006efa <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb2:	1e5a      	subs	r2, r3, #1
 8006eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d104      	bne.n	8006eca <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006ec0:	f001 f9d4 	bl	800826c <pvTaskIncrementMutexHeldCount>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ecc:	691b      	ldr	r3, [r3, #16]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00f      	beq.n	8006ef2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ed4:	3310      	adds	r3, #16
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 fe94 	bl	8007c04 <xTaskRemoveFromEventList>
 8006edc:	4603      	mov	r3, r0
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d007      	beq.n	8006ef2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ee2:	4b54      	ldr	r3, [pc, #336]	; (8007034 <xQueueSemaphoreTake+0x214>)
 8006ee4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ee8:	601a      	str	r2, [r3, #0]
 8006eea:	f3bf 8f4f 	dsb	sy
 8006eee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006ef2:	f001 fecf 	bl	8008c94 <vPortExitCritical>
				return pdPASS;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e097      	b.n	800702a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d111      	bne.n	8006f24 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00a      	beq.n	8006f1c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0a:	f383 8811 	msr	BASEPRI, r3
 8006f0e:	f3bf 8f6f 	isb	sy
 8006f12:	f3bf 8f4f 	dsb	sy
 8006f16:	617b      	str	r3, [r7, #20]
}
 8006f18:	bf00      	nop
 8006f1a:	e7fe      	b.n	8006f1a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006f1c:	f001 feba 	bl	8008c94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006f20:	2300      	movs	r3, #0
 8006f22:	e082      	b.n	800702a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d106      	bne.n	8006f38 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f2a:	f107 030c 	add.w	r3, r7, #12
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 fecc 	bl	8007ccc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f34:	2301      	movs	r3, #1
 8006f36:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f38:	f001 feac 	bl	8008c94 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f3c:	f000 fc3e 	bl	80077bc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f40:	f001 fe78 	bl	8008c34 <vPortEnterCritical>
 8006f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f4a:	b25b      	sxtb	r3, r3
 8006f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f50:	d103      	bne.n	8006f5a <xQueueSemaphoreTake+0x13a>
 8006f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f60:	b25b      	sxtb	r3, r3
 8006f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f66:	d103      	bne.n	8006f70 <xQueueSemaphoreTake+0x150>
 8006f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f70:	f001 fe90 	bl	8008c94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f74:	463a      	mov	r2, r7
 8006f76:	f107 030c 	add.w	r3, r7, #12
 8006f7a:	4611      	mov	r1, r2
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	f000 febb 	bl	8007cf8 <xTaskCheckForTimeOut>
 8006f82:	4603      	mov	r3, r0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d132      	bne.n	8006fee <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006f8a:	f000 f94f 	bl	800722c <prvIsQueueEmpty>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d026      	beq.n	8006fe2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d109      	bne.n	8006fb0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006f9c:	f001 fe4a 	bl	8008c34 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f001 f809 	bl	8007fbc <xTaskPriorityInherit>
 8006faa:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006fac:	f001 fe72 	bl	8008c94 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb2:	3324      	adds	r3, #36	; 0x24
 8006fb4:	683a      	ldr	r2, [r7, #0]
 8006fb6:	4611      	mov	r1, r2
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fdd3 	bl	8007b64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006fbe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006fc0:	f000 f8e2 	bl	8007188 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006fc4:	f000 fc08 	bl	80077d8 <xTaskResumeAll>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f47f af68 	bne.w	8006ea0 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006fd0:	4b18      	ldr	r3, [pc, #96]	; (8007034 <xQueueSemaphoreTake+0x214>)
 8006fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fd6:	601a      	str	r2, [r3, #0]
 8006fd8:	f3bf 8f4f 	dsb	sy
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	e75e      	b.n	8006ea0 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006fe2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006fe4:	f000 f8d0 	bl	8007188 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fe8:	f000 fbf6 	bl	80077d8 <xTaskResumeAll>
 8006fec:	e758      	b.n	8006ea0 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006fee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ff0:	f000 f8ca 	bl	8007188 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006ff4:	f000 fbf0 	bl	80077d8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ff8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ffa:	f000 f917 	bl	800722c <prvIsQueueEmpty>
 8006ffe:	4603      	mov	r3, r0
 8007000:	2b00      	cmp	r3, #0
 8007002:	f43f af4d 	beq.w	8006ea0 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00d      	beq.n	8007028 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800700c:	f001 fe12 	bl	8008c34 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007010:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007012:	f000 f811 	bl	8007038 <prvGetDisinheritPriorityAfterTimeout>
 8007016:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800701e:	4618      	mov	r0, r3
 8007020:	f001 f8a2 	bl	8008168 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007024:	f001 fe36 	bl	8008c94 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007028:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800702a:	4618      	mov	r0, r3
 800702c:	3738      	adds	r7, #56	; 0x38
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}
 8007032:	bf00      	nop
 8007034:	e000ed04 	.word	0xe000ed04

08007038 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007038:	b480      	push	{r7}
 800703a:	b085      	sub	sp, #20
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007044:	2b00      	cmp	r3, #0
 8007046:	d006      	beq.n	8007056 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8007052:	60fb      	str	r3, [r7, #12]
 8007054:	e001      	b.n	800705a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007056:	2300      	movs	r3, #0
 8007058:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800705a:	68fb      	ldr	r3, [r7, #12]
	}
 800705c:	4618      	mov	r0, r3
 800705e:	3714      	adds	r7, #20
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007074:	2300      	movs	r3, #0
 8007076:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10d      	bne.n	80070a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d14d      	bne.n	800712a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	4618      	mov	r0, r3
 8007094:	f000 fffa 	bl	800808c <xTaskPriorityDisinherit>
 8007098:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	609a      	str	r2, [r3, #8]
 80070a0:	e043      	b.n	800712a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d119      	bne.n	80070dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6858      	ldr	r0, [r3, #4]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b0:	461a      	mov	r2, r3
 80070b2:	68b9      	ldr	r1, [r7, #8]
 80070b4:	f002 f976 	bl	80093a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	685a      	ldr	r2, [r3, #4]
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c0:	441a      	add	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	685a      	ldr	r2, [r3, #4]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d32b      	bcc.n	800712a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	605a      	str	r2, [r3, #4]
 80070da:	e026      	b.n	800712a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	68d8      	ldr	r0, [r3, #12]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e4:	461a      	mov	r2, r3
 80070e6:	68b9      	ldr	r1, [r7, #8]
 80070e8:	f002 f95c 	bl	80093a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	68da      	ldr	r2, [r3, #12]
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070f4:	425b      	negs	r3, r3
 80070f6:	441a      	add	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	68da      	ldr	r2, [r3, #12]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	429a      	cmp	r2, r3
 8007106:	d207      	bcs.n	8007118 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689a      	ldr	r2, [r3, #8]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007110:	425b      	negs	r3, r3
 8007112:	441a      	add	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b02      	cmp	r3, #2
 800711c:	d105      	bne.n	800712a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d002      	beq.n	800712a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	3b01      	subs	r3, #1
 8007128:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	1c5a      	adds	r2, r3, #1
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007132:	697b      	ldr	r3, [r7, #20]
}
 8007134:	4618      	mov	r0, r3
 8007136:	3718      	adds	r7, #24
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}

0800713c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800714a:	2b00      	cmp	r3, #0
 800714c:	d018      	beq.n	8007180 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	68da      	ldr	r2, [r3, #12]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007156:	441a      	add	r2, r3
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68da      	ldr	r2, [r3, #12]
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	429a      	cmp	r2, r3
 8007166:	d303      	bcc.n	8007170 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	68d9      	ldr	r1, [r3, #12]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007178:	461a      	mov	r2, r3
 800717a:	6838      	ldr	r0, [r7, #0]
 800717c:	f002 f912 	bl	80093a4 <memcpy>
	}
}
 8007180:	bf00      	nop
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b084      	sub	sp, #16
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007190:	f001 fd50 	bl	8008c34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800719a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800719c:	e011      	b.n	80071c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d012      	beq.n	80071cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	3324      	adds	r3, #36	; 0x24
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 fd2a 	bl	8007c04 <xTaskRemoveFromEventList>
 80071b0:	4603      	mov	r3, r0
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d001      	beq.n	80071ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80071b6:	f000 fe01 	bl	8007dbc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80071ba:	7bfb      	ldrb	r3, [r7, #15]
 80071bc:	3b01      	subs	r3, #1
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80071c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	dce9      	bgt.n	800719e <prvUnlockQueue+0x16>
 80071ca:	e000      	b.n	80071ce <prvUnlockQueue+0x46>
					break;
 80071cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	22ff      	movs	r2, #255	; 0xff
 80071d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80071d6:	f001 fd5d 	bl	8008c94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80071da:	f001 fd2b 	bl	8008c34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80071e6:	e011      	b.n	800720c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d012      	beq.n	8007216 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3310      	adds	r3, #16
 80071f4:	4618      	mov	r0, r3
 80071f6:	f000 fd05 	bl	8007c04 <xTaskRemoveFromEventList>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007200:	f000 fddc 	bl	8007dbc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007204:	7bbb      	ldrb	r3, [r7, #14]
 8007206:	3b01      	subs	r3, #1
 8007208:	b2db      	uxtb	r3, r3
 800720a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800720c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007210:	2b00      	cmp	r3, #0
 8007212:	dce9      	bgt.n	80071e8 <prvUnlockQueue+0x60>
 8007214:	e000      	b.n	8007218 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007216:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	22ff      	movs	r2, #255	; 0xff
 800721c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007220:	f001 fd38 	bl	8008c94 <vPortExitCritical>
}
 8007224:	bf00      	nop
 8007226:	3710      	adds	r7, #16
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}

0800722c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007234:	f001 fcfe 	bl	8008c34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800723c:	2b00      	cmp	r3, #0
 800723e:	d102      	bne.n	8007246 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007240:	2301      	movs	r3, #1
 8007242:	60fb      	str	r3, [r7, #12]
 8007244:	e001      	b.n	800724a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007246:	2300      	movs	r3, #0
 8007248:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800724a:	f001 fd23 	bl	8008c94 <vPortExitCritical>

	return xReturn;
 800724e:	68fb      	ldr	r3, [r7, #12]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007260:	f001 fce8 	bl	8008c34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800726c:	429a      	cmp	r2, r3
 800726e:	d102      	bne.n	8007276 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007270:	2301      	movs	r3, #1
 8007272:	60fb      	str	r3, [r7, #12]
 8007274:	e001      	b.n	800727a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800727a:	f001 fd0b 	bl	8008c94 <vPortExitCritical>

	return xReturn;
 800727e:	68fb      	ldr	r3, [r7, #12]
}
 8007280:	4618      	mov	r0, r3
 8007282:	3710      	adds	r7, #16
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007292:	2300      	movs	r3, #0
 8007294:	60fb      	str	r3, [r7, #12]
 8007296:	e014      	b.n	80072c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007298:	4a0f      	ldr	r2, [pc, #60]	; (80072d8 <vQueueAddToRegistry+0x50>)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d10b      	bne.n	80072bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80072a4:	490c      	ldr	r1, [pc, #48]	; (80072d8 <vQueueAddToRegistry+0x50>)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	683a      	ldr	r2, [r7, #0]
 80072aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80072ae:	4a0a      	ldr	r2, [pc, #40]	; (80072d8 <vQueueAddToRegistry+0x50>)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	00db      	lsls	r3, r3, #3
 80072b4:	4413      	add	r3, r2
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80072ba:	e006      	b.n	80072ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	3301      	adds	r3, #1
 80072c0:	60fb      	str	r3, [r7, #12]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b07      	cmp	r3, #7
 80072c6:	d9e7      	bls.n	8007298 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80072c8:	bf00      	nop
 80072ca:	bf00      	nop
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	20000904 	.word	0x20000904

080072dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b086      	sub	sp, #24
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80072ec:	f001 fca2 	bl	8008c34 <vPortEnterCritical>
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072f6:	b25b      	sxtb	r3, r3
 80072f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072fc:	d103      	bne.n	8007306 <vQueueWaitForMessageRestricted+0x2a>
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	2200      	movs	r2, #0
 8007302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800730c:	b25b      	sxtb	r3, r3
 800730e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007312:	d103      	bne.n	800731c <vQueueWaitForMessageRestricted+0x40>
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	2200      	movs	r2, #0
 8007318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800731c:	f001 fcba 	bl	8008c94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007324:	2b00      	cmp	r3, #0
 8007326:	d106      	bne.n	8007336 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	3324      	adds	r3, #36	; 0x24
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	4618      	mov	r0, r3
 8007332:	f000 fc3b 	bl	8007bac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007336:	6978      	ldr	r0, [r7, #20]
 8007338:	f7ff ff26 	bl	8007188 <prvUnlockQueue>
	}
 800733c:	bf00      	nop
 800733e:	3718      	adds	r7, #24
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08e      	sub	sp, #56	; 0x38
 8007348:	af04      	add	r7, sp, #16
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
 8007350:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007354:	2b00      	cmp	r3, #0
 8007356:	d10a      	bne.n	800736e <xTaskCreateStatic+0x2a>
	__asm volatile
 8007358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800735c:	f383 8811 	msr	BASEPRI, r3
 8007360:	f3bf 8f6f 	isb	sy
 8007364:	f3bf 8f4f 	dsb	sy
 8007368:	623b      	str	r3, [r7, #32]
}
 800736a:	bf00      	nop
 800736c:	e7fe      	b.n	800736c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800736e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007370:	2b00      	cmp	r3, #0
 8007372:	d10a      	bne.n	800738a <xTaskCreateStatic+0x46>
	__asm volatile
 8007374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007378:	f383 8811 	msr	BASEPRI, r3
 800737c:	f3bf 8f6f 	isb	sy
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	61fb      	str	r3, [r7, #28]
}
 8007386:	bf00      	nop
 8007388:	e7fe      	b.n	8007388 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800738a:	235c      	movs	r3, #92	; 0x5c
 800738c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	2b5c      	cmp	r3, #92	; 0x5c
 8007392:	d00a      	beq.n	80073aa <xTaskCreateStatic+0x66>
	__asm volatile
 8007394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007398:	f383 8811 	msr	BASEPRI, r3
 800739c:	f3bf 8f6f 	isb	sy
 80073a0:	f3bf 8f4f 	dsb	sy
 80073a4:	61bb      	str	r3, [r7, #24]
}
 80073a6:	bf00      	nop
 80073a8:	e7fe      	b.n	80073a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80073aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80073ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d01e      	beq.n	80073f0 <xTaskCreateStatic+0xac>
 80073b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d01b      	beq.n	80073f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80073b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80073bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80073c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80073c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c4:	2202      	movs	r2, #2
 80073c6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80073ca:	2300      	movs	r3, #0
 80073cc:	9303      	str	r3, [sp, #12]
 80073ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073d0:	9302      	str	r3, [sp, #8]
 80073d2:	f107 0314 	add.w	r3, r7, #20
 80073d6:	9301      	str	r3, [sp, #4]
 80073d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	68b9      	ldr	r1, [r7, #8]
 80073e2:	68f8      	ldr	r0, [r7, #12]
 80073e4:	f000 f850 	bl	8007488 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80073e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80073ea:	f000 f8dd 	bl	80075a8 <prvAddNewTaskToReadyList>
 80073ee:	e001      	b.n	80073f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80073f0:	2300      	movs	r3, #0
 80073f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80073f4:	697b      	ldr	r3, [r7, #20]
	}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3728      	adds	r7, #40	; 0x28
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}

080073fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80073fe:	b580      	push	{r7, lr}
 8007400:	b08c      	sub	sp, #48	; 0x30
 8007402:	af04      	add	r7, sp, #16
 8007404:	60f8      	str	r0, [r7, #12]
 8007406:	60b9      	str	r1, [r7, #8]
 8007408:	603b      	str	r3, [r7, #0]
 800740a:	4613      	mov	r3, r2
 800740c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800740e:	88fb      	ldrh	r3, [r7, #6]
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	4618      	mov	r0, r3
 8007414:	f001 fd30 	bl	8008e78 <pvPortMalloc>
 8007418:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00e      	beq.n	800743e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007420:	205c      	movs	r0, #92	; 0x5c
 8007422:	f001 fd29 	bl	8008e78 <pvPortMalloc>
 8007426:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007428:	69fb      	ldr	r3, [r7, #28]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800742e:	69fb      	ldr	r3, [r7, #28]
 8007430:	697a      	ldr	r2, [r7, #20]
 8007432:	631a      	str	r2, [r3, #48]	; 0x30
 8007434:	e005      	b.n	8007442 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007436:	6978      	ldr	r0, [r7, #20]
 8007438:	f001 fdea 	bl	8009010 <vPortFree>
 800743c:	e001      	b.n	8007442 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800743e:	2300      	movs	r3, #0
 8007440:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d017      	beq.n	8007478 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007450:	88fa      	ldrh	r2, [r7, #6]
 8007452:	2300      	movs	r3, #0
 8007454:	9303      	str	r3, [sp, #12]
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	9302      	str	r3, [sp, #8]
 800745a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800745c:	9301      	str	r3, [sp, #4]
 800745e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	68b9      	ldr	r1, [r7, #8]
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 f80e 	bl	8007488 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800746c:	69f8      	ldr	r0, [r7, #28]
 800746e:	f000 f89b 	bl	80075a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007472:	2301      	movs	r3, #1
 8007474:	61bb      	str	r3, [r7, #24]
 8007476:	e002      	b.n	800747e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007478:	f04f 33ff 	mov.w	r3, #4294967295
 800747c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800747e:	69bb      	ldr	r3, [r7, #24]
	}
 8007480:	4618      	mov	r0, r3
 8007482:	3720      	adds	r7, #32
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}

08007488 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b088      	sub	sp, #32
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
 8007494:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007498:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	461a      	mov	r2, r3
 80074a0:	21a5      	movs	r1, #165	; 0xa5
 80074a2:	f001 ff8d 	bl	80093c0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80074a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80074b0:	3b01      	subs	r3, #1
 80074b2:	009b      	lsls	r3, r3, #2
 80074b4:	4413      	add	r3, r2
 80074b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	f023 0307 	bic.w	r3, r3, #7
 80074be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	f003 0307 	and.w	r3, r3, #7
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00a      	beq.n	80074e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80074ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ce:	f383 8811 	msr	BASEPRI, r3
 80074d2:	f3bf 8f6f 	isb	sy
 80074d6:	f3bf 8f4f 	dsb	sy
 80074da:	617b      	str	r3, [r7, #20]
}
 80074dc:	bf00      	nop
 80074de:	e7fe      	b.n	80074de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d01f      	beq.n	8007526 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80074e6:	2300      	movs	r3, #0
 80074e8:	61fb      	str	r3, [r7, #28]
 80074ea:	e012      	b.n	8007512 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80074ec:	68ba      	ldr	r2, [r7, #8]
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	4413      	add	r3, r2
 80074f2:	7819      	ldrb	r1, [r3, #0]
 80074f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	4413      	add	r3, r2
 80074fa:	3334      	adds	r3, #52	; 0x34
 80074fc:	460a      	mov	r2, r1
 80074fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	4413      	add	r3, r2
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d006      	beq.n	800751a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	3301      	adds	r3, #1
 8007510:	61fb      	str	r3, [r7, #28]
 8007512:	69fb      	ldr	r3, [r7, #28]
 8007514:	2b0f      	cmp	r3, #15
 8007516:	d9e9      	bls.n	80074ec <prvInitialiseNewTask+0x64>
 8007518:	e000      	b.n	800751c <prvInitialiseNewTask+0x94>
			{
				break;
 800751a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800751c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800751e:	2200      	movs	r2, #0
 8007520:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007524:	e003      	b.n	800752e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007528:	2200      	movs	r2, #0
 800752a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800752e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007530:	2b37      	cmp	r3, #55	; 0x37
 8007532:	d901      	bls.n	8007538 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007534:	2337      	movs	r3, #55	; 0x37
 8007536:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800753a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800753c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800753e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007540:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007542:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007546:	2200      	movs	r2, #0
 8007548:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800754a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800754c:	3304      	adds	r3, #4
 800754e:	4618      	mov	r0, r3
 8007550:	f7fe ff8e 	bl	8006470 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007556:	3318      	adds	r3, #24
 8007558:	4618      	mov	r0, r3
 800755a:	f7fe ff89 	bl	8006470 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800755e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007560:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007562:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007566:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800756a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800756c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800756e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007572:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007576:	2200      	movs	r2, #0
 8007578:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800757a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757c:	2200      	movs	r2, #0
 800757e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007582:	683a      	ldr	r2, [r7, #0]
 8007584:	68f9      	ldr	r1, [r7, #12]
 8007586:	69b8      	ldr	r0, [r7, #24]
 8007588:	f001 fa26 	bl	80089d8 <pxPortInitialiseStack>
 800758c:	4602      	mov	r2, r0
 800758e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007590:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007594:	2b00      	cmp	r3, #0
 8007596:	d002      	beq.n	800759e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800759a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800759c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800759e:	bf00      	nop
 80075a0:	3720      	adds	r7, #32
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
	...

080075a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80075b0:	f001 fb40 	bl	8008c34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80075b4:	4b2d      	ldr	r3, [pc, #180]	; (800766c <prvAddNewTaskToReadyList+0xc4>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	3301      	adds	r3, #1
 80075ba:	4a2c      	ldr	r2, [pc, #176]	; (800766c <prvAddNewTaskToReadyList+0xc4>)
 80075bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80075be:	4b2c      	ldr	r3, [pc, #176]	; (8007670 <prvAddNewTaskToReadyList+0xc8>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d109      	bne.n	80075da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80075c6:	4a2a      	ldr	r2, [pc, #168]	; (8007670 <prvAddNewTaskToReadyList+0xc8>)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80075cc:	4b27      	ldr	r3, [pc, #156]	; (800766c <prvAddNewTaskToReadyList+0xc4>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d110      	bne.n	80075f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80075d4:	f000 fc16 	bl	8007e04 <prvInitialiseTaskLists>
 80075d8:	e00d      	b.n	80075f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80075da:	4b26      	ldr	r3, [pc, #152]	; (8007674 <prvAddNewTaskToReadyList+0xcc>)
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d109      	bne.n	80075f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80075e2:	4b23      	ldr	r3, [pc, #140]	; (8007670 <prvAddNewTaskToReadyList+0xc8>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d802      	bhi.n	80075f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80075f0:	4a1f      	ldr	r2, [pc, #124]	; (8007670 <prvAddNewTaskToReadyList+0xc8>)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80075f6:	4b20      	ldr	r3, [pc, #128]	; (8007678 <prvAddNewTaskToReadyList+0xd0>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	3301      	adds	r3, #1
 80075fc:	4a1e      	ldr	r2, [pc, #120]	; (8007678 <prvAddNewTaskToReadyList+0xd0>)
 80075fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007600:	4b1d      	ldr	r3, [pc, #116]	; (8007678 <prvAddNewTaskToReadyList+0xd0>)
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800760c:	4b1b      	ldr	r3, [pc, #108]	; (800767c <prvAddNewTaskToReadyList+0xd4>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	429a      	cmp	r2, r3
 8007612:	d903      	bls.n	800761c <prvAddNewTaskToReadyList+0x74>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007618:	4a18      	ldr	r2, [pc, #96]	; (800767c <prvAddNewTaskToReadyList+0xd4>)
 800761a:	6013      	str	r3, [r2, #0]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007620:	4613      	mov	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	4413      	add	r3, r2
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	4a15      	ldr	r2, [pc, #84]	; (8007680 <prvAddNewTaskToReadyList+0xd8>)
 800762a:	441a      	add	r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	3304      	adds	r3, #4
 8007630:	4619      	mov	r1, r3
 8007632:	4610      	mov	r0, r2
 8007634:	f7fe ff29 	bl	800648a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007638:	f001 fb2c 	bl	8008c94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800763c:	4b0d      	ldr	r3, [pc, #52]	; (8007674 <prvAddNewTaskToReadyList+0xcc>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00e      	beq.n	8007662 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007644:	4b0a      	ldr	r3, [pc, #40]	; (8007670 <prvAddNewTaskToReadyList+0xc8>)
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800764e:	429a      	cmp	r2, r3
 8007650:	d207      	bcs.n	8007662 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007652:	4b0c      	ldr	r3, [pc, #48]	; (8007684 <prvAddNewTaskToReadyList+0xdc>)
 8007654:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	f3bf 8f4f 	dsb	sy
 800765e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007662:	bf00      	nop
 8007664:	3708      	adds	r7, #8
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	20000e18 	.word	0x20000e18
 8007670:	20000944 	.word	0x20000944
 8007674:	20000e24 	.word	0x20000e24
 8007678:	20000e34 	.word	0x20000e34
 800767c:	20000e20 	.word	0x20000e20
 8007680:	20000948 	.word	0x20000948
 8007684:	e000ed04 	.word	0xe000ed04

08007688 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007690:	2300      	movs	r3, #0
 8007692:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d017      	beq.n	80076ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800769a:	4b13      	ldr	r3, [pc, #76]	; (80076e8 <vTaskDelay+0x60>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00a      	beq.n	80076b8 <vTaskDelay+0x30>
	__asm volatile
 80076a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	60bb      	str	r3, [r7, #8]
}
 80076b4:	bf00      	nop
 80076b6:	e7fe      	b.n	80076b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80076b8:	f000 f880 	bl	80077bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80076bc:	2100      	movs	r1, #0
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 fde8 	bl	8008294 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80076c4:	f000 f888 	bl	80077d8 <xTaskResumeAll>
 80076c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d107      	bne.n	80076e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80076d0:	4b06      	ldr	r3, [pc, #24]	; (80076ec <vTaskDelay+0x64>)
 80076d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076d6:	601a      	str	r2, [r3, #0]
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80076e0:	bf00      	nop
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}
 80076e8:	20000e40 	.word	0x20000e40
 80076ec:	e000ed04 	.word	0xe000ed04

080076f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b08a      	sub	sp, #40	; 0x28
 80076f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80076f6:	2300      	movs	r3, #0
 80076f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80076fa:	2300      	movs	r3, #0
 80076fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80076fe:	463a      	mov	r2, r7
 8007700:	1d39      	adds	r1, r7, #4
 8007702:	f107 0308 	add.w	r3, r7, #8
 8007706:	4618      	mov	r0, r3
 8007708:	f7fe fe5e 	bl	80063c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800770c:	6839      	ldr	r1, [r7, #0]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68ba      	ldr	r2, [r7, #8]
 8007712:	9202      	str	r2, [sp, #8]
 8007714:	9301      	str	r3, [sp, #4]
 8007716:	2300      	movs	r3, #0
 8007718:	9300      	str	r3, [sp, #0]
 800771a:	2300      	movs	r3, #0
 800771c:	460a      	mov	r2, r1
 800771e:	4921      	ldr	r1, [pc, #132]	; (80077a4 <vTaskStartScheduler+0xb4>)
 8007720:	4821      	ldr	r0, [pc, #132]	; (80077a8 <vTaskStartScheduler+0xb8>)
 8007722:	f7ff fe0f 	bl	8007344 <xTaskCreateStatic>
 8007726:	4603      	mov	r3, r0
 8007728:	4a20      	ldr	r2, [pc, #128]	; (80077ac <vTaskStartScheduler+0xbc>)
 800772a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800772c:	4b1f      	ldr	r3, [pc, #124]	; (80077ac <vTaskStartScheduler+0xbc>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d002      	beq.n	800773a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007734:	2301      	movs	r3, #1
 8007736:	617b      	str	r3, [r7, #20]
 8007738:	e001      	b.n	800773e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800773a:	2300      	movs	r3, #0
 800773c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d102      	bne.n	800774a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007744:	f000 fdfa 	bl	800833c <xTimerCreateTimerTask>
 8007748:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800774a:	697b      	ldr	r3, [r7, #20]
 800774c:	2b01      	cmp	r3, #1
 800774e:	d116      	bne.n	800777e <vTaskStartScheduler+0x8e>
	__asm volatile
 8007750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007754:	f383 8811 	msr	BASEPRI, r3
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	f3bf 8f4f 	dsb	sy
 8007760:	613b      	str	r3, [r7, #16]
}
 8007762:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007764:	4b12      	ldr	r3, [pc, #72]	; (80077b0 <vTaskStartScheduler+0xc0>)
 8007766:	f04f 32ff 	mov.w	r2, #4294967295
 800776a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800776c:	4b11      	ldr	r3, [pc, #68]	; (80077b4 <vTaskStartScheduler+0xc4>)
 800776e:	2201      	movs	r2, #1
 8007770:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007772:	4b11      	ldr	r3, [pc, #68]	; (80077b8 <vTaskStartScheduler+0xc8>)
 8007774:	2200      	movs	r2, #0
 8007776:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007778:	f001 f9ba 	bl	8008af0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800777c:	e00e      	b.n	800779c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007784:	d10a      	bne.n	800779c <vTaskStartScheduler+0xac>
	__asm volatile
 8007786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	60fb      	str	r3, [r7, #12]
}
 8007798:	bf00      	nop
 800779a:	e7fe      	b.n	800779a <vTaskStartScheduler+0xaa>
}
 800779c:	bf00      	nop
 800779e:	3718      	adds	r7, #24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	0800b3ec 	.word	0x0800b3ec
 80077a8:	08007dd5 	.word	0x08007dd5
 80077ac:	20000e3c 	.word	0x20000e3c
 80077b0:	20000e38 	.word	0x20000e38
 80077b4:	20000e24 	.word	0x20000e24
 80077b8:	20000e1c 	.word	0x20000e1c

080077bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80077bc:	b480      	push	{r7}
 80077be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80077c0:	4b04      	ldr	r3, [pc, #16]	; (80077d4 <vTaskSuspendAll+0x18>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	3301      	adds	r3, #1
 80077c6:	4a03      	ldr	r2, [pc, #12]	; (80077d4 <vTaskSuspendAll+0x18>)
 80077c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80077ca:	bf00      	nop
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr
 80077d4:	20000e40 	.word	0x20000e40

080077d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b084      	sub	sp, #16
 80077dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80077de:	2300      	movs	r3, #0
 80077e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80077e2:	2300      	movs	r3, #0
 80077e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80077e6:	4b42      	ldr	r3, [pc, #264]	; (80078f0 <xTaskResumeAll+0x118>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d10a      	bne.n	8007804 <xTaskResumeAll+0x2c>
	__asm volatile
 80077ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f2:	f383 8811 	msr	BASEPRI, r3
 80077f6:	f3bf 8f6f 	isb	sy
 80077fa:	f3bf 8f4f 	dsb	sy
 80077fe:	603b      	str	r3, [r7, #0]
}
 8007800:	bf00      	nop
 8007802:	e7fe      	b.n	8007802 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007804:	f001 fa16 	bl	8008c34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007808:	4b39      	ldr	r3, [pc, #228]	; (80078f0 <xTaskResumeAll+0x118>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	3b01      	subs	r3, #1
 800780e:	4a38      	ldr	r2, [pc, #224]	; (80078f0 <xTaskResumeAll+0x118>)
 8007810:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007812:	4b37      	ldr	r3, [pc, #220]	; (80078f0 <xTaskResumeAll+0x118>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d162      	bne.n	80078e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800781a:	4b36      	ldr	r3, [pc, #216]	; (80078f4 <xTaskResumeAll+0x11c>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d05e      	beq.n	80078e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007822:	e02f      	b.n	8007884 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007824:	4b34      	ldr	r3, [pc, #208]	; (80078f8 <xTaskResumeAll+0x120>)
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	3318      	adds	r3, #24
 8007830:	4618      	mov	r0, r3
 8007832:	f7fe fe87 	bl	8006544 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	3304      	adds	r3, #4
 800783a:	4618      	mov	r0, r3
 800783c:	f7fe fe82 	bl	8006544 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007844:	4b2d      	ldr	r3, [pc, #180]	; (80078fc <xTaskResumeAll+0x124>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	429a      	cmp	r2, r3
 800784a:	d903      	bls.n	8007854 <xTaskResumeAll+0x7c>
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007850:	4a2a      	ldr	r2, [pc, #168]	; (80078fc <xTaskResumeAll+0x124>)
 8007852:	6013      	str	r3, [r2, #0]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007858:	4613      	mov	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4413      	add	r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	4a27      	ldr	r2, [pc, #156]	; (8007900 <xTaskResumeAll+0x128>)
 8007862:	441a      	add	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3304      	adds	r3, #4
 8007868:	4619      	mov	r1, r3
 800786a:	4610      	mov	r0, r2
 800786c:	f7fe fe0d 	bl	800648a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007874:	4b23      	ldr	r3, [pc, #140]	; (8007904 <xTaskResumeAll+0x12c>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787a:	429a      	cmp	r2, r3
 800787c:	d302      	bcc.n	8007884 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800787e:	4b22      	ldr	r3, [pc, #136]	; (8007908 <xTaskResumeAll+0x130>)
 8007880:	2201      	movs	r2, #1
 8007882:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007884:	4b1c      	ldr	r3, [pc, #112]	; (80078f8 <xTaskResumeAll+0x120>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1cb      	bne.n	8007824 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d001      	beq.n	8007896 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007892:	f000 fb55 	bl	8007f40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007896:	4b1d      	ldr	r3, [pc, #116]	; (800790c <xTaskResumeAll+0x134>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d010      	beq.n	80078c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80078a2:	f000 f847 	bl	8007934 <xTaskIncrementTick>
 80078a6:	4603      	mov	r3, r0
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d002      	beq.n	80078b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80078ac:	4b16      	ldr	r3, [pc, #88]	; (8007908 <xTaskResumeAll+0x130>)
 80078ae:	2201      	movs	r2, #1
 80078b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	3b01      	subs	r3, #1
 80078b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1f1      	bne.n	80078a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80078be:	4b13      	ldr	r3, [pc, #76]	; (800790c <xTaskResumeAll+0x134>)
 80078c0:	2200      	movs	r2, #0
 80078c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80078c4:	4b10      	ldr	r3, [pc, #64]	; (8007908 <xTaskResumeAll+0x130>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d009      	beq.n	80078e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80078cc:	2301      	movs	r3, #1
 80078ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80078d0:	4b0f      	ldr	r3, [pc, #60]	; (8007910 <xTaskResumeAll+0x138>)
 80078d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80078e0:	f001 f9d8 	bl	8008c94 <vPortExitCritical>

	return xAlreadyYielded;
 80078e4:	68bb      	ldr	r3, [r7, #8]
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	20000e40 	.word	0x20000e40
 80078f4:	20000e18 	.word	0x20000e18
 80078f8:	20000dd8 	.word	0x20000dd8
 80078fc:	20000e20 	.word	0x20000e20
 8007900:	20000948 	.word	0x20000948
 8007904:	20000944 	.word	0x20000944
 8007908:	20000e2c 	.word	0x20000e2c
 800790c:	20000e28 	.word	0x20000e28
 8007910:	e000ed04 	.word	0xe000ed04

08007914 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007914:	b480      	push	{r7}
 8007916:	b083      	sub	sp, #12
 8007918:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800791a:	4b05      	ldr	r3, [pc, #20]	; (8007930 <xTaskGetTickCount+0x1c>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007920:	687b      	ldr	r3, [r7, #4]
}
 8007922:	4618      	mov	r0, r3
 8007924:	370c      	adds	r7, #12
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	20000e1c 	.word	0x20000e1c

08007934 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b086      	sub	sp, #24
 8007938:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800793e:	4b4f      	ldr	r3, [pc, #316]	; (8007a7c <xTaskIncrementTick+0x148>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	f040 808f 	bne.w	8007a66 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007948:	4b4d      	ldr	r3, [pc, #308]	; (8007a80 <xTaskIncrementTick+0x14c>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	3301      	adds	r3, #1
 800794e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007950:	4a4b      	ldr	r2, [pc, #300]	; (8007a80 <xTaskIncrementTick+0x14c>)
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d120      	bne.n	800799e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800795c:	4b49      	ldr	r3, [pc, #292]	; (8007a84 <xTaskIncrementTick+0x150>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00a      	beq.n	800797c <xTaskIncrementTick+0x48>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800796a:	f383 8811 	msr	BASEPRI, r3
 800796e:	f3bf 8f6f 	isb	sy
 8007972:	f3bf 8f4f 	dsb	sy
 8007976:	603b      	str	r3, [r7, #0]
}
 8007978:	bf00      	nop
 800797a:	e7fe      	b.n	800797a <xTaskIncrementTick+0x46>
 800797c:	4b41      	ldr	r3, [pc, #260]	; (8007a84 <xTaskIncrementTick+0x150>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	60fb      	str	r3, [r7, #12]
 8007982:	4b41      	ldr	r3, [pc, #260]	; (8007a88 <xTaskIncrementTick+0x154>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a3f      	ldr	r2, [pc, #252]	; (8007a84 <xTaskIncrementTick+0x150>)
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	4a3f      	ldr	r2, [pc, #252]	; (8007a88 <xTaskIncrementTick+0x154>)
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	6013      	str	r3, [r2, #0]
 8007990:	4b3e      	ldr	r3, [pc, #248]	; (8007a8c <xTaskIncrementTick+0x158>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	3301      	adds	r3, #1
 8007996:	4a3d      	ldr	r2, [pc, #244]	; (8007a8c <xTaskIncrementTick+0x158>)
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	f000 fad1 	bl	8007f40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800799e:	4b3c      	ldr	r3, [pc, #240]	; (8007a90 <xTaskIncrementTick+0x15c>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	693a      	ldr	r2, [r7, #16]
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d349      	bcc.n	8007a3c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079a8:	4b36      	ldr	r3, [pc, #216]	; (8007a84 <xTaskIncrementTick+0x150>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d104      	bne.n	80079bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079b2:	4b37      	ldr	r3, [pc, #220]	; (8007a90 <xTaskIncrementTick+0x15c>)
 80079b4:	f04f 32ff 	mov.w	r2, #4294967295
 80079b8:	601a      	str	r2, [r3, #0]
					break;
 80079ba:	e03f      	b.n	8007a3c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079bc:	4b31      	ldr	r3, [pc, #196]	; (8007a84 <xTaskIncrementTick+0x150>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	685b      	ldr	r3, [r3, #4]
 80079ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d203      	bcs.n	80079dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80079d4:	4a2e      	ldr	r2, [pc, #184]	; (8007a90 <xTaskIncrementTick+0x15c>)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80079da:	e02f      	b.n	8007a3c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	3304      	adds	r3, #4
 80079e0:	4618      	mov	r0, r3
 80079e2:	f7fe fdaf 	bl	8006544 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d004      	beq.n	80079f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	3318      	adds	r3, #24
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7fe fda6 	bl	8006544 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079fc:	4b25      	ldr	r3, [pc, #148]	; (8007a94 <xTaskIncrementTick+0x160>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d903      	bls.n	8007a0c <xTaskIncrementTick+0xd8>
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a08:	4a22      	ldr	r2, [pc, #136]	; (8007a94 <xTaskIncrementTick+0x160>)
 8007a0a:	6013      	str	r3, [r2, #0]
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a10:	4613      	mov	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	4413      	add	r3, r2
 8007a16:	009b      	lsls	r3, r3, #2
 8007a18:	4a1f      	ldr	r2, [pc, #124]	; (8007a98 <xTaskIncrementTick+0x164>)
 8007a1a:	441a      	add	r2, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	3304      	adds	r3, #4
 8007a20:	4619      	mov	r1, r3
 8007a22:	4610      	mov	r0, r2
 8007a24:	f7fe fd31 	bl	800648a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a2c:	4b1b      	ldr	r3, [pc, #108]	; (8007a9c <xTaskIncrementTick+0x168>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d3b8      	bcc.n	80079a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007a36:	2301      	movs	r3, #1
 8007a38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a3a:	e7b5      	b.n	80079a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007a3c:	4b17      	ldr	r3, [pc, #92]	; (8007a9c <xTaskIncrementTick+0x168>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a42:	4915      	ldr	r1, [pc, #84]	; (8007a98 <xTaskIncrementTick+0x164>)
 8007a44:	4613      	mov	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4413      	add	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d901      	bls.n	8007a58 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007a54:	2301      	movs	r3, #1
 8007a56:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007a58:	4b11      	ldr	r3, [pc, #68]	; (8007aa0 <xTaskIncrementTick+0x16c>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d007      	beq.n	8007a70 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007a60:	2301      	movs	r3, #1
 8007a62:	617b      	str	r3, [r7, #20]
 8007a64:	e004      	b.n	8007a70 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007a66:	4b0f      	ldr	r3, [pc, #60]	; (8007aa4 <xTaskIncrementTick+0x170>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	4a0d      	ldr	r2, [pc, #52]	; (8007aa4 <xTaskIncrementTick+0x170>)
 8007a6e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007a70:	697b      	ldr	r3, [r7, #20]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3718      	adds	r7, #24
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20000e40 	.word	0x20000e40
 8007a80:	20000e1c 	.word	0x20000e1c
 8007a84:	20000dd0 	.word	0x20000dd0
 8007a88:	20000dd4 	.word	0x20000dd4
 8007a8c:	20000e30 	.word	0x20000e30
 8007a90:	20000e38 	.word	0x20000e38
 8007a94:	20000e20 	.word	0x20000e20
 8007a98:	20000948 	.word	0x20000948
 8007a9c:	20000944 	.word	0x20000944
 8007aa0:	20000e2c 	.word	0x20000e2c
 8007aa4:	20000e28 	.word	0x20000e28

08007aa8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b085      	sub	sp, #20
 8007aac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007aae:	4b28      	ldr	r3, [pc, #160]	; (8007b50 <vTaskSwitchContext+0xa8>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d003      	beq.n	8007abe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007ab6:	4b27      	ldr	r3, [pc, #156]	; (8007b54 <vTaskSwitchContext+0xac>)
 8007ab8:	2201      	movs	r2, #1
 8007aba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007abc:	e041      	b.n	8007b42 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007abe:	4b25      	ldr	r3, [pc, #148]	; (8007b54 <vTaskSwitchContext+0xac>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ac4:	4b24      	ldr	r3, [pc, #144]	; (8007b58 <vTaskSwitchContext+0xb0>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	60fb      	str	r3, [r7, #12]
 8007aca:	e010      	b.n	8007aee <vTaskSwitchContext+0x46>
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d10a      	bne.n	8007ae8 <vTaskSwitchContext+0x40>
	__asm volatile
 8007ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ad6:	f383 8811 	msr	BASEPRI, r3
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	f3bf 8f4f 	dsb	sy
 8007ae2:	607b      	str	r3, [r7, #4]
}
 8007ae4:	bf00      	nop
 8007ae6:	e7fe      	b.n	8007ae6 <vTaskSwitchContext+0x3e>
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	3b01      	subs	r3, #1
 8007aec:	60fb      	str	r3, [r7, #12]
 8007aee:	491b      	ldr	r1, [pc, #108]	; (8007b5c <vTaskSwitchContext+0xb4>)
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	4613      	mov	r3, r2
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	4413      	add	r3, r2
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	440b      	add	r3, r1
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0e4      	beq.n	8007acc <vTaskSwitchContext+0x24>
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	4613      	mov	r3, r2
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	4413      	add	r3, r2
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	4a13      	ldr	r2, [pc, #76]	; (8007b5c <vTaskSwitchContext+0xb4>)
 8007b0e:	4413      	add	r3, r2
 8007b10:	60bb      	str	r3, [r7, #8]
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	685a      	ldr	r2, [r3, #4]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	605a      	str	r2, [r3, #4]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	685a      	ldr	r2, [r3, #4]
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	3308      	adds	r3, #8
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d104      	bne.n	8007b32 <vTaskSwitchContext+0x8a>
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	685b      	ldr	r3, [r3, #4]
 8007b2c:	685a      	ldr	r2, [r3, #4]
 8007b2e:	68bb      	ldr	r3, [r7, #8]
 8007b30:	605a      	str	r2, [r3, #4]
 8007b32:	68bb      	ldr	r3, [r7, #8]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	4a09      	ldr	r2, [pc, #36]	; (8007b60 <vTaskSwitchContext+0xb8>)
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	4a06      	ldr	r2, [pc, #24]	; (8007b58 <vTaskSwitchContext+0xb0>)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6013      	str	r3, [r2, #0]
}
 8007b42:	bf00      	nop
 8007b44:	3714      	adds	r7, #20
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	20000e40 	.word	0x20000e40
 8007b54:	20000e2c 	.word	0x20000e2c
 8007b58:	20000e20 	.word	0x20000e20
 8007b5c:	20000948 	.word	0x20000948
 8007b60:	20000944 	.word	0x20000944

08007b64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b084      	sub	sp, #16
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d10a      	bne.n	8007b8a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007b74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	60fb      	str	r3, [r7, #12]
}
 8007b86:	bf00      	nop
 8007b88:	e7fe      	b.n	8007b88 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007b8a:	4b07      	ldr	r3, [pc, #28]	; (8007ba8 <vTaskPlaceOnEventList+0x44>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3318      	adds	r3, #24
 8007b90:	4619      	mov	r1, r3
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7fe fc9d 	bl	80064d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007b98:	2101      	movs	r1, #1
 8007b9a:	6838      	ldr	r0, [r7, #0]
 8007b9c:	f000 fb7a 	bl	8008294 <prvAddCurrentTaskToDelayedList>
}
 8007ba0:	bf00      	nop
 8007ba2:	3710      	adds	r7, #16
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	20000944 	.word	0x20000944

08007bac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10a      	bne.n	8007bd4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc2:	f383 8811 	msr	BASEPRI, r3
 8007bc6:	f3bf 8f6f 	isb	sy
 8007bca:	f3bf 8f4f 	dsb	sy
 8007bce:	617b      	str	r3, [r7, #20]
}
 8007bd0:	bf00      	nop
 8007bd2:	e7fe      	b.n	8007bd2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007bd4:	4b0a      	ldr	r3, [pc, #40]	; (8007c00 <vTaskPlaceOnEventListRestricted+0x54>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	3318      	adds	r3, #24
 8007bda:	4619      	mov	r1, r3
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f7fe fc54 	bl	800648a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d002      	beq.n	8007bee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007be8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007bee:	6879      	ldr	r1, [r7, #4]
 8007bf0:	68b8      	ldr	r0, [r7, #8]
 8007bf2:	f000 fb4f 	bl	8008294 <prvAddCurrentTaskToDelayedList>
	}
 8007bf6:	bf00      	nop
 8007bf8:	3718      	adds	r7, #24
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	20000944 	.word	0x20000944

08007c04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b086      	sub	sp, #24
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007c14:	693b      	ldr	r3, [r7, #16]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d10a      	bne.n	8007c30 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1e:	f383 8811 	msr	BASEPRI, r3
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	f3bf 8f4f 	dsb	sy
 8007c2a:	60fb      	str	r3, [r7, #12]
}
 8007c2c:	bf00      	nop
 8007c2e:	e7fe      	b.n	8007c2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	3318      	adds	r3, #24
 8007c34:	4618      	mov	r0, r3
 8007c36:	f7fe fc85 	bl	8006544 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007c3a:	4b1e      	ldr	r3, [pc, #120]	; (8007cb4 <xTaskRemoveFromEventList+0xb0>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d11d      	bne.n	8007c7e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	3304      	adds	r3, #4
 8007c46:	4618      	mov	r0, r3
 8007c48:	f7fe fc7c 	bl	8006544 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c50:	4b19      	ldr	r3, [pc, #100]	; (8007cb8 <xTaskRemoveFromEventList+0xb4>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	429a      	cmp	r2, r3
 8007c56:	d903      	bls.n	8007c60 <xTaskRemoveFromEventList+0x5c>
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c5c:	4a16      	ldr	r2, [pc, #88]	; (8007cb8 <xTaskRemoveFromEventList+0xb4>)
 8007c5e:	6013      	str	r3, [r2, #0]
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c64:	4613      	mov	r3, r2
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	4413      	add	r3, r2
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	4a13      	ldr	r2, [pc, #76]	; (8007cbc <xTaskRemoveFromEventList+0xb8>)
 8007c6e:	441a      	add	r2, r3
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	3304      	adds	r3, #4
 8007c74:	4619      	mov	r1, r3
 8007c76:	4610      	mov	r0, r2
 8007c78:	f7fe fc07 	bl	800648a <vListInsertEnd>
 8007c7c:	e005      	b.n	8007c8a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007c7e:	693b      	ldr	r3, [r7, #16]
 8007c80:	3318      	adds	r3, #24
 8007c82:	4619      	mov	r1, r3
 8007c84:	480e      	ldr	r0, [pc, #56]	; (8007cc0 <xTaskRemoveFromEventList+0xbc>)
 8007c86:	f7fe fc00 	bl	800648a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c8e:	4b0d      	ldr	r3, [pc, #52]	; (8007cc4 <xTaskRemoveFromEventList+0xc0>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d905      	bls.n	8007ca4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007c9c:	4b0a      	ldr	r3, [pc, #40]	; (8007cc8 <xTaskRemoveFromEventList+0xc4>)
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	601a      	str	r2, [r3, #0]
 8007ca2:	e001      	b.n	8007ca8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007ca8:	697b      	ldr	r3, [r7, #20]
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3718      	adds	r7, #24
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	20000e40 	.word	0x20000e40
 8007cb8:	20000e20 	.word	0x20000e20
 8007cbc:	20000948 	.word	0x20000948
 8007cc0:	20000dd8 	.word	0x20000dd8
 8007cc4:	20000944 	.word	0x20000944
 8007cc8:	20000e2c 	.word	0x20000e2c

08007ccc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007cd4:	4b06      	ldr	r3, [pc, #24]	; (8007cf0 <vTaskInternalSetTimeOutState+0x24>)
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007cdc:	4b05      	ldr	r3, [pc, #20]	; (8007cf4 <vTaskInternalSetTimeOutState+0x28>)
 8007cde:	681a      	ldr	r2, [r3, #0]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	605a      	str	r2, [r3, #4]
}
 8007ce4:	bf00      	nop
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	20000e30 	.word	0x20000e30
 8007cf4:	20000e1c 	.word	0x20000e1c

08007cf8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b088      	sub	sp, #32
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d10a      	bne.n	8007d1e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d0c:	f383 8811 	msr	BASEPRI, r3
 8007d10:	f3bf 8f6f 	isb	sy
 8007d14:	f3bf 8f4f 	dsb	sy
 8007d18:	613b      	str	r3, [r7, #16]
}
 8007d1a:	bf00      	nop
 8007d1c:	e7fe      	b.n	8007d1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d10a      	bne.n	8007d3a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d28:	f383 8811 	msr	BASEPRI, r3
 8007d2c:	f3bf 8f6f 	isb	sy
 8007d30:	f3bf 8f4f 	dsb	sy
 8007d34:	60fb      	str	r3, [r7, #12]
}
 8007d36:	bf00      	nop
 8007d38:	e7fe      	b.n	8007d38 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007d3a:	f000 ff7b 	bl	8008c34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007d3e:	4b1d      	ldr	r3, [pc, #116]	; (8007db4 <xTaskCheckForTimeOut+0xbc>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685b      	ldr	r3, [r3, #4]
 8007d48:	69ba      	ldr	r2, [r7, #24]
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d56:	d102      	bne.n	8007d5e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	61fb      	str	r3, [r7, #28]
 8007d5c:	e023      	b.n	8007da6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	4b15      	ldr	r3, [pc, #84]	; (8007db8 <xTaskCheckForTimeOut+0xc0>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d007      	beq.n	8007d7a <xTaskCheckForTimeOut+0x82>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	69ba      	ldr	r2, [r7, #24]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d302      	bcc.n	8007d7a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007d74:	2301      	movs	r3, #1
 8007d76:	61fb      	str	r3, [r7, #28]
 8007d78:	e015      	b.n	8007da6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	697a      	ldr	r2, [r7, #20]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d20b      	bcs.n	8007d9c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007d84:	683b      	ldr	r3, [r7, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	697b      	ldr	r3, [r7, #20]
 8007d8a:	1ad2      	subs	r2, r2, r3
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f7ff ff9b 	bl	8007ccc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007d96:	2300      	movs	r3, #0
 8007d98:	61fb      	str	r3, [r7, #28]
 8007d9a:	e004      	b.n	8007da6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007da2:	2301      	movs	r3, #1
 8007da4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007da6:	f000 ff75 	bl	8008c94 <vPortExitCritical>

	return xReturn;
 8007daa:	69fb      	ldr	r3, [r7, #28]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3720      	adds	r7, #32
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	20000e1c 	.word	0x20000e1c
 8007db8:	20000e30 	.word	0x20000e30

08007dbc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007dc0:	4b03      	ldr	r3, [pc, #12]	; (8007dd0 <vTaskMissedYield+0x14>)
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	601a      	str	r2, [r3, #0]
}
 8007dc6:	bf00      	nop
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr
 8007dd0:	20000e2c 	.word	0x20000e2c

08007dd4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ddc:	f000 f852 	bl	8007e84 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007de0:	4b06      	ldr	r3, [pc, #24]	; (8007dfc <prvIdleTask+0x28>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d9f9      	bls.n	8007ddc <prvIdleTask+0x8>
			{
				taskYIELD();
 8007de8:	4b05      	ldr	r3, [pc, #20]	; (8007e00 <prvIdleTask+0x2c>)
 8007dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dee:	601a      	str	r2, [r3, #0]
 8007df0:	f3bf 8f4f 	dsb	sy
 8007df4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007df8:	e7f0      	b.n	8007ddc <prvIdleTask+0x8>
 8007dfa:	bf00      	nop
 8007dfc:	20000948 	.word	0x20000948
 8007e00:	e000ed04 	.word	0xe000ed04

08007e04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b082      	sub	sp, #8
 8007e08:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	607b      	str	r3, [r7, #4]
 8007e0e:	e00c      	b.n	8007e2a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	4613      	mov	r3, r2
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	4413      	add	r3, r2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	4a12      	ldr	r2, [pc, #72]	; (8007e64 <prvInitialiseTaskLists+0x60>)
 8007e1c:	4413      	add	r3, r2
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7fe fb06 	bl	8006430 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	3301      	adds	r3, #1
 8007e28:	607b      	str	r3, [r7, #4]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2b37      	cmp	r3, #55	; 0x37
 8007e2e:	d9ef      	bls.n	8007e10 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007e30:	480d      	ldr	r0, [pc, #52]	; (8007e68 <prvInitialiseTaskLists+0x64>)
 8007e32:	f7fe fafd 	bl	8006430 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007e36:	480d      	ldr	r0, [pc, #52]	; (8007e6c <prvInitialiseTaskLists+0x68>)
 8007e38:	f7fe fafa 	bl	8006430 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007e3c:	480c      	ldr	r0, [pc, #48]	; (8007e70 <prvInitialiseTaskLists+0x6c>)
 8007e3e:	f7fe faf7 	bl	8006430 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007e42:	480c      	ldr	r0, [pc, #48]	; (8007e74 <prvInitialiseTaskLists+0x70>)
 8007e44:	f7fe faf4 	bl	8006430 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007e48:	480b      	ldr	r0, [pc, #44]	; (8007e78 <prvInitialiseTaskLists+0x74>)
 8007e4a:	f7fe faf1 	bl	8006430 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007e4e:	4b0b      	ldr	r3, [pc, #44]	; (8007e7c <prvInitialiseTaskLists+0x78>)
 8007e50:	4a05      	ldr	r2, [pc, #20]	; (8007e68 <prvInitialiseTaskLists+0x64>)
 8007e52:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007e54:	4b0a      	ldr	r3, [pc, #40]	; (8007e80 <prvInitialiseTaskLists+0x7c>)
 8007e56:	4a05      	ldr	r2, [pc, #20]	; (8007e6c <prvInitialiseTaskLists+0x68>)
 8007e58:	601a      	str	r2, [r3, #0]
}
 8007e5a:	bf00      	nop
 8007e5c:	3708      	adds	r7, #8
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	20000948 	.word	0x20000948
 8007e68:	20000da8 	.word	0x20000da8
 8007e6c:	20000dbc 	.word	0x20000dbc
 8007e70:	20000dd8 	.word	0x20000dd8
 8007e74:	20000dec 	.word	0x20000dec
 8007e78:	20000e04 	.word	0x20000e04
 8007e7c:	20000dd0 	.word	0x20000dd0
 8007e80:	20000dd4 	.word	0x20000dd4

08007e84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b082      	sub	sp, #8
 8007e88:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007e8a:	e019      	b.n	8007ec0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007e8c:	f000 fed2 	bl	8008c34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e90:	4b10      	ldr	r3, [pc, #64]	; (8007ed4 <prvCheckTasksWaitingTermination+0x50>)
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	68db      	ldr	r3, [r3, #12]
 8007e96:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	3304      	adds	r3, #4
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f7fe fb51 	bl	8006544 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007ea2:	4b0d      	ldr	r3, [pc, #52]	; (8007ed8 <prvCheckTasksWaitingTermination+0x54>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	4a0b      	ldr	r2, [pc, #44]	; (8007ed8 <prvCheckTasksWaitingTermination+0x54>)
 8007eaa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007eac:	4b0b      	ldr	r3, [pc, #44]	; (8007edc <prvCheckTasksWaitingTermination+0x58>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	3b01      	subs	r3, #1
 8007eb2:	4a0a      	ldr	r2, [pc, #40]	; (8007edc <prvCheckTasksWaitingTermination+0x58>)
 8007eb4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007eb6:	f000 feed 	bl	8008c94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 f810 	bl	8007ee0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ec0:	4b06      	ldr	r3, [pc, #24]	; (8007edc <prvCheckTasksWaitingTermination+0x58>)
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d1e1      	bne.n	8007e8c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ec8:	bf00      	nop
 8007eca:	bf00      	nop
 8007ecc:	3708      	adds	r7, #8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	20000dec 	.word	0x20000dec
 8007ed8:	20000e18 	.word	0x20000e18
 8007edc:	20000e00 	.word	0x20000e00

08007ee0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b084      	sub	sp, #16
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d108      	bne.n	8007f04 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f001 f88a 	bl	8009010 <vPortFree>
				vPortFree( pxTCB );
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f001 f887 	bl	8009010 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007f02:	e018      	b.n	8007f36 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d103      	bne.n	8007f16 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f001 f87e 	bl	8009010 <vPortFree>
	}
 8007f14:	e00f      	b.n	8007f36 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007f1c:	2b02      	cmp	r3, #2
 8007f1e:	d00a      	beq.n	8007f36 <prvDeleteTCB+0x56>
	__asm volatile
 8007f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f24:	f383 8811 	msr	BASEPRI, r3
 8007f28:	f3bf 8f6f 	isb	sy
 8007f2c:	f3bf 8f4f 	dsb	sy
 8007f30:	60fb      	str	r3, [r7, #12]
}
 8007f32:	bf00      	nop
 8007f34:	e7fe      	b.n	8007f34 <prvDeleteTCB+0x54>
	}
 8007f36:	bf00      	nop
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
	...

08007f40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007f40:	b480      	push	{r7}
 8007f42:	b083      	sub	sp, #12
 8007f44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f46:	4b0c      	ldr	r3, [pc, #48]	; (8007f78 <prvResetNextTaskUnblockTime+0x38>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d104      	bne.n	8007f5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007f50:	4b0a      	ldr	r3, [pc, #40]	; (8007f7c <prvResetNextTaskUnblockTime+0x3c>)
 8007f52:	f04f 32ff 	mov.w	r2, #4294967295
 8007f56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007f58:	e008      	b.n	8007f6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f5a:	4b07      	ldr	r3, [pc, #28]	; (8007f78 <prvResetNextTaskUnblockTime+0x38>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68db      	ldr	r3, [r3, #12]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	4a04      	ldr	r2, [pc, #16]	; (8007f7c <prvResetNextTaskUnblockTime+0x3c>)
 8007f6a:	6013      	str	r3, [r2, #0]
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr
 8007f78:	20000dd0 	.word	0x20000dd0
 8007f7c:	20000e38 	.word	0x20000e38

08007f80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007f86:	4b0b      	ldr	r3, [pc, #44]	; (8007fb4 <xTaskGetSchedulerState+0x34>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d102      	bne.n	8007f94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	607b      	str	r3, [r7, #4]
 8007f92:	e008      	b.n	8007fa6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f94:	4b08      	ldr	r3, [pc, #32]	; (8007fb8 <xTaskGetSchedulerState+0x38>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d102      	bne.n	8007fa2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007f9c:	2302      	movs	r3, #2
 8007f9e:	607b      	str	r3, [r7, #4]
 8007fa0:	e001      	b.n	8007fa6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007fa6:	687b      	ldr	r3, [r7, #4]
	}
 8007fa8:	4618      	mov	r0, r3
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr
 8007fb4:	20000e24 	.word	0x20000e24
 8007fb8:	20000e40 	.word	0x20000e40

08007fbc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d051      	beq.n	8008076 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fd6:	4b2a      	ldr	r3, [pc, #168]	; (8008080 <xTaskPriorityInherit+0xc4>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d241      	bcs.n	8008064 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	699b      	ldr	r3, [r3, #24]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	db06      	blt.n	8007ff6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fe8:	4b25      	ldr	r3, [pc, #148]	; (8008080 <xTaskPriorityInherit+0xc4>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	6959      	ldr	r1, [r3, #20]
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ffe:	4613      	mov	r3, r2
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	4413      	add	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4a1f      	ldr	r2, [pc, #124]	; (8008084 <xTaskPriorityInherit+0xc8>)
 8008008:	4413      	add	r3, r2
 800800a:	4299      	cmp	r1, r3
 800800c:	d122      	bne.n	8008054 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	3304      	adds	r3, #4
 8008012:	4618      	mov	r0, r3
 8008014:	f7fe fa96 	bl	8006544 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008018:	4b19      	ldr	r3, [pc, #100]	; (8008080 <xTaskPriorityInherit+0xc4>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008026:	4b18      	ldr	r3, [pc, #96]	; (8008088 <xTaskPriorityInherit+0xcc>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	429a      	cmp	r2, r3
 800802c:	d903      	bls.n	8008036 <xTaskPriorityInherit+0x7a>
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008032:	4a15      	ldr	r2, [pc, #84]	; (8008088 <xTaskPriorityInherit+0xcc>)
 8008034:	6013      	str	r3, [r2, #0]
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800803a:	4613      	mov	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4413      	add	r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	4a10      	ldr	r2, [pc, #64]	; (8008084 <xTaskPriorityInherit+0xc8>)
 8008044:	441a      	add	r2, r3
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	3304      	adds	r3, #4
 800804a:	4619      	mov	r1, r3
 800804c:	4610      	mov	r0, r2
 800804e:	f7fe fa1c 	bl	800648a <vListInsertEnd>
 8008052:	e004      	b.n	800805e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008054:	4b0a      	ldr	r3, [pc, #40]	; (8008080 <xTaskPriorityInherit+0xc4>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800805e:	2301      	movs	r3, #1
 8008060:	60fb      	str	r3, [r7, #12]
 8008062:	e008      	b.n	8008076 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008068:	4b05      	ldr	r3, [pc, #20]	; (8008080 <xTaskPriorityInherit+0xc4>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800806e:	429a      	cmp	r2, r3
 8008070:	d201      	bcs.n	8008076 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008072:	2301      	movs	r3, #1
 8008074:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008076:	68fb      	ldr	r3, [r7, #12]
	}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}
 8008080:	20000944 	.word	0x20000944
 8008084:	20000948 	.word	0x20000948
 8008088:	20000e20 	.word	0x20000e20

0800808c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800808c:	b580      	push	{r7, lr}
 800808e:	b086      	sub	sp, #24
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008098:	2300      	movs	r3, #0
 800809a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d056      	beq.n	8008150 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80080a2:	4b2e      	ldr	r3, [pc, #184]	; (800815c <xTaskPriorityDisinherit+0xd0>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	693a      	ldr	r2, [r7, #16]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d00a      	beq.n	80080c2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80080ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080b0:	f383 8811 	msr	BASEPRI, r3
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	60fb      	str	r3, [r7, #12]
}
 80080be:	bf00      	nop
 80080c0:	e7fe      	b.n	80080c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d10a      	bne.n	80080e0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80080ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ce:	f383 8811 	msr	BASEPRI, r3
 80080d2:	f3bf 8f6f 	isb	sy
 80080d6:	f3bf 8f4f 	dsb	sy
 80080da:	60bb      	str	r3, [r7, #8]
}
 80080dc:	bf00      	nop
 80080de:	e7fe      	b.n	80080de <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080e4:	1e5a      	subs	r2, r3, #1
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80080f2:	429a      	cmp	r2, r3
 80080f4:	d02c      	beq.n	8008150 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d128      	bne.n	8008150 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	3304      	adds	r3, #4
 8008102:	4618      	mov	r0, r3
 8008104:	f7fe fa1e 	bl	8006544 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008114:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008120:	4b0f      	ldr	r3, [pc, #60]	; (8008160 <xTaskPriorityDisinherit+0xd4>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	429a      	cmp	r2, r3
 8008126:	d903      	bls.n	8008130 <xTaskPriorityDisinherit+0xa4>
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800812c:	4a0c      	ldr	r2, [pc, #48]	; (8008160 <xTaskPriorityDisinherit+0xd4>)
 800812e:	6013      	str	r3, [r2, #0]
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008134:	4613      	mov	r3, r2
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	4413      	add	r3, r2
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4a09      	ldr	r2, [pc, #36]	; (8008164 <xTaskPriorityDisinherit+0xd8>)
 800813e:	441a      	add	r2, r3
 8008140:	693b      	ldr	r3, [r7, #16]
 8008142:	3304      	adds	r3, #4
 8008144:	4619      	mov	r1, r3
 8008146:	4610      	mov	r0, r2
 8008148:	f7fe f99f 	bl	800648a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800814c:	2301      	movs	r3, #1
 800814e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008150:	697b      	ldr	r3, [r7, #20]
	}
 8008152:	4618      	mov	r0, r3
 8008154:	3718      	adds	r7, #24
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	20000944 	.word	0x20000944
 8008160:	20000e20 	.word	0x20000e20
 8008164:	20000948 	.word	0x20000948

08008168 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008168:	b580      	push	{r7, lr}
 800816a:	b088      	sub	sp, #32
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008176:	2301      	movs	r3, #1
 8008178:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d06a      	beq.n	8008256 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008184:	2b00      	cmp	r3, #0
 8008186:	d10a      	bne.n	800819e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818c:	f383 8811 	msr	BASEPRI, r3
 8008190:	f3bf 8f6f 	isb	sy
 8008194:	f3bf 8f4f 	dsb	sy
 8008198:	60fb      	str	r3, [r7, #12]
}
 800819a:	bf00      	nop
 800819c:	e7fe      	b.n	800819c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081a2:	683a      	ldr	r2, [r7, #0]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d902      	bls.n	80081ae <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	61fb      	str	r3, [r7, #28]
 80081ac:	e002      	b.n	80081b4 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081b2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80081b4:	69bb      	ldr	r3, [r7, #24]
 80081b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b8:	69fa      	ldr	r2, [r7, #28]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d04b      	beq.n	8008256 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d146      	bne.n	8008256 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80081c8:	4b25      	ldr	r3, [pc, #148]	; (8008260 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	69ba      	ldr	r2, [r7, #24]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d10a      	bne.n	80081e8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	60bb      	str	r3, [r7, #8]
}
 80081e4:	bf00      	nop
 80081e6:	e7fe      	b.n	80081e6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80081e8:	69bb      	ldr	r3, [r7, #24]
 80081ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ec:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	69fa      	ldr	r2, [r7, #28]
 80081f2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	699b      	ldr	r3, [r3, #24]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	db04      	blt.n	8008206 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008202:	69bb      	ldr	r3, [r7, #24]
 8008204:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	6959      	ldr	r1, [r3, #20]
 800820a:	693a      	ldr	r2, [r7, #16]
 800820c:	4613      	mov	r3, r2
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	4413      	add	r3, r2
 8008212:	009b      	lsls	r3, r3, #2
 8008214:	4a13      	ldr	r2, [pc, #76]	; (8008264 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008216:	4413      	add	r3, r2
 8008218:	4299      	cmp	r1, r3
 800821a:	d11c      	bne.n	8008256 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	3304      	adds	r3, #4
 8008220:	4618      	mov	r0, r3
 8008222:	f7fe f98f 	bl	8006544 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800822a:	4b0f      	ldr	r3, [pc, #60]	; (8008268 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	429a      	cmp	r2, r3
 8008230:	d903      	bls.n	800823a <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008236:	4a0c      	ldr	r2, [pc, #48]	; (8008268 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008238:	6013      	str	r3, [r2, #0]
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800823e:	4613      	mov	r3, r2
 8008240:	009b      	lsls	r3, r3, #2
 8008242:	4413      	add	r3, r2
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4a07      	ldr	r2, [pc, #28]	; (8008264 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008248:	441a      	add	r2, r3
 800824a:	69bb      	ldr	r3, [r7, #24]
 800824c:	3304      	adds	r3, #4
 800824e:	4619      	mov	r1, r3
 8008250:	4610      	mov	r0, r2
 8008252:	f7fe f91a 	bl	800648a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008256:	bf00      	nop
 8008258:	3720      	adds	r7, #32
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	20000944 	.word	0x20000944
 8008264:	20000948 	.word	0x20000948
 8008268:	20000e20 	.word	0x20000e20

0800826c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800826c:	b480      	push	{r7}
 800826e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008270:	4b07      	ldr	r3, [pc, #28]	; (8008290 <pvTaskIncrementMutexHeldCount+0x24>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d004      	beq.n	8008282 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008278:	4b05      	ldr	r3, [pc, #20]	; (8008290 <pvTaskIncrementMutexHeldCount+0x24>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800827e:	3201      	adds	r2, #1
 8008280:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008282:	4b03      	ldr	r3, [pc, #12]	; (8008290 <pvTaskIncrementMutexHeldCount+0x24>)
 8008284:	681b      	ldr	r3, [r3, #0]
	}
 8008286:	4618      	mov	r0, r3
 8008288:	46bd      	mov	sp, r7
 800828a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828e:	4770      	bx	lr
 8008290:	20000944 	.word	0x20000944

08008294 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800829e:	4b21      	ldr	r3, [pc, #132]	; (8008324 <prvAddCurrentTaskToDelayedList+0x90>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082a4:	4b20      	ldr	r3, [pc, #128]	; (8008328 <prvAddCurrentTaskToDelayedList+0x94>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	3304      	adds	r3, #4
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7fe f94a 	bl	8006544 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b6:	d10a      	bne.n	80082ce <prvAddCurrentTaskToDelayedList+0x3a>
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d007      	beq.n	80082ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082be:	4b1a      	ldr	r3, [pc, #104]	; (8008328 <prvAddCurrentTaskToDelayedList+0x94>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	3304      	adds	r3, #4
 80082c4:	4619      	mov	r1, r3
 80082c6:	4819      	ldr	r0, [pc, #100]	; (800832c <prvAddCurrentTaskToDelayedList+0x98>)
 80082c8:	f7fe f8df 	bl	800648a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80082cc:	e026      	b.n	800831c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4413      	add	r3, r2
 80082d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80082d6:	4b14      	ldr	r3, [pc, #80]	; (8008328 <prvAddCurrentTaskToDelayedList+0x94>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	68ba      	ldr	r2, [r7, #8]
 80082dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80082de:	68ba      	ldr	r2, [r7, #8]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d209      	bcs.n	80082fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082e6:	4b12      	ldr	r3, [pc, #72]	; (8008330 <prvAddCurrentTaskToDelayedList+0x9c>)
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	4b0f      	ldr	r3, [pc, #60]	; (8008328 <prvAddCurrentTaskToDelayedList+0x94>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	3304      	adds	r3, #4
 80082f0:	4619      	mov	r1, r3
 80082f2:	4610      	mov	r0, r2
 80082f4:	f7fe f8ed 	bl	80064d2 <vListInsert>
}
 80082f8:	e010      	b.n	800831c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80082fa:	4b0e      	ldr	r3, [pc, #56]	; (8008334 <prvAddCurrentTaskToDelayedList+0xa0>)
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	4b0a      	ldr	r3, [pc, #40]	; (8008328 <prvAddCurrentTaskToDelayedList+0x94>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	3304      	adds	r3, #4
 8008304:	4619      	mov	r1, r3
 8008306:	4610      	mov	r0, r2
 8008308:	f7fe f8e3 	bl	80064d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800830c:	4b0a      	ldr	r3, [pc, #40]	; (8008338 <prvAddCurrentTaskToDelayedList+0xa4>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	429a      	cmp	r2, r3
 8008314:	d202      	bcs.n	800831c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008316:	4a08      	ldr	r2, [pc, #32]	; (8008338 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	6013      	str	r3, [r2, #0]
}
 800831c:	bf00      	nop
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}
 8008324:	20000e1c 	.word	0x20000e1c
 8008328:	20000944 	.word	0x20000944
 800832c:	20000e04 	.word	0x20000e04
 8008330:	20000dd4 	.word	0x20000dd4
 8008334:	20000dd0 	.word	0x20000dd0
 8008338:	20000e38 	.word	0x20000e38

0800833c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b08a      	sub	sp, #40	; 0x28
 8008340:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008342:	2300      	movs	r3, #0
 8008344:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008346:	f000 fb07 	bl	8008958 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800834a:	4b1c      	ldr	r3, [pc, #112]	; (80083bc <xTimerCreateTimerTask+0x80>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d021      	beq.n	8008396 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008352:	2300      	movs	r3, #0
 8008354:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008356:	2300      	movs	r3, #0
 8008358:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800835a:	1d3a      	adds	r2, r7, #4
 800835c:	f107 0108 	add.w	r1, r7, #8
 8008360:	f107 030c 	add.w	r3, r7, #12
 8008364:	4618      	mov	r0, r3
 8008366:	f7fe f849 	bl	80063fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800836a:	6879      	ldr	r1, [r7, #4]
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	68fa      	ldr	r2, [r7, #12]
 8008370:	9202      	str	r2, [sp, #8]
 8008372:	9301      	str	r3, [sp, #4]
 8008374:	2302      	movs	r3, #2
 8008376:	9300      	str	r3, [sp, #0]
 8008378:	2300      	movs	r3, #0
 800837a:	460a      	mov	r2, r1
 800837c:	4910      	ldr	r1, [pc, #64]	; (80083c0 <xTimerCreateTimerTask+0x84>)
 800837e:	4811      	ldr	r0, [pc, #68]	; (80083c4 <xTimerCreateTimerTask+0x88>)
 8008380:	f7fe ffe0 	bl	8007344 <xTaskCreateStatic>
 8008384:	4603      	mov	r3, r0
 8008386:	4a10      	ldr	r2, [pc, #64]	; (80083c8 <xTimerCreateTimerTask+0x8c>)
 8008388:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800838a:	4b0f      	ldr	r3, [pc, #60]	; (80083c8 <xTimerCreateTimerTask+0x8c>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d001      	beq.n	8008396 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008392:	2301      	movs	r3, #1
 8008394:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d10a      	bne.n	80083b2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800839c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a0:	f383 8811 	msr	BASEPRI, r3
 80083a4:	f3bf 8f6f 	isb	sy
 80083a8:	f3bf 8f4f 	dsb	sy
 80083ac:	613b      	str	r3, [r7, #16]
}
 80083ae:	bf00      	nop
 80083b0:	e7fe      	b.n	80083b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80083b2:	697b      	ldr	r3, [r7, #20]
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3718      	adds	r7, #24
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	20000e74 	.word	0x20000e74
 80083c0:	0800b3f4 	.word	0x0800b3f4
 80083c4:	08008501 	.word	0x08008501
 80083c8:	20000e78 	.word	0x20000e78

080083cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b08a      	sub	sp, #40	; 0x28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80083da:	2300      	movs	r3, #0
 80083dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d10a      	bne.n	80083fa <xTimerGenericCommand+0x2e>
	__asm volatile
 80083e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e8:	f383 8811 	msr	BASEPRI, r3
 80083ec:	f3bf 8f6f 	isb	sy
 80083f0:	f3bf 8f4f 	dsb	sy
 80083f4:	623b      	str	r3, [r7, #32]
}
 80083f6:	bf00      	nop
 80083f8:	e7fe      	b.n	80083f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80083fa:	4b1a      	ldr	r3, [pc, #104]	; (8008464 <xTimerGenericCommand+0x98>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d02a      	beq.n	8008458 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	2b05      	cmp	r3, #5
 8008412:	dc18      	bgt.n	8008446 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008414:	f7ff fdb4 	bl	8007f80 <xTaskGetSchedulerState>
 8008418:	4603      	mov	r3, r0
 800841a:	2b02      	cmp	r3, #2
 800841c:	d109      	bne.n	8008432 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800841e:	4b11      	ldr	r3, [pc, #68]	; (8008464 <xTimerGenericCommand+0x98>)
 8008420:	6818      	ldr	r0, [r3, #0]
 8008422:	f107 0110 	add.w	r1, r7, #16
 8008426:	2300      	movs	r3, #0
 8008428:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800842a:	f7fe f9f3 	bl	8006814 <xQueueGenericSend>
 800842e:	6278      	str	r0, [r7, #36]	; 0x24
 8008430:	e012      	b.n	8008458 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008432:	4b0c      	ldr	r3, [pc, #48]	; (8008464 <xTimerGenericCommand+0x98>)
 8008434:	6818      	ldr	r0, [r3, #0]
 8008436:	f107 0110 	add.w	r1, r7, #16
 800843a:	2300      	movs	r3, #0
 800843c:	2200      	movs	r2, #0
 800843e:	f7fe f9e9 	bl	8006814 <xQueueGenericSend>
 8008442:	6278      	str	r0, [r7, #36]	; 0x24
 8008444:	e008      	b.n	8008458 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008446:	4b07      	ldr	r3, [pc, #28]	; (8008464 <xTimerGenericCommand+0x98>)
 8008448:	6818      	ldr	r0, [r3, #0]
 800844a:	f107 0110 	add.w	r1, r7, #16
 800844e:	2300      	movs	r3, #0
 8008450:	683a      	ldr	r2, [r7, #0]
 8008452:	f7fe fadd 	bl	8006a10 <xQueueGenericSendFromISR>
 8008456:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800845a:	4618      	mov	r0, r3
 800845c:	3728      	adds	r7, #40	; 0x28
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	20000e74 	.word	0x20000e74

08008468 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b088      	sub	sp, #32
 800846c:	af02      	add	r7, sp, #8
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008472:	4b22      	ldr	r3, [pc, #136]	; (80084fc <prvProcessExpiredTimer+0x94>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	68db      	ldr	r3, [r3, #12]
 800847a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	3304      	adds	r3, #4
 8008480:	4618      	mov	r0, r3
 8008482:	f7fe f85f 	bl	8006544 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800848c:	f003 0304 	and.w	r3, r3, #4
 8008490:	2b00      	cmp	r3, #0
 8008492:	d022      	beq.n	80084da <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	699a      	ldr	r2, [r3, #24]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	18d1      	adds	r1, r2, r3
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	683a      	ldr	r2, [r7, #0]
 80084a0:	6978      	ldr	r0, [r7, #20]
 80084a2:	f000 f8d1 	bl	8008648 <prvInsertTimerInActiveList>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d01f      	beq.n	80084ec <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80084ac:	2300      	movs	r3, #0
 80084ae:	9300      	str	r3, [sp, #0]
 80084b0:	2300      	movs	r3, #0
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	2100      	movs	r1, #0
 80084b6:	6978      	ldr	r0, [r7, #20]
 80084b8:	f7ff ff88 	bl	80083cc <xTimerGenericCommand>
 80084bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d113      	bne.n	80084ec <prvProcessExpiredTimer+0x84>
	__asm volatile
 80084c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c8:	f383 8811 	msr	BASEPRI, r3
 80084cc:	f3bf 8f6f 	isb	sy
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	60fb      	str	r3, [r7, #12]
}
 80084d6:	bf00      	nop
 80084d8:	e7fe      	b.n	80084d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084e0:	f023 0301 	bic.w	r3, r3, #1
 80084e4:	b2da      	uxtb	r2, r3
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	6a1b      	ldr	r3, [r3, #32]
 80084f0:	6978      	ldr	r0, [r7, #20]
 80084f2:	4798      	blx	r3
}
 80084f4:	bf00      	nop
 80084f6:	3718      	adds	r7, #24
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}
 80084fc:	20000e6c 	.word	0x20000e6c

08008500 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008508:	f107 0308 	add.w	r3, r7, #8
 800850c:	4618      	mov	r0, r3
 800850e:	f000 f857 	bl	80085c0 <prvGetNextExpireTime>
 8008512:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	4619      	mov	r1, r3
 8008518:	68f8      	ldr	r0, [r7, #12]
 800851a:	f000 f803 	bl	8008524 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800851e:	f000 f8d5 	bl	80086cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008522:	e7f1      	b.n	8008508 <prvTimerTask+0x8>

08008524 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b084      	sub	sp, #16
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
 800852c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800852e:	f7ff f945 	bl	80077bc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008532:	f107 0308 	add.w	r3, r7, #8
 8008536:	4618      	mov	r0, r3
 8008538:	f000 f866 	bl	8008608 <prvSampleTimeNow>
 800853c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d130      	bne.n	80085a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d10a      	bne.n	8008560 <prvProcessTimerOrBlockTask+0x3c>
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	429a      	cmp	r2, r3
 8008550:	d806      	bhi.n	8008560 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008552:	f7ff f941 	bl	80077d8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008556:	68f9      	ldr	r1, [r7, #12]
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7ff ff85 	bl	8008468 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800855e:	e024      	b.n	80085aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d008      	beq.n	8008578 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008566:	4b13      	ldr	r3, [pc, #76]	; (80085b4 <prvProcessTimerOrBlockTask+0x90>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d101      	bne.n	8008574 <prvProcessTimerOrBlockTask+0x50>
 8008570:	2301      	movs	r3, #1
 8008572:	e000      	b.n	8008576 <prvProcessTimerOrBlockTask+0x52>
 8008574:	2300      	movs	r3, #0
 8008576:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008578:	4b0f      	ldr	r3, [pc, #60]	; (80085b8 <prvProcessTimerOrBlockTask+0x94>)
 800857a:	6818      	ldr	r0, [r3, #0]
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	1ad3      	subs	r3, r2, r3
 8008582:	683a      	ldr	r2, [r7, #0]
 8008584:	4619      	mov	r1, r3
 8008586:	f7fe fea9 	bl	80072dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800858a:	f7ff f925 	bl	80077d8 <xTaskResumeAll>
 800858e:	4603      	mov	r3, r0
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10a      	bne.n	80085aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008594:	4b09      	ldr	r3, [pc, #36]	; (80085bc <prvProcessTimerOrBlockTask+0x98>)
 8008596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800859a:	601a      	str	r2, [r3, #0]
 800859c:	f3bf 8f4f 	dsb	sy
 80085a0:	f3bf 8f6f 	isb	sy
}
 80085a4:	e001      	b.n	80085aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80085a6:	f7ff f917 	bl	80077d8 <xTaskResumeAll>
}
 80085aa:	bf00      	nop
 80085ac:	3710      	adds	r7, #16
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	bf00      	nop
 80085b4:	20000e70 	.word	0x20000e70
 80085b8:	20000e74 	.word	0x20000e74
 80085bc:	e000ed04 	.word	0xe000ed04

080085c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80085c0:	b480      	push	{r7}
 80085c2:	b085      	sub	sp, #20
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80085c8:	4b0e      	ldr	r3, [pc, #56]	; (8008604 <prvGetNextExpireTime+0x44>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d101      	bne.n	80085d6 <prvGetNextExpireTime+0x16>
 80085d2:	2201      	movs	r2, #1
 80085d4:	e000      	b.n	80085d8 <prvGetNextExpireTime+0x18>
 80085d6:	2200      	movs	r2, #0
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d105      	bne.n	80085f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80085e4:	4b07      	ldr	r3, [pc, #28]	; (8008604 <prvGetNextExpireTime+0x44>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68db      	ldr	r3, [r3, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	60fb      	str	r3, [r7, #12]
 80085ee:	e001      	b.n	80085f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80085f0:	2300      	movs	r3, #0
 80085f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80085f4:	68fb      	ldr	r3, [r7, #12]
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3714      	adds	r7, #20
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop
 8008604:	20000e6c 	.word	0x20000e6c

08008608 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008610:	f7ff f980 	bl	8007914 <xTaskGetTickCount>
 8008614:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008616:	4b0b      	ldr	r3, [pc, #44]	; (8008644 <prvSampleTimeNow+0x3c>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	429a      	cmp	r2, r3
 800861e:	d205      	bcs.n	800862c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008620:	f000 f936 	bl	8008890 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2201      	movs	r2, #1
 8008628:	601a      	str	r2, [r3, #0]
 800862a:	e002      	b.n	8008632 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2200      	movs	r2, #0
 8008630:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008632:	4a04      	ldr	r2, [pc, #16]	; (8008644 <prvSampleTimeNow+0x3c>)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008638:	68fb      	ldr	r3, [r7, #12]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	20000e7c 	.word	0x20000e7c

08008648 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	60f8      	str	r0, [r7, #12]
 8008650:	60b9      	str	r1, [r7, #8]
 8008652:	607a      	str	r2, [r7, #4]
 8008654:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008656:	2300      	movs	r3, #0
 8008658:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	68ba      	ldr	r2, [r7, #8]
 800865e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	68fa      	ldr	r2, [r7, #12]
 8008664:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008666:	68ba      	ldr	r2, [r7, #8]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	429a      	cmp	r2, r3
 800866c:	d812      	bhi.n	8008694 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	1ad2      	subs	r2, r2, r3
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	699b      	ldr	r3, [r3, #24]
 8008678:	429a      	cmp	r2, r3
 800867a:	d302      	bcc.n	8008682 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800867c:	2301      	movs	r3, #1
 800867e:	617b      	str	r3, [r7, #20]
 8008680:	e01b      	b.n	80086ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008682:	4b10      	ldr	r3, [pc, #64]	; (80086c4 <prvInsertTimerInActiveList+0x7c>)
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	3304      	adds	r3, #4
 800868a:	4619      	mov	r1, r3
 800868c:	4610      	mov	r0, r2
 800868e:	f7fd ff20 	bl	80064d2 <vListInsert>
 8008692:	e012      	b.n	80086ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	429a      	cmp	r2, r3
 800869a:	d206      	bcs.n	80086aa <prvInsertTimerInActiveList+0x62>
 800869c:	68ba      	ldr	r2, [r7, #8]
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d302      	bcc.n	80086aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80086a4:	2301      	movs	r3, #1
 80086a6:	617b      	str	r3, [r7, #20]
 80086a8:	e007      	b.n	80086ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80086aa:	4b07      	ldr	r3, [pc, #28]	; (80086c8 <prvInsertTimerInActiveList+0x80>)
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	3304      	adds	r3, #4
 80086b2:	4619      	mov	r1, r3
 80086b4:	4610      	mov	r0, r2
 80086b6:	f7fd ff0c 	bl	80064d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80086ba:	697b      	ldr	r3, [r7, #20]
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3718      	adds	r7, #24
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	20000e70 	.word	0x20000e70
 80086c8:	20000e6c 	.word	0x20000e6c

080086cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b08e      	sub	sp, #56	; 0x38
 80086d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80086d2:	e0ca      	b.n	800886a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	da18      	bge.n	800870c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80086da:	1d3b      	adds	r3, r7, #4
 80086dc:	3304      	adds	r3, #4
 80086de:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80086e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d10a      	bne.n	80086fc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80086e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ea:	f383 8811 	msr	BASEPRI, r3
 80086ee:	f3bf 8f6f 	isb	sy
 80086f2:	f3bf 8f4f 	dsb	sy
 80086f6:	61fb      	str	r3, [r7, #28]
}
 80086f8:	bf00      	nop
 80086fa:	e7fe      	b.n	80086fa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80086fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008702:	6850      	ldr	r0, [r2, #4]
 8008704:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008706:	6892      	ldr	r2, [r2, #8]
 8008708:	4611      	mov	r1, r2
 800870a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2b00      	cmp	r3, #0
 8008710:	f2c0 80aa 	blt.w	8008868 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800871a:	695b      	ldr	r3, [r3, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d004      	beq.n	800872a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008720:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008722:	3304      	adds	r3, #4
 8008724:	4618      	mov	r0, r3
 8008726:	f7fd ff0d 	bl	8006544 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800872a:	463b      	mov	r3, r7
 800872c:	4618      	mov	r0, r3
 800872e:	f7ff ff6b 	bl	8008608 <prvSampleTimeNow>
 8008732:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2b09      	cmp	r3, #9
 8008738:	f200 8097 	bhi.w	800886a <prvProcessReceivedCommands+0x19e>
 800873c:	a201      	add	r2, pc, #4	; (adr r2, 8008744 <prvProcessReceivedCommands+0x78>)
 800873e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008742:	bf00      	nop
 8008744:	0800876d 	.word	0x0800876d
 8008748:	0800876d 	.word	0x0800876d
 800874c:	0800876d 	.word	0x0800876d
 8008750:	080087e1 	.word	0x080087e1
 8008754:	080087f5 	.word	0x080087f5
 8008758:	0800883f 	.word	0x0800883f
 800875c:	0800876d 	.word	0x0800876d
 8008760:	0800876d 	.word	0x0800876d
 8008764:	080087e1 	.word	0x080087e1
 8008768:	080087f5 	.word	0x080087f5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800876c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800876e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008772:	f043 0301 	orr.w	r3, r3, #1
 8008776:	b2da      	uxtb	r2, r3
 8008778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800877a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	18d1      	adds	r1, r2, r3
 8008786:	68bb      	ldr	r3, [r7, #8]
 8008788:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800878a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800878c:	f7ff ff5c 	bl	8008648 <prvInsertTimerInActiveList>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d069      	beq.n	800886a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008798:	6a1b      	ldr	r3, [r3, #32]
 800879a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800879c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800879e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80087a4:	f003 0304 	and.w	r3, r3, #4
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d05e      	beq.n	800886a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087b0:	699b      	ldr	r3, [r3, #24]
 80087b2:	441a      	add	r2, r3
 80087b4:	2300      	movs	r3, #0
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	2300      	movs	r3, #0
 80087ba:	2100      	movs	r1, #0
 80087bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087be:	f7ff fe05 	bl	80083cc <xTimerGenericCommand>
 80087c2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80087c4:	6a3b      	ldr	r3, [r7, #32]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d14f      	bne.n	800886a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80087ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	61bb      	str	r3, [r7, #24]
}
 80087dc:	bf00      	nop
 80087de:	e7fe      	b.n	80087de <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80087e6:	f023 0301 	bic.w	r3, r3, #1
 80087ea:	b2da      	uxtb	r2, r3
 80087ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80087f2:	e03a      	b.n	800886a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80087f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80087fa:	f043 0301 	orr.w	r3, r3, #1
 80087fe:	b2da      	uxtb	r2, r3
 8008800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008802:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008806:	68ba      	ldr	r2, [r7, #8]
 8008808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800880c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880e:	699b      	ldr	r3, [r3, #24]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d10a      	bne.n	800882a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008818:	f383 8811 	msr	BASEPRI, r3
 800881c:	f3bf 8f6f 	isb	sy
 8008820:	f3bf 8f4f 	dsb	sy
 8008824:	617b      	str	r3, [r7, #20]
}
 8008826:	bf00      	nop
 8008828:	e7fe      	b.n	8008828 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800882a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800882c:	699a      	ldr	r2, [r3, #24]
 800882e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008830:	18d1      	adds	r1, r2, r3
 8008832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008834:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008836:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008838:	f7ff ff06 	bl	8008648 <prvInsertTimerInActiveList>
					break;
 800883c:	e015      	b.n	800886a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800883e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008840:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008844:	f003 0302 	and.w	r3, r3, #2
 8008848:	2b00      	cmp	r3, #0
 800884a:	d103      	bne.n	8008854 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800884c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800884e:	f000 fbdf 	bl	8009010 <vPortFree>
 8008852:	e00a      	b.n	800886a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008856:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800885a:	f023 0301 	bic.w	r3, r3, #1
 800885e:	b2da      	uxtb	r2, r3
 8008860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008862:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008866:	e000      	b.n	800886a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008868:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800886a:	4b08      	ldr	r3, [pc, #32]	; (800888c <prvProcessReceivedCommands+0x1c0>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	1d39      	adds	r1, r7, #4
 8008870:	2200      	movs	r2, #0
 8008872:	4618      	mov	r0, r3
 8008874:	f7fe f9f4 	bl	8006c60 <xQueueReceive>
 8008878:	4603      	mov	r3, r0
 800887a:	2b00      	cmp	r3, #0
 800887c:	f47f af2a 	bne.w	80086d4 <prvProcessReceivedCommands+0x8>
	}
}
 8008880:	bf00      	nop
 8008882:	bf00      	nop
 8008884:	3730      	adds	r7, #48	; 0x30
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	20000e74 	.word	0x20000e74

08008890 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008890:	b580      	push	{r7, lr}
 8008892:	b088      	sub	sp, #32
 8008894:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008896:	e048      	b.n	800892a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008898:	4b2d      	ldr	r3, [pc, #180]	; (8008950 <prvSwitchTimerLists+0xc0>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68db      	ldr	r3, [r3, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088a2:	4b2b      	ldr	r3, [pc, #172]	; (8008950 <prvSwitchTimerLists+0xc0>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	68db      	ldr	r3, [r3, #12]
 80088aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	3304      	adds	r3, #4
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7fd fe47 	bl	8006544 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6a1b      	ldr	r3, [r3, #32]
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088c4:	f003 0304 	and.w	r3, r3, #4
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d02e      	beq.n	800892a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	693a      	ldr	r2, [r7, #16]
 80088d2:	4413      	add	r3, r2
 80088d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80088d6:	68ba      	ldr	r2, [r7, #8]
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	429a      	cmp	r2, r3
 80088dc:	d90e      	bls.n	80088fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	68ba      	ldr	r2, [r7, #8]
 80088e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088ea:	4b19      	ldr	r3, [pc, #100]	; (8008950 <prvSwitchTimerLists+0xc0>)
 80088ec:	681a      	ldr	r2, [r3, #0]
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	3304      	adds	r3, #4
 80088f2:	4619      	mov	r1, r3
 80088f4:	4610      	mov	r0, r2
 80088f6:	f7fd fdec 	bl	80064d2 <vListInsert>
 80088fa:	e016      	b.n	800892a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80088fc:	2300      	movs	r3, #0
 80088fe:	9300      	str	r3, [sp, #0]
 8008900:	2300      	movs	r3, #0
 8008902:	693a      	ldr	r2, [r7, #16]
 8008904:	2100      	movs	r1, #0
 8008906:	68f8      	ldr	r0, [r7, #12]
 8008908:	f7ff fd60 	bl	80083cc <xTimerGenericCommand>
 800890c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d10a      	bne.n	800892a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008914:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008918:	f383 8811 	msr	BASEPRI, r3
 800891c:	f3bf 8f6f 	isb	sy
 8008920:	f3bf 8f4f 	dsb	sy
 8008924:	603b      	str	r3, [r7, #0]
}
 8008926:	bf00      	nop
 8008928:	e7fe      	b.n	8008928 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800892a:	4b09      	ldr	r3, [pc, #36]	; (8008950 <prvSwitchTimerLists+0xc0>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d1b1      	bne.n	8008898 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008934:	4b06      	ldr	r3, [pc, #24]	; (8008950 <prvSwitchTimerLists+0xc0>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800893a:	4b06      	ldr	r3, [pc, #24]	; (8008954 <prvSwitchTimerLists+0xc4>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a04      	ldr	r2, [pc, #16]	; (8008950 <prvSwitchTimerLists+0xc0>)
 8008940:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008942:	4a04      	ldr	r2, [pc, #16]	; (8008954 <prvSwitchTimerLists+0xc4>)
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	6013      	str	r3, [r2, #0]
}
 8008948:	bf00      	nop
 800894a:	3718      	adds	r7, #24
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}
 8008950:	20000e6c 	.word	0x20000e6c
 8008954:	20000e70 	.word	0x20000e70

08008958 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800895e:	f000 f969 	bl	8008c34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008962:	4b15      	ldr	r3, [pc, #84]	; (80089b8 <prvCheckForValidListAndQueue+0x60>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d120      	bne.n	80089ac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800896a:	4814      	ldr	r0, [pc, #80]	; (80089bc <prvCheckForValidListAndQueue+0x64>)
 800896c:	f7fd fd60 	bl	8006430 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008970:	4813      	ldr	r0, [pc, #76]	; (80089c0 <prvCheckForValidListAndQueue+0x68>)
 8008972:	f7fd fd5d 	bl	8006430 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008976:	4b13      	ldr	r3, [pc, #76]	; (80089c4 <prvCheckForValidListAndQueue+0x6c>)
 8008978:	4a10      	ldr	r2, [pc, #64]	; (80089bc <prvCheckForValidListAndQueue+0x64>)
 800897a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800897c:	4b12      	ldr	r3, [pc, #72]	; (80089c8 <prvCheckForValidListAndQueue+0x70>)
 800897e:	4a10      	ldr	r2, [pc, #64]	; (80089c0 <prvCheckForValidListAndQueue+0x68>)
 8008980:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008982:	2300      	movs	r3, #0
 8008984:	9300      	str	r3, [sp, #0]
 8008986:	4b11      	ldr	r3, [pc, #68]	; (80089cc <prvCheckForValidListAndQueue+0x74>)
 8008988:	4a11      	ldr	r2, [pc, #68]	; (80089d0 <prvCheckForValidListAndQueue+0x78>)
 800898a:	2110      	movs	r1, #16
 800898c:	200a      	movs	r0, #10
 800898e:	f7fd fe6b 	bl	8006668 <xQueueGenericCreateStatic>
 8008992:	4603      	mov	r3, r0
 8008994:	4a08      	ldr	r2, [pc, #32]	; (80089b8 <prvCheckForValidListAndQueue+0x60>)
 8008996:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008998:	4b07      	ldr	r3, [pc, #28]	; (80089b8 <prvCheckForValidListAndQueue+0x60>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d005      	beq.n	80089ac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80089a0:	4b05      	ldr	r3, [pc, #20]	; (80089b8 <prvCheckForValidListAndQueue+0x60>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	490b      	ldr	r1, [pc, #44]	; (80089d4 <prvCheckForValidListAndQueue+0x7c>)
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7fe fc6e 	bl	8007288 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80089ac:	f000 f972 	bl	8008c94 <vPortExitCritical>
}
 80089b0:	bf00      	nop
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	20000e74 	.word	0x20000e74
 80089bc:	20000e44 	.word	0x20000e44
 80089c0:	20000e58 	.word	0x20000e58
 80089c4:	20000e6c 	.word	0x20000e6c
 80089c8:	20000e70 	.word	0x20000e70
 80089cc:	20000f20 	.word	0x20000f20
 80089d0:	20000e80 	.word	0x20000e80
 80089d4:	0800b3fc 	.word	0x0800b3fc

080089d8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80089d8:	b480      	push	{r7}
 80089da:	b085      	sub	sp, #20
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	3b04      	subs	r3, #4
 80089e8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80089f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	3b04      	subs	r3, #4
 80089f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	f023 0201 	bic.w	r2, r3, #1
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	3b04      	subs	r3, #4
 8008a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008a08:	4a0c      	ldr	r2, [pc, #48]	; (8008a3c <pxPortInitialiseStack+0x64>)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	3b14      	subs	r3, #20
 8008a12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	3b04      	subs	r3, #4
 8008a1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	f06f 0202 	mvn.w	r2, #2
 8008a26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	3b20      	subs	r3, #32
 8008a2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3714      	adds	r7, #20
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr
 8008a3c:	08008a41 	.word	0x08008a41

08008a40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008a40:	b480      	push	{r7}
 8008a42:	b085      	sub	sp, #20
 8008a44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008a46:	2300      	movs	r3, #0
 8008a48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008a4a:	4b12      	ldr	r3, [pc, #72]	; (8008a94 <prvTaskExitError+0x54>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a52:	d00a      	beq.n	8008a6a <prvTaskExitError+0x2a>
	__asm volatile
 8008a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a58:	f383 8811 	msr	BASEPRI, r3
 8008a5c:	f3bf 8f6f 	isb	sy
 8008a60:	f3bf 8f4f 	dsb	sy
 8008a64:	60fb      	str	r3, [r7, #12]
}
 8008a66:	bf00      	nop
 8008a68:	e7fe      	b.n	8008a68 <prvTaskExitError+0x28>
	__asm volatile
 8008a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a6e:	f383 8811 	msr	BASEPRI, r3
 8008a72:	f3bf 8f6f 	isb	sy
 8008a76:	f3bf 8f4f 	dsb	sy
 8008a7a:	60bb      	str	r3, [r7, #8]
}
 8008a7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008a7e:	bf00      	nop
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d0fc      	beq.n	8008a80 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008a86:	bf00      	nop
 8008a88:	bf00      	nop
 8008a8a:	3714      	adds	r7, #20
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr
 8008a94:	2000000c 	.word	0x2000000c
	...

08008aa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008aa0:	4b07      	ldr	r3, [pc, #28]	; (8008ac0 <pxCurrentTCBConst2>)
 8008aa2:	6819      	ldr	r1, [r3, #0]
 8008aa4:	6808      	ldr	r0, [r1, #0]
 8008aa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aaa:	f380 8809 	msr	PSP, r0
 8008aae:	f3bf 8f6f 	isb	sy
 8008ab2:	f04f 0000 	mov.w	r0, #0
 8008ab6:	f380 8811 	msr	BASEPRI, r0
 8008aba:	4770      	bx	lr
 8008abc:	f3af 8000 	nop.w

08008ac0 <pxCurrentTCBConst2>:
 8008ac0:	20000944 	.word	0x20000944
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008ac4:	bf00      	nop
 8008ac6:	bf00      	nop

08008ac8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008ac8:	4808      	ldr	r0, [pc, #32]	; (8008aec <prvPortStartFirstTask+0x24>)
 8008aca:	6800      	ldr	r0, [r0, #0]
 8008acc:	6800      	ldr	r0, [r0, #0]
 8008ace:	f380 8808 	msr	MSP, r0
 8008ad2:	f04f 0000 	mov.w	r0, #0
 8008ad6:	f380 8814 	msr	CONTROL, r0
 8008ada:	b662      	cpsie	i
 8008adc:	b661      	cpsie	f
 8008ade:	f3bf 8f4f 	dsb	sy
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	df00      	svc	0
 8008ae8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008aea:	bf00      	nop
 8008aec:	e000ed08 	.word	0xe000ed08

08008af0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b086      	sub	sp, #24
 8008af4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008af6:	4b46      	ldr	r3, [pc, #280]	; (8008c10 <xPortStartScheduler+0x120>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a46      	ldr	r2, [pc, #280]	; (8008c14 <xPortStartScheduler+0x124>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d10a      	bne.n	8008b16 <xPortStartScheduler+0x26>
	__asm volatile
 8008b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b04:	f383 8811 	msr	BASEPRI, r3
 8008b08:	f3bf 8f6f 	isb	sy
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	613b      	str	r3, [r7, #16]
}
 8008b12:	bf00      	nop
 8008b14:	e7fe      	b.n	8008b14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008b16:	4b3e      	ldr	r3, [pc, #248]	; (8008c10 <xPortStartScheduler+0x120>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a3f      	ldr	r2, [pc, #252]	; (8008c18 <xPortStartScheduler+0x128>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d10a      	bne.n	8008b36 <xPortStartScheduler+0x46>
	__asm volatile
 8008b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	60fb      	str	r3, [r7, #12]
}
 8008b32:	bf00      	nop
 8008b34:	e7fe      	b.n	8008b34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b36:	4b39      	ldr	r3, [pc, #228]	; (8008c1c <xPortStartScheduler+0x12c>)
 8008b38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	22ff      	movs	r2, #255	; 0xff
 8008b46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	781b      	ldrb	r3, [r3, #0]
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008b50:	78fb      	ldrb	r3, [r7, #3]
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008b58:	b2da      	uxtb	r2, r3
 8008b5a:	4b31      	ldr	r3, [pc, #196]	; (8008c20 <xPortStartScheduler+0x130>)
 8008b5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008b5e:	4b31      	ldr	r3, [pc, #196]	; (8008c24 <xPortStartScheduler+0x134>)
 8008b60:	2207      	movs	r2, #7
 8008b62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b64:	e009      	b.n	8008b7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008b66:	4b2f      	ldr	r3, [pc, #188]	; (8008c24 <xPortStartScheduler+0x134>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	4a2d      	ldr	r2, [pc, #180]	; (8008c24 <xPortStartScheduler+0x134>)
 8008b6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008b70:	78fb      	ldrb	r3, [r7, #3]
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	b2db      	uxtb	r3, r3
 8008b78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008b7a:	78fb      	ldrb	r3, [r7, #3]
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b82:	2b80      	cmp	r3, #128	; 0x80
 8008b84:	d0ef      	beq.n	8008b66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008b86:	4b27      	ldr	r3, [pc, #156]	; (8008c24 <xPortStartScheduler+0x134>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f1c3 0307 	rsb	r3, r3, #7
 8008b8e:	2b04      	cmp	r3, #4
 8008b90:	d00a      	beq.n	8008ba8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b96:	f383 8811 	msr	BASEPRI, r3
 8008b9a:	f3bf 8f6f 	isb	sy
 8008b9e:	f3bf 8f4f 	dsb	sy
 8008ba2:	60bb      	str	r3, [r7, #8]
}
 8008ba4:	bf00      	nop
 8008ba6:	e7fe      	b.n	8008ba6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008ba8:	4b1e      	ldr	r3, [pc, #120]	; (8008c24 <xPortStartScheduler+0x134>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	021b      	lsls	r3, r3, #8
 8008bae:	4a1d      	ldr	r2, [pc, #116]	; (8008c24 <xPortStartScheduler+0x134>)
 8008bb0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008bb2:	4b1c      	ldr	r3, [pc, #112]	; (8008c24 <xPortStartScheduler+0x134>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008bba:	4a1a      	ldr	r2, [pc, #104]	; (8008c24 <xPortStartScheduler+0x134>)
 8008bbc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	b2da      	uxtb	r2, r3
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008bc6:	4b18      	ldr	r3, [pc, #96]	; (8008c28 <xPortStartScheduler+0x138>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a17      	ldr	r2, [pc, #92]	; (8008c28 <xPortStartScheduler+0x138>)
 8008bcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008bd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008bd2:	4b15      	ldr	r3, [pc, #84]	; (8008c28 <xPortStartScheduler+0x138>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a14      	ldr	r2, [pc, #80]	; (8008c28 <xPortStartScheduler+0x138>)
 8008bd8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008bdc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008bde:	f000 f8dd 	bl	8008d9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008be2:	4b12      	ldr	r3, [pc, #72]	; (8008c2c <xPortStartScheduler+0x13c>)
 8008be4:	2200      	movs	r2, #0
 8008be6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008be8:	f000 f8fc 	bl	8008de4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008bec:	4b10      	ldr	r3, [pc, #64]	; (8008c30 <xPortStartScheduler+0x140>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	4a0f      	ldr	r2, [pc, #60]	; (8008c30 <xPortStartScheduler+0x140>)
 8008bf2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008bf6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008bf8:	f7ff ff66 	bl	8008ac8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008bfc:	f7fe ff54 	bl	8007aa8 <vTaskSwitchContext>
	prvTaskExitError();
 8008c00:	f7ff ff1e 	bl	8008a40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3718      	adds	r7, #24
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	e000ed00 	.word	0xe000ed00
 8008c14:	410fc271 	.word	0x410fc271
 8008c18:	410fc270 	.word	0x410fc270
 8008c1c:	e000e400 	.word	0xe000e400
 8008c20:	20000f70 	.word	0x20000f70
 8008c24:	20000f74 	.word	0x20000f74
 8008c28:	e000ed20 	.word	0xe000ed20
 8008c2c:	2000000c 	.word	0x2000000c
 8008c30:	e000ef34 	.word	0xe000ef34

08008c34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
	__asm volatile
 8008c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c3e:	f383 8811 	msr	BASEPRI, r3
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	607b      	str	r3, [r7, #4]
}
 8008c4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008c4e:	4b0f      	ldr	r3, [pc, #60]	; (8008c8c <vPortEnterCritical+0x58>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	3301      	adds	r3, #1
 8008c54:	4a0d      	ldr	r2, [pc, #52]	; (8008c8c <vPortEnterCritical+0x58>)
 8008c56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008c58:	4b0c      	ldr	r3, [pc, #48]	; (8008c8c <vPortEnterCritical+0x58>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d10f      	bne.n	8008c80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008c60:	4b0b      	ldr	r3, [pc, #44]	; (8008c90 <vPortEnterCritical+0x5c>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d00a      	beq.n	8008c80 <vPortEnterCritical+0x4c>
	__asm volatile
 8008c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c6e:	f383 8811 	msr	BASEPRI, r3
 8008c72:	f3bf 8f6f 	isb	sy
 8008c76:	f3bf 8f4f 	dsb	sy
 8008c7a:	603b      	str	r3, [r7, #0]
}
 8008c7c:	bf00      	nop
 8008c7e:	e7fe      	b.n	8008c7e <vPortEnterCritical+0x4a>
	}
}
 8008c80:	bf00      	nop
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr
 8008c8c:	2000000c 	.word	0x2000000c
 8008c90:	e000ed04 	.word	0xe000ed04

08008c94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008c9a:	4b12      	ldr	r3, [pc, #72]	; (8008ce4 <vPortExitCritical+0x50>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d10a      	bne.n	8008cb8 <vPortExitCritical+0x24>
	__asm volatile
 8008ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ca6:	f383 8811 	msr	BASEPRI, r3
 8008caa:	f3bf 8f6f 	isb	sy
 8008cae:	f3bf 8f4f 	dsb	sy
 8008cb2:	607b      	str	r3, [r7, #4]
}
 8008cb4:	bf00      	nop
 8008cb6:	e7fe      	b.n	8008cb6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008cb8:	4b0a      	ldr	r3, [pc, #40]	; (8008ce4 <vPortExitCritical+0x50>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	3b01      	subs	r3, #1
 8008cbe:	4a09      	ldr	r2, [pc, #36]	; (8008ce4 <vPortExitCritical+0x50>)
 8008cc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008cc2:	4b08      	ldr	r3, [pc, #32]	; (8008ce4 <vPortExitCritical+0x50>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d105      	bne.n	8008cd6 <vPortExitCritical+0x42>
 8008cca:	2300      	movs	r3, #0
 8008ccc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	f383 8811 	msr	BASEPRI, r3
}
 8008cd4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008cd6:	bf00      	nop
 8008cd8:	370c      	adds	r7, #12
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	2000000c 	.word	0x2000000c
	...

08008cf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008cf0:	f3ef 8009 	mrs	r0, PSP
 8008cf4:	f3bf 8f6f 	isb	sy
 8008cf8:	4b15      	ldr	r3, [pc, #84]	; (8008d50 <pxCurrentTCBConst>)
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	f01e 0f10 	tst.w	lr, #16
 8008d00:	bf08      	it	eq
 8008d02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0a:	6010      	str	r0, [r2, #0]
 8008d0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008d14:	f380 8811 	msr	BASEPRI, r0
 8008d18:	f3bf 8f4f 	dsb	sy
 8008d1c:	f3bf 8f6f 	isb	sy
 8008d20:	f7fe fec2 	bl	8007aa8 <vTaskSwitchContext>
 8008d24:	f04f 0000 	mov.w	r0, #0
 8008d28:	f380 8811 	msr	BASEPRI, r0
 8008d2c:	bc09      	pop	{r0, r3}
 8008d2e:	6819      	ldr	r1, [r3, #0]
 8008d30:	6808      	ldr	r0, [r1, #0]
 8008d32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d36:	f01e 0f10 	tst.w	lr, #16
 8008d3a:	bf08      	it	eq
 8008d3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008d40:	f380 8809 	msr	PSP, r0
 8008d44:	f3bf 8f6f 	isb	sy
 8008d48:	4770      	bx	lr
 8008d4a:	bf00      	nop
 8008d4c:	f3af 8000 	nop.w

08008d50 <pxCurrentTCBConst>:
 8008d50:	20000944 	.word	0x20000944
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008d54:	bf00      	nop
 8008d56:	bf00      	nop

08008d58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d62:	f383 8811 	msr	BASEPRI, r3
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	607b      	str	r3, [r7, #4]
}
 8008d70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d72:	f7fe fddf 	bl	8007934 <xTaskIncrementTick>
 8008d76:	4603      	mov	r3, r0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d003      	beq.n	8008d84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d7c:	4b06      	ldr	r3, [pc, #24]	; (8008d98 <xPortSysTickHandler+0x40>)
 8008d7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d82:	601a      	str	r2, [r3, #0]
 8008d84:	2300      	movs	r3, #0
 8008d86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	f383 8811 	msr	BASEPRI, r3
}
 8008d8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008d90:	bf00      	nop
 8008d92:	3708      	adds	r7, #8
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}
 8008d98:	e000ed04 	.word	0xe000ed04

08008d9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008da0:	4b0b      	ldr	r3, [pc, #44]	; (8008dd0 <vPortSetupTimerInterrupt+0x34>)
 8008da2:	2200      	movs	r2, #0
 8008da4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008da6:	4b0b      	ldr	r3, [pc, #44]	; (8008dd4 <vPortSetupTimerInterrupt+0x38>)
 8008da8:	2200      	movs	r2, #0
 8008daa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008dac:	4b0a      	ldr	r3, [pc, #40]	; (8008dd8 <vPortSetupTimerInterrupt+0x3c>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a0a      	ldr	r2, [pc, #40]	; (8008ddc <vPortSetupTimerInterrupt+0x40>)
 8008db2:	fba2 2303 	umull	r2, r3, r2, r3
 8008db6:	099b      	lsrs	r3, r3, #6
 8008db8:	4a09      	ldr	r2, [pc, #36]	; (8008de0 <vPortSetupTimerInterrupt+0x44>)
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008dbe:	4b04      	ldr	r3, [pc, #16]	; (8008dd0 <vPortSetupTimerInterrupt+0x34>)
 8008dc0:	2207      	movs	r2, #7
 8008dc2:	601a      	str	r2, [r3, #0]
}
 8008dc4:	bf00      	nop
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dcc:	4770      	bx	lr
 8008dce:	bf00      	nop
 8008dd0:	e000e010 	.word	0xe000e010
 8008dd4:	e000e018 	.word	0xe000e018
 8008dd8:	20000000 	.word	0x20000000
 8008ddc:	10624dd3 	.word	0x10624dd3
 8008de0:	e000e014 	.word	0xe000e014

08008de4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008de4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008df4 <vPortEnableVFP+0x10>
 8008de8:	6801      	ldr	r1, [r0, #0]
 8008dea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008dee:	6001      	str	r1, [r0, #0]
 8008df0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008df2:	bf00      	nop
 8008df4:	e000ed88 	.word	0xe000ed88

08008df8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008df8:	b480      	push	{r7}
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008dfe:	f3ef 8305 	mrs	r3, IPSR
 8008e02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2b0f      	cmp	r3, #15
 8008e08:	d914      	bls.n	8008e34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e0a:	4a17      	ldr	r2, [pc, #92]	; (8008e68 <vPortValidateInterruptPriority+0x70>)
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	4413      	add	r3, r2
 8008e10:	781b      	ldrb	r3, [r3, #0]
 8008e12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e14:	4b15      	ldr	r3, [pc, #84]	; (8008e6c <vPortValidateInterruptPriority+0x74>)
 8008e16:	781b      	ldrb	r3, [r3, #0]
 8008e18:	7afa      	ldrb	r2, [r7, #11]
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d20a      	bcs.n	8008e34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e22:	f383 8811 	msr	BASEPRI, r3
 8008e26:	f3bf 8f6f 	isb	sy
 8008e2a:	f3bf 8f4f 	dsb	sy
 8008e2e:	607b      	str	r3, [r7, #4]
}
 8008e30:	bf00      	nop
 8008e32:	e7fe      	b.n	8008e32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e34:	4b0e      	ldr	r3, [pc, #56]	; (8008e70 <vPortValidateInterruptPriority+0x78>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008e3c:	4b0d      	ldr	r3, [pc, #52]	; (8008e74 <vPortValidateInterruptPriority+0x7c>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d90a      	bls.n	8008e5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e48:	f383 8811 	msr	BASEPRI, r3
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	603b      	str	r3, [r7, #0]
}
 8008e56:	bf00      	nop
 8008e58:	e7fe      	b.n	8008e58 <vPortValidateInterruptPriority+0x60>
	}
 8008e5a:	bf00      	nop
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	e000e3f0 	.word	0xe000e3f0
 8008e6c:	20000f70 	.word	0x20000f70
 8008e70:	e000ed0c 	.word	0xe000ed0c
 8008e74:	20000f74 	.word	0x20000f74

08008e78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b08a      	sub	sp, #40	; 0x28
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008e80:	2300      	movs	r3, #0
 8008e82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008e84:	f7fe fc9a 	bl	80077bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008e88:	4b5b      	ldr	r3, [pc, #364]	; (8008ff8 <pvPortMalloc+0x180>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d101      	bne.n	8008e94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008e90:	f000 f920 	bl	80090d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008e94:	4b59      	ldr	r3, [pc, #356]	; (8008ffc <pvPortMalloc+0x184>)
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	f040 8093 	bne.w	8008fc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d01d      	beq.n	8008ee4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008ea8:	2208      	movs	r2, #8
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4413      	add	r3, r2
 8008eae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f003 0307 	and.w	r3, r3, #7
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d014      	beq.n	8008ee4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f023 0307 	bic.w	r3, r3, #7
 8008ec0:	3308      	adds	r3, #8
 8008ec2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f003 0307 	and.w	r3, r3, #7
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d00a      	beq.n	8008ee4 <pvPortMalloc+0x6c>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	617b      	str	r3, [r7, #20]
}
 8008ee0:	bf00      	nop
 8008ee2:	e7fe      	b.n	8008ee2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d06e      	beq.n	8008fc8 <pvPortMalloc+0x150>
 8008eea:	4b45      	ldr	r3, [pc, #276]	; (8009000 <pvPortMalloc+0x188>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	687a      	ldr	r2, [r7, #4]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d869      	bhi.n	8008fc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008ef4:	4b43      	ldr	r3, [pc, #268]	; (8009004 <pvPortMalloc+0x18c>)
 8008ef6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008ef8:	4b42      	ldr	r3, [pc, #264]	; (8009004 <pvPortMalloc+0x18c>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008efe:	e004      	b.n	8008f0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	687a      	ldr	r2, [r7, #4]
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d903      	bls.n	8008f1c <pvPortMalloc+0xa4>
 8008f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d1f1      	bne.n	8008f00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f1c:	4b36      	ldr	r3, [pc, #216]	; (8008ff8 <pvPortMalloc+0x180>)
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f22:	429a      	cmp	r2, r3
 8008f24:	d050      	beq.n	8008fc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2208      	movs	r2, #8
 8008f2c:	4413      	add	r3, r2
 8008f2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	6a3b      	ldr	r3, [r7, #32]
 8008f36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f3a:	685a      	ldr	r2, [r3, #4]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	1ad2      	subs	r2, r2, r3
 8008f40:	2308      	movs	r3, #8
 8008f42:	005b      	lsls	r3, r3, #1
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d91f      	bls.n	8008f88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4413      	add	r3, r2
 8008f4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f50:	69bb      	ldr	r3, [r7, #24]
 8008f52:	f003 0307 	and.w	r3, r3, #7
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d00a      	beq.n	8008f70 <pvPortMalloc+0xf8>
	__asm volatile
 8008f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f5e:	f383 8811 	msr	BASEPRI, r3
 8008f62:	f3bf 8f6f 	isb	sy
 8008f66:	f3bf 8f4f 	dsb	sy
 8008f6a:	613b      	str	r3, [r7, #16]
}
 8008f6c:	bf00      	nop
 8008f6e:	e7fe      	b.n	8008f6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	1ad2      	subs	r2, r2, r3
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008f82:	69b8      	ldr	r0, [r7, #24]
 8008f84:	f000 f908 	bl	8009198 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008f88:	4b1d      	ldr	r3, [pc, #116]	; (8009000 <pvPortMalloc+0x188>)
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	1ad3      	subs	r3, r2, r3
 8008f92:	4a1b      	ldr	r2, [pc, #108]	; (8009000 <pvPortMalloc+0x188>)
 8008f94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008f96:	4b1a      	ldr	r3, [pc, #104]	; (8009000 <pvPortMalloc+0x188>)
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	4b1b      	ldr	r3, [pc, #108]	; (8009008 <pvPortMalloc+0x190>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	429a      	cmp	r2, r3
 8008fa0:	d203      	bcs.n	8008faa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008fa2:	4b17      	ldr	r3, [pc, #92]	; (8009000 <pvPortMalloc+0x188>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a18      	ldr	r2, [pc, #96]	; (8009008 <pvPortMalloc+0x190>)
 8008fa8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fac:	685a      	ldr	r2, [r3, #4]
 8008fae:	4b13      	ldr	r3, [pc, #76]	; (8008ffc <pvPortMalloc+0x184>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	431a      	orrs	r2, r3
 8008fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fba:	2200      	movs	r2, #0
 8008fbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008fbe:	4b13      	ldr	r3, [pc, #76]	; (800900c <pvPortMalloc+0x194>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	4a11      	ldr	r2, [pc, #68]	; (800900c <pvPortMalloc+0x194>)
 8008fc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008fc8:	f7fe fc06 	bl	80077d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fcc:	69fb      	ldr	r3, [r7, #28]
 8008fce:	f003 0307 	and.w	r3, r3, #7
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d00a      	beq.n	8008fec <pvPortMalloc+0x174>
	__asm volatile
 8008fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fda:	f383 8811 	msr	BASEPRI, r3
 8008fde:	f3bf 8f6f 	isb	sy
 8008fe2:	f3bf 8f4f 	dsb	sy
 8008fe6:	60fb      	str	r3, [r7, #12]
}
 8008fe8:	bf00      	nop
 8008fea:	e7fe      	b.n	8008fea <pvPortMalloc+0x172>
	return pvReturn;
 8008fec:	69fb      	ldr	r3, [r7, #28]
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3728      	adds	r7, #40	; 0x28
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	20008c80 	.word	0x20008c80
 8008ffc:	20008c94 	.word	0x20008c94
 8009000:	20008c84 	.word	0x20008c84
 8009004:	20008c78 	.word	0x20008c78
 8009008:	20008c88 	.word	0x20008c88
 800900c:	20008c8c 	.word	0x20008c8c

08009010 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d04d      	beq.n	80090be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009022:	2308      	movs	r3, #8
 8009024:	425b      	negs	r3, r3
 8009026:	697a      	ldr	r2, [r7, #20]
 8009028:	4413      	add	r3, r2
 800902a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	685a      	ldr	r2, [r3, #4]
 8009034:	4b24      	ldr	r3, [pc, #144]	; (80090c8 <vPortFree+0xb8>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4013      	ands	r3, r2
 800903a:	2b00      	cmp	r3, #0
 800903c:	d10a      	bne.n	8009054 <vPortFree+0x44>
	__asm volatile
 800903e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009042:	f383 8811 	msr	BASEPRI, r3
 8009046:	f3bf 8f6f 	isb	sy
 800904a:	f3bf 8f4f 	dsb	sy
 800904e:	60fb      	str	r3, [r7, #12]
}
 8009050:	bf00      	nop
 8009052:	e7fe      	b.n	8009052 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00a      	beq.n	8009072 <vPortFree+0x62>
	__asm volatile
 800905c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009060:	f383 8811 	msr	BASEPRI, r3
 8009064:	f3bf 8f6f 	isb	sy
 8009068:	f3bf 8f4f 	dsb	sy
 800906c:	60bb      	str	r3, [r7, #8]
}
 800906e:	bf00      	nop
 8009070:	e7fe      	b.n	8009070 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	685a      	ldr	r2, [r3, #4]
 8009076:	4b14      	ldr	r3, [pc, #80]	; (80090c8 <vPortFree+0xb8>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	4013      	ands	r3, r2
 800907c:	2b00      	cmp	r3, #0
 800907e:	d01e      	beq.n	80090be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009080:	693b      	ldr	r3, [r7, #16]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d11a      	bne.n	80090be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	685a      	ldr	r2, [r3, #4]
 800908c:	4b0e      	ldr	r3, [pc, #56]	; (80090c8 <vPortFree+0xb8>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	43db      	mvns	r3, r3
 8009092:	401a      	ands	r2, r3
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009098:	f7fe fb90 	bl	80077bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	685a      	ldr	r2, [r3, #4]
 80090a0:	4b0a      	ldr	r3, [pc, #40]	; (80090cc <vPortFree+0xbc>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4413      	add	r3, r2
 80090a6:	4a09      	ldr	r2, [pc, #36]	; (80090cc <vPortFree+0xbc>)
 80090a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090aa:	6938      	ldr	r0, [r7, #16]
 80090ac:	f000 f874 	bl	8009198 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80090b0:	4b07      	ldr	r3, [pc, #28]	; (80090d0 <vPortFree+0xc0>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	3301      	adds	r3, #1
 80090b6:	4a06      	ldr	r2, [pc, #24]	; (80090d0 <vPortFree+0xc0>)
 80090b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80090ba:	f7fe fb8d 	bl	80077d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80090be:	bf00      	nop
 80090c0:	3718      	adds	r7, #24
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	20008c94 	.word	0x20008c94
 80090cc:	20008c84 	.word	0x20008c84
 80090d0:	20008c90 	.word	0x20008c90

080090d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80090d4:	b480      	push	{r7}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80090da:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80090de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80090e0:	4b27      	ldr	r3, [pc, #156]	; (8009180 <prvHeapInit+0xac>)
 80090e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	f003 0307 	and.w	r3, r3, #7
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d00c      	beq.n	8009108 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	3307      	adds	r3, #7
 80090f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f023 0307 	bic.w	r3, r3, #7
 80090fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80090fc:	68ba      	ldr	r2, [r7, #8]
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	1ad3      	subs	r3, r2, r3
 8009102:	4a1f      	ldr	r2, [pc, #124]	; (8009180 <prvHeapInit+0xac>)
 8009104:	4413      	add	r3, r2
 8009106:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800910c:	4a1d      	ldr	r2, [pc, #116]	; (8009184 <prvHeapInit+0xb0>)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009112:	4b1c      	ldr	r3, [pc, #112]	; (8009184 <prvHeapInit+0xb0>)
 8009114:	2200      	movs	r2, #0
 8009116:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	68ba      	ldr	r2, [r7, #8]
 800911c:	4413      	add	r3, r2
 800911e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009120:	2208      	movs	r2, #8
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	1a9b      	subs	r3, r3, r2
 8009126:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f023 0307 	bic.w	r3, r3, #7
 800912e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	4a15      	ldr	r2, [pc, #84]	; (8009188 <prvHeapInit+0xb4>)
 8009134:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009136:	4b14      	ldr	r3, [pc, #80]	; (8009188 <prvHeapInit+0xb4>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	2200      	movs	r2, #0
 800913c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800913e:	4b12      	ldr	r3, [pc, #72]	; (8009188 <prvHeapInit+0xb4>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2200      	movs	r2, #0
 8009144:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	68fa      	ldr	r2, [r7, #12]
 800914e:	1ad2      	subs	r2, r2, r3
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009154:	4b0c      	ldr	r3, [pc, #48]	; (8009188 <prvHeapInit+0xb4>)
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	4a0a      	ldr	r2, [pc, #40]	; (800918c <prvHeapInit+0xb8>)
 8009162:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	4a09      	ldr	r2, [pc, #36]	; (8009190 <prvHeapInit+0xbc>)
 800916a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800916c:	4b09      	ldr	r3, [pc, #36]	; (8009194 <prvHeapInit+0xc0>)
 800916e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009172:	601a      	str	r2, [r3, #0]
}
 8009174:	bf00      	nop
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr
 8009180:	20000f78 	.word	0x20000f78
 8009184:	20008c78 	.word	0x20008c78
 8009188:	20008c80 	.word	0x20008c80
 800918c:	20008c88 	.word	0x20008c88
 8009190:	20008c84 	.word	0x20008c84
 8009194:	20008c94 	.word	0x20008c94

08009198 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009198:	b480      	push	{r7}
 800919a:	b085      	sub	sp, #20
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091a0:	4b28      	ldr	r3, [pc, #160]	; (8009244 <prvInsertBlockIntoFreeList+0xac>)
 80091a2:	60fb      	str	r3, [r7, #12]
 80091a4:	e002      	b.n	80091ac <prvInsertBlockIntoFreeList+0x14>
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	60fb      	str	r3, [r7, #12]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d8f7      	bhi.n	80091a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	4413      	add	r3, r2
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d108      	bne.n	80091da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	441a      	add	r2, r3
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	685b      	ldr	r3, [r3, #4]
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	441a      	add	r2, r3
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d118      	bne.n	8009220 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	4b15      	ldr	r3, [pc, #84]	; (8009248 <prvInsertBlockIntoFreeList+0xb0>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	429a      	cmp	r2, r3
 80091f8:	d00d      	beq.n	8009216 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	685a      	ldr	r2, [r3, #4]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	441a      	add	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	601a      	str	r2, [r3, #0]
 8009214:	e008      	b.n	8009228 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009216:	4b0c      	ldr	r3, [pc, #48]	; (8009248 <prvInsertBlockIntoFreeList+0xb0>)
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	601a      	str	r2, [r3, #0]
 800921e:	e003      	b.n	8009228 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	429a      	cmp	r2, r3
 800922e:	d002      	beq.n	8009236 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009236:	bf00      	nop
 8009238:	3714      	adds	r7, #20
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	20008c78 	.word	0x20008c78
 8009248:	20008c80 	.word	0x20008c80

0800924c <__errno>:
 800924c:	4b01      	ldr	r3, [pc, #4]	; (8009254 <__errno+0x8>)
 800924e:	6818      	ldr	r0, [r3, #0]
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	20000010 	.word	0x20000010

08009258 <_fwrite_r>:
 8009258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800925c:	9c08      	ldr	r4, [sp, #32]
 800925e:	468a      	mov	sl, r1
 8009260:	4690      	mov	r8, r2
 8009262:	fb02 f903 	mul.w	r9, r2, r3
 8009266:	4605      	mov	r5, r0
 8009268:	b118      	cbz	r0, 8009272 <_fwrite_r+0x1a>
 800926a:	6983      	ldr	r3, [r0, #24]
 800926c:	b90b      	cbnz	r3, 8009272 <_fwrite_r+0x1a>
 800926e:	f000 fc1d 	bl	8009aac <__sinit>
 8009272:	4b26      	ldr	r3, [pc, #152]	; (800930c <_fwrite_r+0xb4>)
 8009274:	429c      	cmp	r4, r3
 8009276:	d123      	bne.n	80092c0 <_fwrite_r+0x68>
 8009278:	686c      	ldr	r4, [r5, #4]
 800927a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800927c:	07de      	lsls	r6, r3, #31
 800927e:	d405      	bmi.n	800928c <_fwrite_r+0x34>
 8009280:	89a3      	ldrh	r3, [r4, #12]
 8009282:	0598      	lsls	r0, r3, #22
 8009284:	d402      	bmi.n	800928c <_fwrite_r+0x34>
 8009286:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009288:	f000 f879 	bl	800937e <__retarget_lock_acquire_recursive>
 800928c:	89a3      	ldrh	r3, [r4, #12]
 800928e:	0719      	lsls	r1, r3, #28
 8009290:	d520      	bpl.n	80092d4 <_fwrite_r+0x7c>
 8009292:	6923      	ldr	r3, [r4, #16]
 8009294:	b1f3      	cbz	r3, 80092d4 <_fwrite_r+0x7c>
 8009296:	2600      	movs	r6, #0
 8009298:	454e      	cmp	r6, r9
 800929a:	d029      	beq.n	80092f0 <_fwrite_r+0x98>
 800929c:	68a7      	ldr	r7, [r4, #8]
 800929e:	f81a 1006 	ldrb.w	r1, [sl, r6]
 80092a2:	3f01      	subs	r7, #1
 80092a4:	2f00      	cmp	r7, #0
 80092a6:	60a7      	str	r7, [r4, #8]
 80092a8:	da04      	bge.n	80092b4 <_fwrite_r+0x5c>
 80092aa:	69a3      	ldr	r3, [r4, #24]
 80092ac:	429f      	cmp	r7, r3
 80092ae:	db19      	blt.n	80092e4 <_fwrite_r+0x8c>
 80092b0:	290a      	cmp	r1, #10
 80092b2:	d017      	beq.n	80092e4 <_fwrite_r+0x8c>
 80092b4:	6823      	ldr	r3, [r4, #0]
 80092b6:	1c5a      	adds	r2, r3, #1
 80092b8:	6022      	str	r2, [r4, #0]
 80092ba:	7019      	strb	r1, [r3, #0]
 80092bc:	3601      	adds	r6, #1
 80092be:	e7eb      	b.n	8009298 <_fwrite_r+0x40>
 80092c0:	4b13      	ldr	r3, [pc, #76]	; (8009310 <_fwrite_r+0xb8>)
 80092c2:	429c      	cmp	r4, r3
 80092c4:	d101      	bne.n	80092ca <_fwrite_r+0x72>
 80092c6:	68ac      	ldr	r4, [r5, #8]
 80092c8:	e7d7      	b.n	800927a <_fwrite_r+0x22>
 80092ca:	4b12      	ldr	r3, [pc, #72]	; (8009314 <_fwrite_r+0xbc>)
 80092cc:	429c      	cmp	r4, r3
 80092ce:	bf08      	it	eq
 80092d0:	68ec      	ldreq	r4, [r5, #12]
 80092d2:	e7d2      	b.n	800927a <_fwrite_r+0x22>
 80092d4:	4621      	mov	r1, r4
 80092d6:	4628      	mov	r0, r5
 80092d8:	f000 fa42 	bl	8009760 <__swsetup_r>
 80092dc:	2800      	cmp	r0, #0
 80092de:	d0da      	beq.n	8009296 <_fwrite_r+0x3e>
 80092e0:	2600      	movs	r6, #0
 80092e2:	e005      	b.n	80092f0 <_fwrite_r+0x98>
 80092e4:	4622      	mov	r2, r4
 80092e6:	4628      	mov	r0, r5
 80092e8:	f000 f9e8 	bl	80096bc <__swbuf_r>
 80092ec:	3001      	adds	r0, #1
 80092ee:	d1e5      	bne.n	80092bc <_fwrite_r+0x64>
 80092f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092f2:	07da      	lsls	r2, r3, #31
 80092f4:	d405      	bmi.n	8009302 <_fwrite_r+0xaa>
 80092f6:	89a3      	ldrh	r3, [r4, #12]
 80092f8:	059b      	lsls	r3, r3, #22
 80092fa:	d402      	bmi.n	8009302 <_fwrite_r+0xaa>
 80092fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092fe:	f000 f83f 	bl	8009380 <__retarget_lock_release_recursive>
 8009302:	fbb6 f0f8 	udiv	r0, r6, r8
 8009306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800930a:	bf00      	nop
 800930c:	0800b6ec 	.word	0x0800b6ec
 8009310:	0800b70c 	.word	0x0800b70c
 8009314:	0800b6cc 	.word	0x0800b6cc

08009318 <fwrite>:
 8009318:	b507      	push	{r0, r1, r2, lr}
 800931a:	9300      	str	r3, [sp, #0]
 800931c:	4613      	mov	r3, r2
 800931e:	460a      	mov	r2, r1
 8009320:	4601      	mov	r1, r0
 8009322:	4803      	ldr	r0, [pc, #12]	; (8009330 <fwrite+0x18>)
 8009324:	6800      	ldr	r0, [r0, #0]
 8009326:	f7ff ff97 	bl	8009258 <_fwrite_r>
 800932a:	b003      	add	sp, #12
 800932c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009330:	20000010 	.word	0x20000010

08009334 <__libc_init_array>:
 8009334:	b570      	push	{r4, r5, r6, lr}
 8009336:	4d0d      	ldr	r5, [pc, #52]	; (800936c <__libc_init_array+0x38>)
 8009338:	4c0d      	ldr	r4, [pc, #52]	; (8009370 <__libc_init_array+0x3c>)
 800933a:	1b64      	subs	r4, r4, r5
 800933c:	10a4      	asrs	r4, r4, #2
 800933e:	2600      	movs	r6, #0
 8009340:	42a6      	cmp	r6, r4
 8009342:	d109      	bne.n	8009358 <__libc_init_array+0x24>
 8009344:	4d0b      	ldr	r5, [pc, #44]	; (8009374 <__libc_init_array+0x40>)
 8009346:	4c0c      	ldr	r4, [pc, #48]	; (8009378 <__libc_init_array+0x44>)
 8009348:	f001 ffec 	bl	800b324 <_init>
 800934c:	1b64      	subs	r4, r4, r5
 800934e:	10a4      	asrs	r4, r4, #2
 8009350:	2600      	movs	r6, #0
 8009352:	42a6      	cmp	r6, r4
 8009354:	d105      	bne.n	8009362 <__libc_init_array+0x2e>
 8009356:	bd70      	pop	{r4, r5, r6, pc}
 8009358:	f855 3b04 	ldr.w	r3, [r5], #4
 800935c:	4798      	blx	r3
 800935e:	3601      	adds	r6, #1
 8009360:	e7ee      	b.n	8009340 <__libc_init_array+0xc>
 8009362:	f855 3b04 	ldr.w	r3, [r5], #4
 8009366:	4798      	blx	r3
 8009368:	3601      	adds	r6, #1
 800936a:	e7f2      	b.n	8009352 <__libc_init_array+0x1e>
 800936c:	0800b798 	.word	0x0800b798
 8009370:	0800b798 	.word	0x0800b798
 8009374:	0800b798 	.word	0x0800b798
 8009378:	0800b79c 	.word	0x0800b79c

0800937c <__retarget_lock_init_recursive>:
 800937c:	4770      	bx	lr

0800937e <__retarget_lock_acquire_recursive>:
 800937e:	4770      	bx	lr

08009380 <__retarget_lock_release_recursive>:
 8009380:	4770      	bx	lr
	...

08009384 <malloc>:
 8009384:	4b02      	ldr	r3, [pc, #8]	; (8009390 <malloc+0xc>)
 8009386:	4601      	mov	r1, r0
 8009388:	6818      	ldr	r0, [r3, #0]
 800938a:	f000 b88d 	b.w	80094a8 <_malloc_r>
 800938e:	bf00      	nop
 8009390:	20000010 	.word	0x20000010

08009394 <free>:
 8009394:	4b02      	ldr	r3, [pc, #8]	; (80093a0 <free+0xc>)
 8009396:	4601      	mov	r1, r0
 8009398:	6818      	ldr	r0, [r3, #0]
 800939a:	f000 b819 	b.w	80093d0 <_free_r>
 800939e:	bf00      	nop
 80093a0:	20000010 	.word	0x20000010

080093a4 <memcpy>:
 80093a4:	440a      	add	r2, r1
 80093a6:	4291      	cmp	r1, r2
 80093a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80093ac:	d100      	bne.n	80093b0 <memcpy+0xc>
 80093ae:	4770      	bx	lr
 80093b0:	b510      	push	{r4, lr}
 80093b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093ba:	4291      	cmp	r1, r2
 80093bc:	d1f9      	bne.n	80093b2 <memcpy+0xe>
 80093be:	bd10      	pop	{r4, pc}

080093c0 <memset>:
 80093c0:	4402      	add	r2, r0
 80093c2:	4603      	mov	r3, r0
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d100      	bne.n	80093ca <memset+0xa>
 80093c8:	4770      	bx	lr
 80093ca:	f803 1b01 	strb.w	r1, [r3], #1
 80093ce:	e7f9      	b.n	80093c4 <memset+0x4>

080093d0 <_free_r>:
 80093d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80093d2:	2900      	cmp	r1, #0
 80093d4:	d044      	beq.n	8009460 <_free_r+0x90>
 80093d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093da:	9001      	str	r0, [sp, #4]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f1a1 0404 	sub.w	r4, r1, #4
 80093e2:	bfb8      	it	lt
 80093e4:	18e4      	addlt	r4, r4, r3
 80093e6:	f000 fc89 	bl	8009cfc <__malloc_lock>
 80093ea:	4a1e      	ldr	r2, [pc, #120]	; (8009464 <_free_r+0x94>)
 80093ec:	9801      	ldr	r0, [sp, #4]
 80093ee:	6813      	ldr	r3, [r2, #0]
 80093f0:	b933      	cbnz	r3, 8009400 <_free_r+0x30>
 80093f2:	6063      	str	r3, [r4, #4]
 80093f4:	6014      	str	r4, [r2, #0]
 80093f6:	b003      	add	sp, #12
 80093f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80093fc:	f000 bc84 	b.w	8009d08 <__malloc_unlock>
 8009400:	42a3      	cmp	r3, r4
 8009402:	d908      	bls.n	8009416 <_free_r+0x46>
 8009404:	6825      	ldr	r5, [r4, #0]
 8009406:	1961      	adds	r1, r4, r5
 8009408:	428b      	cmp	r3, r1
 800940a:	bf01      	itttt	eq
 800940c:	6819      	ldreq	r1, [r3, #0]
 800940e:	685b      	ldreq	r3, [r3, #4]
 8009410:	1949      	addeq	r1, r1, r5
 8009412:	6021      	streq	r1, [r4, #0]
 8009414:	e7ed      	b.n	80093f2 <_free_r+0x22>
 8009416:	461a      	mov	r2, r3
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	b10b      	cbz	r3, 8009420 <_free_r+0x50>
 800941c:	42a3      	cmp	r3, r4
 800941e:	d9fa      	bls.n	8009416 <_free_r+0x46>
 8009420:	6811      	ldr	r1, [r2, #0]
 8009422:	1855      	adds	r5, r2, r1
 8009424:	42a5      	cmp	r5, r4
 8009426:	d10b      	bne.n	8009440 <_free_r+0x70>
 8009428:	6824      	ldr	r4, [r4, #0]
 800942a:	4421      	add	r1, r4
 800942c:	1854      	adds	r4, r2, r1
 800942e:	42a3      	cmp	r3, r4
 8009430:	6011      	str	r1, [r2, #0]
 8009432:	d1e0      	bne.n	80093f6 <_free_r+0x26>
 8009434:	681c      	ldr	r4, [r3, #0]
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	6053      	str	r3, [r2, #4]
 800943a:	4421      	add	r1, r4
 800943c:	6011      	str	r1, [r2, #0]
 800943e:	e7da      	b.n	80093f6 <_free_r+0x26>
 8009440:	d902      	bls.n	8009448 <_free_r+0x78>
 8009442:	230c      	movs	r3, #12
 8009444:	6003      	str	r3, [r0, #0]
 8009446:	e7d6      	b.n	80093f6 <_free_r+0x26>
 8009448:	6825      	ldr	r5, [r4, #0]
 800944a:	1961      	adds	r1, r4, r5
 800944c:	428b      	cmp	r3, r1
 800944e:	bf04      	itt	eq
 8009450:	6819      	ldreq	r1, [r3, #0]
 8009452:	685b      	ldreq	r3, [r3, #4]
 8009454:	6063      	str	r3, [r4, #4]
 8009456:	bf04      	itt	eq
 8009458:	1949      	addeq	r1, r1, r5
 800945a:	6021      	streq	r1, [r4, #0]
 800945c:	6054      	str	r4, [r2, #4]
 800945e:	e7ca      	b.n	80093f6 <_free_r+0x26>
 8009460:	b003      	add	sp, #12
 8009462:	bd30      	pop	{r4, r5, pc}
 8009464:	20008c9c 	.word	0x20008c9c

08009468 <sbrk_aligned>:
 8009468:	b570      	push	{r4, r5, r6, lr}
 800946a:	4e0e      	ldr	r6, [pc, #56]	; (80094a4 <sbrk_aligned+0x3c>)
 800946c:	460c      	mov	r4, r1
 800946e:	6831      	ldr	r1, [r6, #0]
 8009470:	4605      	mov	r5, r0
 8009472:	b911      	cbnz	r1, 800947a <sbrk_aligned+0x12>
 8009474:	f000 f8f8 	bl	8009668 <_sbrk_r>
 8009478:	6030      	str	r0, [r6, #0]
 800947a:	4621      	mov	r1, r4
 800947c:	4628      	mov	r0, r5
 800947e:	f000 f8f3 	bl	8009668 <_sbrk_r>
 8009482:	1c43      	adds	r3, r0, #1
 8009484:	d00a      	beq.n	800949c <sbrk_aligned+0x34>
 8009486:	1cc4      	adds	r4, r0, #3
 8009488:	f024 0403 	bic.w	r4, r4, #3
 800948c:	42a0      	cmp	r0, r4
 800948e:	d007      	beq.n	80094a0 <sbrk_aligned+0x38>
 8009490:	1a21      	subs	r1, r4, r0
 8009492:	4628      	mov	r0, r5
 8009494:	f000 f8e8 	bl	8009668 <_sbrk_r>
 8009498:	3001      	adds	r0, #1
 800949a:	d101      	bne.n	80094a0 <sbrk_aligned+0x38>
 800949c:	f04f 34ff 	mov.w	r4, #4294967295
 80094a0:	4620      	mov	r0, r4
 80094a2:	bd70      	pop	{r4, r5, r6, pc}
 80094a4:	20008ca0 	.word	0x20008ca0

080094a8 <_malloc_r>:
 80094a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094ac:	1ccd      	adds	r5, r1, #3
 80094ae:	f025 0503 	bic.w	r5, r5, #3
 80094b2:	3508      	adds	r5, #8
 80094b4:	2d0c      	cmp	r5, #12
 80094b6:	bf38      	it	cc
 80094b8:	250c      	movcc	r5, #12
 80094ba:	2d00      	cmp	r5, #0
 80094bc:	4607      	mov	r7, r0
 80094be:	db01      	blt.n	80094c4 <_malloc_r+0x1c>
 80094c0:	42a9      	cmp	r1, r5
 80094c2:	d905      	bls.n	80094d0 <_malloc_r+0x28>
 80094c4:	230c      	movs	r3, #12
 80094c6:	603b      	str	r3, [r7, #0]
 80094c8:	2600      	movs	r6, #0
 80094ca:	4630      	mov	r0, r6
 80094cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094d0:	4e2e      	ldr	r6, [pc, #184]	; (800958c <_malloc_r+0xe4>)
 80094d2:	f000 fc13 	bl	8009cfc <__malloc_lock>
 80094d6:	6833      	ldr	r3, [r6, #0]
 80094d8:	461c      	mov	r4, r3
 80094da:	bb34      	cbnz	r4, 800952a <_malloc_r+0x82>
 80094dc:	4629      	mov	r1, r5
 80094de:	4638      	mov	r0, r7
 80094e0:	f7ff ffc2 	bl	8009468 <sbrk_aligned>
 80094e4:	1c43      	adds	r3, r0, #1
 80094e6:	4604      	mov	r4, r0
 80094e8:	d14d      	bne.n	8009586 <_malloc_r+0xde>
 80094ea:	6834      	ldr	r4, [r6, #0]
 80094ec:	4626      	mov	r6, r4
 80094ee:	2e00      	cmp	r6, #0
 80094f0:	d140      	bne.n	8009574 <_malloc_r+0xcc>
 80094f2:	6823      	ldr	r3, [r4, #0]
 80094f4:	4631      	mov	r1, r6
 80094f6:	4638      	mov	r0, r7
 80094f8:	eb04 0803 	add.w	r8, r4, r3
 80094fc:	f000 f8b4 	bl	8009668 <_sbrk_r>
 8009500:	4580      	cmp	r8, r0
 8009502:	d13a      	bne.n	800957a <_malloc_r+0xd2>
 8009504:	6821      	ldr	r1, [r4, #0]
 8009506:	3503      	adds	r5, #3
 8009508:	1a6d      	subs	r5, r5, r1
 800950a:	f025 0503 	bic.w	r5, r5, #3
 800950e:	3508      	adds	r5, #8
 8009510:	2d0c      	cmp	r5, #12
 8009512:	bf38      	it	cc
 8009514:	250c      	movcc	r5, #12
 8009516:	4629      	mov	r1, r5
 8009518:	4638      	mov	r0, r7
 800951a:	f7ff ffa5 	bl	8009468 <sbrk_aligned>
 800951e:	3001      	adds	r0, #1
 8009520:	d02b      	beq.n	800957a <_malloc_r+0xd2>
 8009522:	6823      	ldr	r3, [r4, #0]
 8009524:	442b      	add	r3, r5
 8009526:	6023      	str	r3, [r4, #0]
 8009528:	e00e      	b.n	8009548 <_malloc_r+0xa0>
 800952a:	6822      	ldr	r2, [r4, #0]
 800952c:	1b52      	subs	r2, r2, r5
 800952e:	d41e      	bmi.n	800956e <_malloc_r+0xc6>
 8009530:	2a0b      	cmp	r2, #11
 8009532:	d916      	bls.n	8009562 <_malloc_r+0xba>
 8009534:	1961      	adds	r1, r4, r5
 8009536:	42a3      	cmp	r3, r4
 8009538:	6025      	str	r5, [r4, #0]
 800953a:	bf18      	it	ne
 800953c:	6059      	strne	r1, [r3, #4]
 800953e:	6863      	ldr	r3, [r4, #4]
 8009540:	bf08      	it	eq
 8009542:	6031      	streq	r1, [r6, #0]
 8009544:	5162      	str	r2, [r4, r5]
 8009546:	604b      	str	r3, [r1, #4]
 8009548:	4638      	mov	r0, r7
 800954a:	f104 060b 	add.w	r6, r4, #11
 800954e:	f000 fbdb 	bl	8009d08 <__malloc_unlock>
 8009552:	f026 0607 	bic.w	r6, r6, #7
 8009556:	1d23      	adds	r3, r4, #4
 8009558:	1af2      	subs	r2, r6, r3
 800955a:	d0b6      	beq.n	80094ca <_malloc_r+0x22>
 800955c:	1b9b      	subs	r3, r3, r6
 800955e:	50a3      	str	r3, [r4, r2]
 8009560:	e7b3      	b.n	80094ca <_malloc_r+0x22>
 8009562:	6862      	ldr	r2, [r4, #4]
 8009564:	42a3      	cmp	r3, r4
 8009566:	bf0c      	ite	eq
 8009568:	6032      	streq	r2, [r6, #0]
 800956a:	605a      	strne	r2, [r3, #4]
 800956c:	e7ec      	b.n	8009548 <_malloc_r+0xa0>
 800956e:	4623      	mov	r3, r4
 8009570:	6864      	ldr	r4, [r4, #4]
 8009572:	e7b2      	b.n	80094da <_malloc_r+0x32>
 8009574:	4634      	mov	r4, r6
 8009576:	6876      	ldr	r6, [r6, #4]
 8009578:	e7b9      	b.n	80094ee <_malloc_r+0x46>
 800957a:	230c      	movs	r3, #12
 800957c:	603b      	str	r3, [r7, #0]
 800957e:	4638      	mov	r0, r7
 8009580:	f000 fbc2 	bl	8009d08 <__malloc_unlock>
 8009584:	e7a1      	b.n	80094ca <_malloc_r+0x22>
 8009586:	6025      	str	r5, [r4, #0]
 8009588:	e7de      	b.n	8009548 <_malloc_r+0xa0>
 800958a:	bf00      	nop
 800958c:	20008c9c 	.word	0x20008c9c

08009590 <srand>:
 8009590:	b538      	push	{r3, r4, r5, lr}
 8009592:	4b10      	ldr	r3, [pc, #64]	; (80095d4 <srand+0x44>)
 8009594:	681d      	ldr	r5, [r3, #0]
 8009596:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8009598:	4604      	mov	r4, r0
 800959a:	b9b3      	cbnz	r3, 80095ca <srand+0x3a>
 800959c:	2018      	movs	r0, #24
 800959e:	f7ff fef1 	bl	8009384 <malloc>
 80095a2:	4602      	mov	r2, r0
 80095a4:	63a8      	str	r0, [r5, #56]	; 0x38
 80095a6:	b920      	cbnz	r0, 80095b2 <srand+0x22>
 80095a8:	4b0b      	ldr	r3, [pc, #44]	; (80095d8 <srand+0x48>)
 80095aa:	480c      	ldr	r0, [pc, #48]	; (80095dc <srand+0x4c>)
 80095ac:	2142      	movs	r1, #66	; 0x42
 80095ae:	f000 f945 	bl	800983c <__assert_func>
 80095b2:	490b      	ldr	r1, [pc, #44]	; (80095e0 <srand+0x50>)
 80095b4:	4b0b      	ldr	r3, [pc, #44]	; (80095e4 <srand+0x54>)
 80095b6:	e9c0 1300 	strd	r1, r3, [r0]
 80095ba:	4b0b      	ldr	r3, [pc, #44]	; (80095e8 <srand+0x58>)
 80095bc:	6083      	str	r3, [r0, #8]
 80095be:	230b      	movs	r3, #11
 80095c0:	8183      	strh	r3, [r0, #12]
 80095c2:	2100      	movs	r1, #0
 80095c4:	2001      	movs	r0, #1
 80095c6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80095ca:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80095cc:	2200      	movs	r2, #0
 80095ce:	611c      	str	r4, [r3, #16]
 80095d0:	615a      	str	r2, [r3, #20]
 80095d2:	bd38      	pop	{r3, r4, r5, pc}
 80095d4:	20000010 	.word	0x20000010
 80095d8:	0800b61c 	.word	0x0800b61c
 80095dc:	0800b633 	.word	0x0800b633
 80095e0:	abcd330e 	.word	0xabcd330e
 80095e4:	e66d1234 	.word	0xe66d1234
 80095e8:	0005deec 	.word	0x0005deec

080095ec <rand>:
 80095ec:	4b16      	ldr	r3, [pc, #88]	; (8009648 <rand+0x5c>)
 80095ee:	b510      	push	{r4, lr}
 80095f0:	681c      	ldr	r4, [r3, #0]
 80095f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80095f4:	b9b3      	cbnz	r3, 8009624 <rand+0x38>
 80095f6:	2018      	movs	r0, #24
 80095f8:	f7ff fec4 	bl	8009384 <malloc>
 80095fc:	63a0      	str	r0, [r4, #56]	; 0x38
 80095fe:	b928      	cbnz	r0, 800960c <rand+0x20>
 8009600:	4602      	mov	r2, r0
 8009602:	4b12      	ldr	r3, [pc, #72]	; (800964c <rand+0x60>)
 8009604:	4812      	ldr	r0, [pc, #72]	; (8009650 <rand+0x64>)
 8009606:	214e      	movs	r1, #78	; 0x4e
 8009608:	f000 f918 	bl	800983c <__assert_func>
 800960c:	4a11      	ldr	r2, [pc, #68]	; (8009654 <rand+0x68>)
 800960e:	4b12      	ldr	r3, [pc, #72]	; (8009658 <rand+0x6c>)
 8009610:	e9c0 2300 	strd	r2, r3, [r0]
 8009614:	4b11      	ldr	r3, [pc, #68]	; (800965c <rand+0x70>)
 8009616:	6083      	str	r3, [r0, #8]
 8009618:	230b      	movs	r3, #11
 800961a:	8183      	strh	r3, [r0, #12]
 800961c:	2201      	movs	r2, #1
 800961e:	2300      	movs	r3, #0
 8009620:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8009624:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8009626:	4a0e      	ldr	r2, [pc, #56]	; (8009660 <rand+0x74>)
 8009628:	6920      	ldr	r0, [r4, #16]
 800962a:	6963      	ldr	r3, [r4, #20]
 800962c:	490d      	ldr	r1, [pc, #52]	; (8009664 <rand+0x78>)
 800962e:	4342      	muls	r2, r0
 8009630:	fb01 2203 	mla	r2, r1, r3, r2
 8009634:	fba0 0101 	umull	r0, r1, r0, r1
 8009638:	1c43      	adds	r3, r0, #1
 800963a:	eb42 0001 	adc.w	r0, r2, r1
 800963e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8009642:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009646:	bd10      	pop	{r4, pc}
 8009648:	20000010 	.word	0x20000010
 800964c:	0800b61c 	.word	0x0800b61c
 8009650:	0800b633 	.word	0x0800b633
 8009654:	abcd330e 	.word	0xabcd330e
 8009658:	e66d1234 	.word	0xe66d1234
 800965c:	0005deec 	.word	0x0005deec
 8009660:	5851f42d 	.word	0x5851f42d
 8009664:	4c957f2d 	.word	0x4c957f2d

08009668 <_sbrk_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	4d06      	ldr	r5, [pc, #24]	; (8009684 <_sbrk_r+0x1c>)
 800966c:	2300      	movs	r3, #0
 800966e:	4604      	mov	r4, r0
 8009670:	4608      	mov	r0, r1
 8009672:	602b      	str	r3, [r5, #0]
 8009674:	f7f9 fbc6 	bl	8002e04 <_sbrk>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_sbrk_r+0x1a>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_sbrk_r+0x1a>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	20008ca4 	.word	0x20008ca4

08009688 <time>:
 8009688:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800968a:	4b0b      	ldr	r3, [pc, #44]	; (80096b8 <time+0x30>)
 800968c:	2200      	movs	r2, #0
 800968e:	4669      	mov	r1, sp
 8009690:	4604      	mov	r4, r0
 8009692:	6818      	ldr	r0, [r3, #0]
 8009694:	f000 faba 	bl	8009c0c <_gettimeofday_r>
 8009698:	2800      	cmp	r0, #0
 800969a:	bfbe      	ittt	lt
 800969c:	f04f 32ff 	movlt.w	r2, #4294967295
 80096a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80096a4:	e9cd 2300 	strdlt	r2, r3, [sp]
 80096a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096ac:	b10c      	cbz	r4, 80096b2 <time+0x2a>
 80096ae:	e9c4 0100 	strd	r0, r1, [r4]
 80096b2:	b004      	add	sp, #16
 80096b4:	bd10      	pop	{r4, pc}
 80096b6:	bf00      	nop
 80096b8:	20000010 	.word	0x20000010

080096bc <__swbuf_r>:
 80096bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096be:	460e      	mov	r6, r1
 80096c0:	4614      	mov	r4, r2
 80096c2:	4605      	mov	r5, r0
 80096c4:	b118      	cbz	r0, 80096ce <__swbuf_r+0x12>
 80096c6:	6983      	ldr	r3, [r0, #24]
 80096c8:	b90b      	cbnz	r3, 80096ce <__swbuf_r+0x12>
 80096ca:	f000 f9ef 	bl	8009aac <__sinit>
 80096ce:	4b21      	ldr	r3, [pc, #132]	; (8009754 <__swbuf_r+0x98>)
 80096d0:	429c      	cmp	r4, r3
 80096d2:	d12b      	bne.n	800972c <__swbuf_r+0x70>
 80096d4:	686c      	ldr	r4, [r5, #4]
 80096d6:	69a3      	ldr	r3, [r4, #24]
 80096d8:	60a3      	str	r3, [r4, #8]
 80096da:	89a3      	ldrh	r3, [r4, #12]
 80096dc:	071a      	lsls	r2, r3, #28
 80096de:	d52f      	bpl.n	8009740 <__swbuf_r+0x84>
 80096e0:	6923      	ldr	r3, [r4, #16]
 80096e2:	b36b      	cbz	r3, 8009740 <__swbuf_r+0x84>
 80096e4:	6923      	ldr	r3, [r4, #16]
 80096e6:	6820      	ldr	r0, [r4, #0]
 80096e8:	1ac0      	subs	r0, r0, r3
 80096ea:	6963      	ldr	r3, [r4, #20]
 80096ec:	b2f6      	uxtb	r6, r6
 80096ee:	4283      	cmp	r3, r0
 80096f0:	4637      	mov	r7, r6
 80096f2:	dc04      	bgt.n	80096fe <__swbuf_r+0x42>
 80096f4:	4621      	mov	r1, r4
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 f944 	bl	8009984 <_fflush_r>
 80096fc:	bb30      	cbnz	r0, 800974c <__swbuf_r+0x90>
 80096fe:	68a3      	ldr	r3, [r4, #8]
 8009700:	3b01      	subs	r3, #1
 8009702:	60a3      	str	r3, [r4, #8]
 8009704:	6823      	ldr	r3, [r4, #0]
 8009706:	1c5a      	adds	r2, r3, #1
 8009708:	6022      	str	r2, [r4, #0]
 800970a:	701e      	strb	r6, [r3, #0]
 800970c:	6963      	ldr	r3, [r4, #20]
 800970e:	3001      	adds	r0, #1
 8009710:	4283      	cmp	r3, r0
 8009712:	d004      	beq.n	800971e <__swbuf_r+0x62>
 8009714:	89a3      	ldrh	r3, [r4, #12]
 8009716:	07db      	lsls	r3, r3, #31
 8009718:	d506      	bpl.n	8009728 <__swbuf_r+0x6c>
 800971a:	2e0a      	cmp	r6, #10
 800971c:	d104      	bne.n	8009728 <__swbuf_r+0x6c>
 800971e:	4621      	mov	r1, r4
 8009720:	4628      	mov	r0, r5
 8009722:	f000 f92f 	bl	8009984 <_fflush_r>
 8009726:	b988      	cbnz	r0, 800974c <__swbuf_r+0x90>
 8009728:	4638      	mov	r0, r7
 800972a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800972c:	4b0a      	ldr	r3, [pc, #40]	; (8009758 <__swbuf_r+0x9c>)
 800972e:	429c      	cmp	r4, r3
 8009730:	d101      	bne.n	8009736 <__swbuf_r+0x7a>
 8009732:	68ac      	ldr	r4, [r5, #8]
 8009734:	e7cf      	b.n	80096d6 <__swbuf_r+0x1a>
 8009736:	4b09      	ldr	r3, [pc, #36]	; (800975c <__swbuf_r+0xa0>)
 8009738:	429c      	cmp	r4, r3
 800973a:	bf08      	it	eq
 800973c:	68ec      	ldreq	r4, [r5, #12]
 800973e:	e7ca      	b.n	80096d6 <__swbuf_r+0x1a>
 8009740:	4621      	mov	r1, r4
 8009742:	4628      	mov	r0, r5
 8009744:	f000 f80c 	bl	8009760 <__swsetup_r>
 8009748:	2800      	cmp	r0, #0
 800974a:	d0cb      	beq.n	80096e4 <__swbuf_r+0x28>
 800974c:	f04f 37ff 	mov.w	r7, #4294967295
 8009750:	e7ea      	b.n	8009728 <__swbuf_r+0x6c>
 8009752:	bf00      	nop
 8009754:	0800b6ec 	.word	0x0800b6ec
 8009758:	0800b70c 	.word	0x0800b70c
 800975c:	0800b6cc 	.word	0x0800b6cc

08009760 <__swsetup_r>:
 8009760:	4b32      	ldr	r3, [pc, #200]	; (800982c <__swsetup_r+0xcc>)
 8009762:	b570      	push	{r4, r5, r6, lr}
 8009764:	681d      	ldr	r5, [r3, #0]
 8009766:	4606      	mov	r6, r0
 8009768:	460c      	mov	r4, r1
 800976a:	b125      	cbz	r5, 8009776 <__swsetup_r+0x16>
 800976c:	69ab      	ldr	r3, [r5, #24]
 800976e:	b913      	cbnz	r3, 8009776 <__swsetup_r+0x16>
 8009770:	4628      	mov	r0, r5
 8009772:	f000 f99b 	bl	8009aac <__sinit>
 8009776:	4b2e      	ldr	r3, [pc, #184]	; (8009830 <__swsetup_r+0xd0>)
 8009778:	429c      	cmp	r4, r3
 800977a:	d10f      	bne.n	800979c <__swsetup_r+0x3c>
 800977c:	686c      	ldr	r4, [r5, #4]
 800977e:	89a3      	ldrh	r3, [r4, #12]
 8009780:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009784:	0719      	lsls	r1, r3, #28
 8009786:	d42c      	bmi.n	80097e2 <__swsetup_r+0x82>
 8009788:	06dd      	lsls	r5, r3, #27
 800978a:	d411      	bmi.n	80097b0 <__swsetup_r+0x50>
 800978c:	2309      	movs	r3, #9
 800978e:	6033      	str	r3, [r6, #0]
 8009790:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009794:	81a3      	strh	r3, [r4, #12]
 8009796:	f04f 30ff 	mov.w	r0, #4294967295
 800979a:	e03e      	b.n	800981a <__swsetup_r+0xba>
 800979c:	4b25      	ldr	r3, [pc, #148]	; (8009834 <__swsetup_r+0xd4>)
 800979e:	429c      	cmp	r4, r3
 80097a0:	d101      	bne.n	80097a6 <__swsetup_r+0x46>
 80097a2:	68ac      	ldr	r4, [r5, #8]
 80097a4:	e7eb      	b.n	800977e <__swsetup_r+0x1e>
 80097a6:	4b24      	ldr	r3, [pc, #144]	; (8009838 <__swsetup_r+0xd8>)
 80097a8:	429c      	cmp	r4, r3
 80097aa:	bf08      	it	eq
 80097ac:	68ec      	ldreq	r4, [r5, #12]
 80097ae:	e7e6      	b.n	800977e <__swsetup_r+0x1e>
 80097b0:	0758      	lsls	r0, r3, #29
 80097b2:	d512      	bpl.n	80097da <__swsetup_r+0x7a>
 80097b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097b6:	b141      	cbz	r1, 80097ca <__swsetup_r+0x6a>
 80097b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097bc:	4299      	cmp	r1, r3
 80097be:	d002      	beq.n	80097c6 <__swsetup_r+0x66>
 80097c0:	4630      	mov	r0, r6
 80097c2:	f7ff fe05 	bl	80093d0 <_free_r>
 80097c6:	2300      	movs	r3, #0
 80097c8:	6363      	str	r3, [r4, #52]	; 0x34
 80097ca:	89a3      	ldrh	r3, [r4, #12]
 80097cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80097d0:	81a3      	strh	r3, [r4, #12]
 80097d2:	2300      	movs	r3, #0
 80097d4:	6063      	str	r3, [r4, #4]
 80097d6:	6923      	ldr	r3, [r4, #16]
 80097d8:	6023      	str	r3, [r4, #0]
 80097da:	89a3      	ldrh	r3, [r4, #12]
 80097dc:	f043 0308 	orr.w	r3, r3, #8
 80097e0:	81a3      	strh	r3, [r4, #12]
 80097e2:	6923      	ldr	r3, [r4, #16]
 80097e4:	b94b      	cbnz	r3, 80097fa <__swsetup_r+0x9a>
 80097e6:	89a3      	ldrh	r3, [r4, #12]
 80097e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80097ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097f0:	d003      	beq.n	80097fa <__swsetup_r+0x9a>
 80097f2:	4621      	mov	r1, r4
 80097f4:	4630      	mov	r0, r6
 80097f6:	f000 fa41 	bl	8009c7c <__smakebuf_r>
 80097fa:	89a0      	ldrh	r0, [r4, #12]
 80097fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009800:	f010 0301 	ands.w	r3, r0, #1
 8009804:	d00a      	beq.n	800981c <__swsetup_r+0xbc>
 8009806:	2300      	movs	r3, #0
 8009808:	60a3      	str	r3, [r4, #8]
 800980a:	6963      	ldr	r3, [r4, #20]
 800980c:	425b      	negs	r3, r3
 800980e:	61a3      	str	r3, [r4, #24]
 8009810:	6923      	ldr	r3, [r4, #16]
 8009812:	b943      	cbnz	r3, 8009826 <__swsetup_r+0xc6>
 8009814:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009818:	d1ba      	bne.n	8009790 <__swsetup_r+0x30>
 800981a:	bd70      	pop	{r4, r5, r6, pc}
 800981c:	0781      	lsls	r1, r0, #30
 800981e:	bf58      	it	pl
 8009820:	6963      	ldrpl	r3, [r4, #20]
 8009822:	60a3      	str	r3, [r4, #8]
 8009824:	e7f4      	b.n	8009810 <__swsetup_r+0xb0>
 8009826:	2000      	movs	r0, #0
 8009828:	e7f7      	b.n	800981a <__swsetup_r+0xba>
 800982a:	bf00      	nop
 800982c:	20000010 	.word	0x20000010
 8009830:	0800b6ec 	.word	0x0800b6ec
 8009834:	0800b70c 	.word	0x0800b70c
 8009838:	0800b6cc 	.word	0x0800b6cc

0800983c <__assert_func>:
 800983c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800983e:	4614      	mov	r4, r2
 8009840:	461a      	mov	r2, r3
 8009842:	4b09      	ldr	r3, [pc, #36]	; (8009868 <__assert_func+0x2c>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	4605      	mov	r5, r0
 8009848:	68d8      	ldr	r0, [r3, #12]
 800984a:	b14c      	cbz	r4, 8009860 <__assert_func+0x24>
 800984c:	4b07      	ldr	r3, [pc, #28]	; (800986c <__assert_func+0x30>)
 800984e:	9100      	str	r1, [sp, #0]
 8009850:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009854:	4906      	ldr	r1, [pc, #24]	; (8009870 <__assert_func+0x34>)
 8009856:	462b      	mov	r3, r5
 8009858:	f000 f9a6 	bl	8009ba8 <fiprintf>
 800985c:	f000 fd9e 	bl	800a39c <abort>
 8009860:	4b04      	ldr	r3, [pc, #16]	; (8009874 <__assert_func+0x38>)
 8009862:	461c      	mov	r4, r3
 8009864:	e7f3      	b.n	800984e <__assert_func+0x12>
 8009866:	bf00      	nop
 8009868:	20000010 	.word	0x20000010
 800986c:	0800b68e 	.word	0x0800b68e
 8009870:	0800b69b 	.word	0x0800b69b
 8009874:	0800b6c9 	.word	0x0800b6c9

08009878 <__sflush_r>:
 8009878:	898a      	ldrh	r2, [r1, #12]
 800987a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800987e:	4605      	mov	r5, r0
 8009880:	0710      	lsls	r0, r2, #28
 8009882:	460c      	mov	r4, r1
 8009884:	d458      	bmi.n	8009938 <__sflush_r+0xc0>
 8009886:	684b      	ldr	r3, [r1, #4]
 8009888:	2b00      	cmp	r3, #0
 800988a:	dc05      	bgt.n	8009898 <__sflush_r+0x20>
 800988c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800988e:	2b00      	cmp	r3, #0
 8009890:	dc02      	bgt.n	8009898 <__sflush_r+0x20>
 8009892:	2000      	movs	r0, #0
 8009894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009898:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800989a:	2e00      	cmp	r6, #0
 800989c:	d0f9      	beq.n	8009892 <__sflush_r+0x1a>
 800989e:	2300      	movs	r3, #0
 80098a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80098a4:	682f      	ldr	r7, [r5, #0]
 80098a6:	602b      	str	r3, [r5, #0]
 80098a8:	d032      	beq.n	8009910 <__sflush_r+0x98>
 80098aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80098ac:	89a3      	ldrh	r3, [r4, #12]
 80098ae:	075a      	lsls	r2, r3, #29
 80098b0:	d505      	bpl.n	80098be <__sflush_r+0x46>
 80098b2:	6863      	ldr	r3, [r4, #4]
 80098b4:	1ac0      	subs	r0, r0, r3
 80098b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098b8:	b10b      	cbz	r3, 80098be <__sflush_r+0x46>
 80098ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098bc:	1ac0      	subs	r0, r0, r3
 80098be:	2300      	movs	r3, #0
 80098c0:	4602      	mov	r2, r0
 80098c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098c4:	6a21      	ldr	r1, [r4, #32]
 80098c6:	4628      	mov	r0, r5
 80098c8:	47b0      	blx	r6
 80098ca:	1c43      	adds	r3, r0, #1
 80098cc:	89a3      	ldrh	r3, [r4, #12]
 80098ce:	d106      	bne.n	80098de <__sflush_r+0x66>
 80098d0:	6829      	ldr	r1, [r5, #0]
 80098d2:	291d      	cmp	r1, #29
 80098d4:	d82c      	bhi.n	8009930 <__sflush_r+0xb8>
 80098d6:	4a2a      	ldr	r2, [pc, #168]	; (8009980 <__sflush_r+0x108>)
 80098d8:	40ca      	lsrs	r2, r1
 80098da:	07d6      	lsls	r6, r2, #31
 80098dc:	d528      	bpl.n	8009930 <__sflush_r+0xb8>
 80098de:	2200      	movs	r2, #0
 80098e0:	6062      	str	r2, [r4, #4]
 80098e2:	04d9      	lsls	r1, r3, #19
 80098e4:	6922      	ldr	r2, [r4, #16]
 80098e6:	6022      	str	r2, [r4, #0]
 80098e8:	d504      	bpl.n	80098f4 <__sflush_r+0x7c>
 80098ea:	1c42      	adds	r2, r0, #1
 80098ec:	d101      	bne.n	80098f2 <__sflush_r+0x7a>
 80098ee:	682b      	ldr	r3, [r5, #0]
 80098f0:	b903      	cbnz	r3, 80098f4 <__sflush_r+0x7c>
 80098f2:	6560      	str	r0, [r4, #84]	; 0x54
 80098f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098f6:	602f      	str	r7, [r5, #0]
 80098f8:	2900      	cmp	r1, #0
 80098fa:	d0ca      	beq.n	8009892 <__sflush_r+0x1a>
 80098fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009900:	4299      	cmp	r1, r3
 8009902:	d002      	beq.n	800990a <__sflush_r+0x92>
 8009904:	4628      	mov	r0, r5
 8009906:	f7ff fd63 	bl	80093d0 <_free_r>
 800990a:	2000      	movs	r0, #0
 800990c:	6360      	str	r0, [r4, #52]	; 0x34
 800990e:	e7c1      	b.n	8009894 <__sflush_r+0x1c>
 8009910:	6a21      	ldr	r1, [r4, #32]
 8009912:	2301      	movs	r3, #1
 8009914:	4628      	mov	r0, r5
 8009916:	47b0      	blx	r6
 8009918:	1c41      	adds	r1, r0, #1
 800991a:	d1c7      	bne.n	80098ac <__sflush_r+0x34>
 800991c:	682b      	ldr	r3, [r5, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d0c4      	beq.n	80098ac <__sflush_r+0x34>
 8009922:	2b1d      	cmp	r3, #29
 8009924:	d001      	beq.n	800992a <__sflush_r+0xb2>
 8009926:	2b16      	cmp	r3, #22
 8009928:	d101      	bne.n	800992e <__sflush_r+0xb6>
 800992a:	602f      	str	r7, [r5, #0]
 800992c:	e7b1      	b.n	8009892 <__sflush_r+0x1a>
 800992e:	89a3      	ldrh	r3, [r4, #12]
 8009930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009934:	81a3      	strh	r3, [r4, #12]
 8009936:	e7ad      	b.n	8009894 <__sflush_r+0x1c>
 8009938:	690f      	ldr	r7, [r1, #16]
 800993a:	2f00      	cmp	r7, #0
 800993c:	d0a9      	beq.n	8009892 <__sflush_r+0x1a>
 800993e:	0793      	lsls	r3, r2, #30
 8009940:	680e      	ldr	r6, [r1, #0]
 8009942:	bf08      	it	eq
 8009944:	694b      	ldreq	r3, [r1, #20]
 8009946:	600f      	str	r7, [r1, #0]
 8009948:	bf18      	it	ne
 800994a:	2300      	movne	r3, #0
 800994c:	eba6 0807 	sub.w	r8, r6, r7
 8009950:	608b      	str	r3, [r1, #8]
 8009952:	f1b8 0f00 	cmp.w	r8, #0
 8009956:	dd9c      	ble.n	8009892 <__sflush_r+0x1a>
 8009958:	6a21      	ldr	r1, [r4, #32]
 800995a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800995c:	4643      	mov	r3, r8
 800995e:	463a      	mov	r2, r7
 8009960:	4628      	mov	r0, r5
 8009962:	47b0      	blx	r6
 8009964:	2800      	cmp	r0, #0
 8009966:	dc06      	bgt.n	8009976 <__sflush_r+0xfe>
 8009968:	89a3      	ldrh	r3, [r4, #12]
 800996a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800996e:	81a3      	strh	r3, [r4, #12]
 8009970:	f04f 30ff 	mov.w	r0, #4294967295
 8009974:	e78e      	b.n	8009894 <__sflush_r+0x1c>
 8009976:	4407      	add	r7, r0
 8009978:	eba8 0800 	sub.w	r8, r8, r0
 800997c:	e7e9      	b.n	8009952 <__sflush_r+0xda>
 800997e:	bf00      	nop
 8009980:	20400001 	.word	0x20400001

08009984 <_fflush_r>:
 8009984:	b538      	push	{r3, r4, r5, lr}
 8009986:	690b      	ldr	r3, [r1, #16]
 8009988:	4605      	mov	r5, r0
 800998a:	460c      	mov	r4, r1
 800998c:	b913      	cbnz	r3, 8009994 <_fflush_r+0x10>
 800998e:	2500      	movs	r5, #0
 8009990:	4628      	mov	r0, r5
 8009992:	bd38      	pop	{r3, r4, r5, pc}
 8009994:	b118      	cbz	r0, 800999e <_fflush_r+0x1a>
 8009996:	6983      	ldr	r3, [r0, #24]
 8009998:	b90b      	cbnz	r3, 800999e <_fflush_r+0x1a>
 800999a:	f000 f887 	bl	8009aac <__sinit>
 800999e:	4b14      	ldr	r3, [pc, #80]	; (80099f0 <_fflush_r+0x6c>)
 80099a0:	429c      	cmp	r4, r3
 80099a2:	d11b      	bne.n	80099dc <_fflush_r+0x58>
 80099a4:	686c      	ldr	r4, [r5, #4]
 80099a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d0ef      	beq.n	800998e <_fflush_r+0xa>
 80099ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80099b0:	07d0      	lsls	r0, r2, #31
 80099b2:	d404      	bmi.n	80099be <_fflush_r+0x3a>
 80099b4:	0599      	lsls	r1, r3, #22
 80099b6:	d402      	bmi.n	80099be <_fflush_r+0x3a>
 80099b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099ba:	f7ff fce0 	bl	800937e <__retarget_lock_acquire_recursive>
 80099be:	4628      	mov	r0, r5
 80099c0:	4621      	mov	r1, r4
 80099c2:	f7ff ff59 	bl	8009878 <__sflush_r>
 80099c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099c8:	07da      	lsls	r2, r3, #31
 80099ca:	4605      	mov	r5, r0
 80099cc:	d4e0      	bmi.n	8009990 <_fflush_r+0xc>
 80099ce:	89a3      	ldrh	r3, [r4, #12]
 80099d0:	059b      	lsls	r3, r3, #22
 80099d2:	d4dd      	bmi.n	8009990 <_fflush_r+0xc>
 80099d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099d6:	f7ff fcd3 	bl	8009380 <__retarget_lock_release_recursive>
 80099da:	e7d9      	b.n	8009990 <_fflush_r+0xc>
 80099dc:	4b05      	ldr	r3, [pc, #20]	; (80099f4 <_fflush_r+0x70>)
 80099de:	429c      	cmp	r4, r3
 80099e0:	d101      	bne.n	80099e6 <_fflush_r+0x62>
 80099e2:	68ac      	ldr	r4, [r5, #8]
 80099e4:	e7df      	b.n	80099a6 <_fflush_r+0x22>
 80099e6:	4b04      	ldr	r3, [pc, #16]	; (80099f8 <_fflush_r+0x74>)
 80099e8:	429c      	cmp	r4, r3
 80099ea:	bf08      	it	eq
 80099ec:	68ec      	ldreq	r4, [r5, #12]
 80099ee:	e7da      	b.n	80099a6 <_fflush_r+0x22>
 80099f0:	0800b6ec 	.word	0x0800b6ec
 80099f4:	0800b70c 	.word	0x0800b70c
 80099f8:	0800b6cc 	.word	0x0800b6cc

080099fc <std>:
 80099fc:	2300      	movs	r3, #0
 80099fe:	b510      	push	{r4, lr}
 8009a00:	4604      	mov	r4, r0
 8009a02:	e9c0 3300 	strd	r3, r3, [r0]
 8009a06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a0a:	6083      	str	r3, [r0, #8]
 8009a0c:	8181      	strh	r1, [r0, #12]
 8009a0e:	6643      	str	r3, [r0, #100]	; 0x64
 8009a10:	81c2      	strh	r2, [r0, #14]
 8009a12:	6183      	str	r3, [r0, #24]
 8009a14:	4619      	mov	r1, r3
 8009a16:	2208      	movs	r2, #8
 8009a18:	305c      	adds	r0, #92	; 0x5c
 8009a1a:	f7ff fcd1 	bl	80093c0 <memset>
 8009a1e:	4b05      	ldr	r3, [pc, #20]	; (8009a34 <std+0x38>)
 8009a20:	6263      	str	r3, [r4, #36]	; 0x24
 8009a22:	4b05      	ldr	r3, [pc, #20]	; (8009a38 <std+0x3c>)
 8009a24:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a26:	4b05      	ldr	r3, [pc, #20]	; (8009a3c <std+0x40>)
 8009a28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a2a:	4b05      	ldr	r3, [pc, #20]	; (8009a40 <std+0x44>)
 8009a2c:	6224      	str	r4, [r4, #32]
 8009a2e:	6323      	str	r3, [r4, #48]	; 0x30
 8009a30:	bd10      	pop	{r4, pc}
 8009a32:	bf00      	nop
 8009a34:	0800a2f1 	.word	0x0800a2f1
 8009a38:	0800a313 	.word	0x0800a313
 8009a3c:	0800a34b 	.word	0x0800a34b
 8009a40:	0800a36f 	.word	0x0800a36f

08009a44 <_cleanup_r>:
 8009a44:	4901      	ldr	r1, [pc, #4]	; (8009a4c <_cleanup_r+0x8>)
 8009a46:	f000 b8c1 	b.w	8009bcc <_fwalk_reent>
 8009a4a:	bf00      	nop
 8009a4c:	08009985 	.word	0x08009985

08009a50 <__sfmoreglue>:
 8009a50:	b570      	push	{r4, r5, r6, lr}
 8009a52:	2268      	movs	r2, #104	; 0x68
 8009a54:	1e4d      	subs	r5, r1, #1
 8009a56:	4355      	muls	r5, r2
 8009a58:	460e      	mov	r6, r1
 8009a5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a5e:	f7ff fd23 	bl	80094a8 <_malloc_r>
 8009a62:	4604      	mov	r4, r0
 8009a64:	b140      	cbz	r0, 8009a78 <__sfmoreglue+0x28>
 8009a66:	2100      	movs	r1, #0
 8009a68:	e9c0 1600 	strd	r1, r6, [r0]
 8009a6c:	300c      	adds	r0, #12
 8009a6e:	60a0      	str	r0, [r4, #8]
 8009a70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a74:	f7ff fca4 	bl	80093c0 <memset>
 8009a78:	4620      	mov	r0, r4
 8009a7a:	bd70      	pop	{r4, r5, r6, pc}

08009a7c <__sfp_lock_acquire>:
 8009a7c:	4801      	ldr	r0, [pc, #4]	; (8009a84 <__sfp_lock_acquire+0x8>)
 8009a7e:	f7ff bc7e 	b.w	800937e <__retarget_lock_acquire_recursive>
 8009a82:	bf00      	nop
 8009a84:	20008c99 	.word	0x20008c99

08009a88 <__sfp_lock_release>:
 8009a88:	4801      	ldr	r0, [pc, #4]	; (8009a90 <__sfp_lock_release+0x8>)
 8009a8a:	f7ff bc79 	b.w	8009380 <__retarget_lock_release_recursive>
 8009a8e:	bf00      	nop
 8009a90:	20008c99 	.word	0x20008c99

08009a94 <__sinit_lock_acquire>:
 8009a94:	4801      	ldr	r0, [pc, #4]	; (8009a9c <__sinit_lock_acquire+0x8>)
 8009a96:	f7ff bc72 	b.w	800937e <__retarget_lock_acquire_recursive>
 8009a9a:	bf00      	nop
 8009a9c:	20008c9a 	.word	0x20008c9a

08009aa0 <__sinit_lock_release>:
 8009aa0:	4801      	ldr	r0, [pc, #4]	; (8009aa8 <__sinit_lock_release+0x8>)
 8009aa2:	f7ff bc6d 	b.w	8009380 <__retarget_lock_release_recursive>
 8009aa6:	bf00      	nop
 8009aa8:	20008c9a 	.word	0x20008c9a

08009aac <__sinit>:
 8009aac:	b510      	push	{r4, lr}
 8009aae:	4604      	mov	r4, r0
 8009ab0:	f7ff fff0 	bl	8009a94 <__sinit_lock_acquire>
 8009ab4:	69a3      	ldr	r3, [r4, #24]
 8009ab6:	b11b      	cbz	r3, 8009ac0 <__sinit+0x14>
 8009ab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009abc:	f7ff bff0 	b.w	8009aa0 <__sinit_lock_release>
 8009ac0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009ac4:	6523      	str	r3, [r4, #80]	; 0x50
 8009ac6:	4b13      	ldr	r3, [pc, #76]	; (8009b14 <__sinit+0x68>)
 8009ac8:	4a13      	ldr	r2, [pc, #76]	; (8009b18 <__sinit+0x6c>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	62a2      	str	r2, [r4, #40]	; 0x28
 8009ace:	42a3      	cmp	r3, r4
 8009ad0:	bf04      	itt	eq
 8009ad2:	2301      	moveq	r3, #1
 8009ad4:	61a3      	streq	r3, [r4, #24]
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	f000 f820 	bl	8009b1c <__sfp>
 8009adc:	6060      	str	r0, [r4, #4]
 8009ade:	4620      	mov	r0, r4
 8009ae0:	f000 f81c 	bl	8009b1c <__sfp>
 8009ae4:	60a0      	str	r0, [r4, #8]
 8009ae6:	4620      	mov	r0, r4
 8009ae8:	f000 f818 	bl	8009b1c <__sfp>
 8009aec:	2200      	movs	r2, #0
 8009aee:	60e0      	str	r0, [r4, #12]
 8009af0:	2104      	movs	r1, #4
 8009af2:	6860      	ldr	r0, [r4, #4]
 8009af4:	f7ff ff82 	bl	80099fc <std>
 8009af8:	68a0      	ldr	r0, [r4, #8]
 8009afa:	2201      	movs	r2, #1
 8009afc:	2109      	movs	r1, #9
 8009afe:	f7ff ff7d 	bl	80099fc <std>
 8009b02:	68e0      	ldr	r0, [r4, #12]
 8009b04:	2202      	movs	r2, #2
 8009b06:	2112      	movs	r1, #18
 8009b08:	f7ff ff78 	bl	80099fc <std>
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	61a3      	str	r3, [r4, #24]
 8009b10:	e7d2      	b.n	8009ab8 <__sinit+0xc>
 8009b12:	bf00      	nop
 8009b14:	0800b618 	.word	0x0800b618
 8009b18:	08009a45 	.word	0x08009a45

08009b1c <__sfp>:
 8009b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1e:	4607      	mov	r7, r0
 8009b20:	f7ff ffac 	bl	8009a7c <__sfp_lock_acquire>
 8009b24:	4b1e      	ldr	r3, [pc, #120]	; (8009ba0 <__sfp+0x84>)
 8009b26:	681e      	ldr	r6, [r3, #0]
 8009b28:	69b3      	ldr	r3, [r6, #24]
 8009b2a:	b913      	cbnz	r3, 8009b32 <__sfp+0x16>
 8009b2c:	4630      	mov	r0, r6
 8009b2e:	f7ff ffbd 	bl	8009aac <__sinit>
 8009b32:	3648      	adds	r6, #72	; 0x48
 8009b34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009b38:	3b01      	subs	r3, #1
 8009b3a:	d503      	bpl.n	8009b44 <__sfp+0x28>
 8009b3c:	6833      	ldr	r3, [r6, #0]
 8009b3e:	b30b      	cbz	r3, 8009b84 <__sfp+0x68>
 8009b40:	6836      	ldr	r6, [r6, #0]
 8009b42:	e7f7      	b.n	8009b34 <__sfp+0x18>
 8009b44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b48:	b9d5      	cbnz	r5, 8009b80 <__sfp+0x64>
 8009b4a:	4b16      	ldr	r3, [pc, #88]	; (8009ba4 <__sfp+0x88>)
 8009b4c:	60e3      	str	r3, [r4, #12]
 8009b4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b52:	6665      	str	r5, [r4, #100]	; 0x64
 8009b54:	f7ff fc12 	bl	800937c <__retarget_lock_init_recursive>
 8009b58:	f7ff ff96 	bl	8009a88 <__sfp_lock_release>
 8009b5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009b60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b64:	6025      	str	r5, [r4, #0]
 8009b66:	61a5      	str	r5, [r4, #24]
 8009b68:	2208      	movs	r2, #8
 8009b6a:	4629      	mov	r1, r5
 8009b6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b70:	f7ff fc26 	bl	80093c0 <memset>
 8009b74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b80:	3468      	adds	r4, #104	; 0x68
 8009b82:	e7d9      	b.n	8009b38 <__sfp+0x1c>
 8009b84:	2104      	movs	r1, #4
 8009b86:	4638      	mov	r0, r7
 8009b88:	f7ff ff62 	bl	8009a50 <__sfmoreglue>
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	6030      	str	r0, [r6, #0]
 8009b90:	2800      	cmp	r0, #0
 8009b92:	d1d5      	bne.n	8009b40 <__sfp+0x24>
 8009b94:	f7ff ff78 	bl	8009a88 <__sfp_lock_release>
 8009b98:	230c      	movs	r3, #12
 8009b9a:	603b      	str	r3, [r7, #0]
 8009b9c:	e7ee      	b.n	8009b7c <__sfp+0x60>
 8009b9e:	bf00      	nop
 8009ba0:	0800b618 	.word	0x0800b618
 8009ba4:	ffff0001 	.word	0xffff0001

08009ba8 <fiprintf>:
 8009ba8:	b40e      	push	{r1, r2, r3}
 8009baa:	b503      	push	{r0, r1, lr}
 8009bac:	4601      	mov	r1, r0
 8009bae:	ab03      	add	r3, sp, #12
 8009bb0:	4805      	ldr	r0, [pc, #20]	; (8009bc8 <fiprintf+0x20>)
 8009bb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bb6:	6800      	ldr	r0, [r0, #0]
 8009bb8:	9301      	str	r3, [sp, #4]
 8009bba:	f000 f8d5 	bl	8009d68 <_vfiprintf_r>
 8009bbe:	b002      	add	sp, #8
 8009bc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bc4:	b003      	add	sp, #12
 8009bc6:	4770      	bx	lr
 8009bc8:	20000010 	.word	0x20000010

08009bcc <_fwalk_reent>:
 8009bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bd0:	4606      	mov	r6, r0
 8009bd2:	4688      	mov	r8, r1
 8009bd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009bd8:	2700      	movs	r7, #0
 8009bda:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bde:	f1b9 0901 	subs.w	r9, r9, #1
 8009be2:	d505      	bpl.n	8009bf0 <_fwalk_reent+0x24>
 8009be4:	6824      	ldr	r4, [r4, #0]
 8009be6:	2c00      	cmp	r4, #0
 8009be8:	d1f7      	bne.n	8009bda <_fwalk_reent+0xe>
 8009bea:	4638      	mov	r0, r7
 8009bec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bf0:	89ab      	ldrh	r3, [r5, #12]
 8009bf2:	2b01      	cmp	r3, #1
 8009bf4:	d907      	bls.n	8009c06 <_fwalk_reent+0x3a>
 8009bf6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	d003      	beq.n	8009c06 <_fwalk_reent+0x3a>
 8009bfe:	4629      	mov	r1, r5
 8009c00:	4630      	mov	r0, r6
 8009c02:	47c0      	blx	r8
 8009c04:	4307      	orrs	r7, r0
 8009c06:	3568      	adds	r5, #104	; 0x68
 8009c08:	e7e9      	b.n	8009bde <_fwalk_reent+0x12>
	...

08009c0c <_gettimeofday_r>:
 8009c0c:	b538      	push	{r3, r4, r5, lr}
 8009c0e:	4d07      	ldr	r5, [pc, #28]	; (8009c2c <_gettimeofday_r+0x20>)
 8009c10:	2300      	movs	r3, #0
 8009c12:	4604      	mov	r4, r0
 8009c14:	4608      	mov	r0, r1
 8009c16:	4611      	mov	r1, r2
 8009c18:	602b      	str	r3, [r5, #0]
 8009c1a:	f001 fb7b 	bl	800b314 <_gettimeofday>
 8009c1e:	1c43      	adds	r3, r0, #1
 8009c20:	d102      	bne.n	8009c28 <_gettimeofday_r+0x1c>
 8009c22:	682b      	ldr	r3, [r5, #0]
 8009c24:	b103      	cbz	r3, 8009c28 <_gettimeofday_r+0x1c>
 8009c26:	6023      	str	r3, [r4, #0]
 8009c28:	bd38      	pop	{r3, r4, r5, pc}
 8009c2a:	bf00      	nop
 8009c2c:	20008ca4 	.word	0x20008ca4

08009c30 <__swhatbuf_r>:
 8009c30:	b570      	push	{r4, r5, r6, lr}
 8009c32:	460e      	mov	r6, r1
 8009c34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c38:	2900      	cmp	r1, #0
 8009c3a:	b096      	sub	sp, #88	; 0x58
 8009c3c:	4614      	mov	r4, r2
 8009c3e:	461d      	mov	r5, r3
 8009c40:	da08      	bge.n	8009c54 <__swhatbuf_r+0x24>
 8009c42:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009c46:	2200      	movs	r2, #0
 8009c48:	602a      	str	r2, [r5, #0]
 8009c4a:	061a      	lsls	r2, r3, #24
 8009c4c:	d410      	bmi.n	8009c70 <__swhatbuf_r+0x40>
 8009c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009c52:	e00e      	b.n	8009c72 <__swhatbuf_r+0x42>
 8009c54:	466a      	mov	r2, sp
 8009c56:	f000 fbb9 	bl	800a3cc <_fstat_r>
 8009c5a:	2800      	cmp	r0, #0
 8009c5c:	dbf1      	blt.n	8009c42 <__swhatbuf_r+0x12>
 8009c5e:	9a01      	ldr	r2, [sp, #4]
 8009c60:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009c64:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009c68:	425a      	negs	r2, r3
 8009c6a:	415a      	adcs	r2, r3
 8009c6c:	602a      	str	r2, [r5, #0]
 8009c6e:	e7ee      	b.n	8009c4e <__swhatbuf_r+0x1e>
 8009c70:	2340      	movs	r3, #64	; 0x40
 8009c72:	2000      	movs	r0, #0
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	b016      	add	sp, #88	; 0x58
 8009c78:	bd70      	pop	{r4, r5, r6, pc}
	...

08009c7c <__smakebuf_r>:
 8009c7c:	898b      	ldrh	r3, [r1, #12]
 8009c7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009c80:	079d      	lsls	r5, r3, #30
 8009c82:	4606      	mov	r6, r0
 8009c84:	460c      	mov	r4, r1
 8009c86:	d507      	bpl.n	8009c98 <__smakebuf_r+0x1c>
 8009c88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009c8c:	6023      	str	r3, [r4, #0]
 8009c8e:	6123      	str	r3, [r4, #16]
 8009c90:	2301      	movs	r3, #1
 8009c92:	6163      	str	r3, [r4, #20]
 8009c94:	b002      	add	sp, #8
 8009c96:	bd70      	pop	{r4, r5, r6, pc}
 8009c98:	ab01      	add	r3, sp, #4
 8009c9a:	466a      	mov	r2, sp
 8009c9c:	f7ff ffc8 	bl	8009c30 <__swhatbuf_r>
 8009ca0:	9900      	ldr	r1, [sp, #0]
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	4630      	mov	r0, r6
 8009ca6:	f7ff fbff 	bl	80094a8 <_malloc_r>
 8009caa:	b948      	cbnz	r0, 8009cc0 <__smakebuf_r+0x44>
 8009cac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cb0:	059a      	lsls	r2, r3, #22
 8009cb2:	d4ef      	bmi.n	8009c94 <__smakebuf_r+0x18>
 8009cb4:	f023 0303 	bic.w	r3, r3, #3
 8009cb8:	f043 0302 	orr.w	r3, r3, #2
 8009cbc:	81a3      	strh	r3, [r4, #12]
 8009cbe:	e7e3      	b.n	8009c88 <__smakebuf_r+0xc>
 8009cc0:	4b0d      	ldr	r3, [pc, #52]	; (8009cf8 <__smakebuf_r+0x7c>)
 8009cc2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009cc4:	89a3      	ldrh	r3, [r4, #12]
 8009cc6:	6020      	str	r0, [r4, #0]
 8009cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ccc:	81a3      	strh	r3, [r4, #12]
 8009cce:	9b00      	ldr	r3, [sp, #0]
 8009cd0:	6163      	str	r3, [r4, #20]
 8009cd2:	9b01      	ldr	r3, [sp, #4]
 8009cd4:	6120      	str	r0, [r4, #16]
 8009cd6:	b15b      	cbz	r3, 8009cf0 <__smakebuf_r+0x74>
 8009cd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cdc:	4630      	mov	r0, r6
 8009cde:	f000 fb87 	bl	800a3f0 <_isatty_r>
 8009ce2:	b128      	cbz	r0, 8009cf0 <__smakebuf_r+0x74>
 8009ce4:	89a3      	ldrh	r3, [r4, #12]
 8009ce6:	f023 0303 	bic.w	r3, r3, #3
 8009cea:	f043 0301 	orr.w	r3, r3, #1
 8009cee:	81a3      	strh	r3, [r4, #12]
 8009cf0:	89a0      	ldrh	r0, [r4, #12]
 8009cf2:	4305      	orrs	r5, r0
 8009cf4:	81a5      	strh	r5, [r4, #12]
 8009cf6:	e7cd      	b.n	8009c94 <__smakebuf_r+0x18>
 8009cf8:	08009a45 	.word	0x08009a45

08009cfc <__malloc_lock>:
 8009cfc:	4801      	ldr	r0, [pc, #4]	; (8009d04 <__malloc_lock+0x8>)
 8009cfe:	f7ff bb3e 	b.w	800937e <__retarget_lock_acquire_recursive>
 8009d02:	bf00      	nop
 8009d04:	20008c98 	.word	0x20008c98

08009d08 <__malloc_unlock>:
 8009d08:	4801      	ldr	r0, [pc, #4]	; (8009d10 <__malloc_unlock+0x8>)
 8009d0a:	f7ff bb39 	b.w	8009380 <__retarget_lock_release_recursive>
 8009d0e:	bf00      	nop
 8009d10:	20008c98 	.word	0x20008c98

08009d14 <__sfputc_r>:
 8009d14:	6893      	ldr	r3, [r2, #8]
 8009d16:	3b01      	subs	r3, #1
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	b410      	push	{r4}
 8009d1c:	6093      	str	r3, [r2, #8]
 8009d1e:	da08      	bge.n	8009d32 <__sfputc_r+0x1e>
 8009d20:	6994      	ldr	r4, [r2, #24]
 8009d22:	42a3      	cmp	r3, r4
 8009d24:	db01      	blt.n	8009d2a <__sfputc_r+0x16>
 8009d26:	290a      	cmp	r1, #10
 8009d28:	d103      	bne.n	8009d32 <__sfputc_r+0x1e>
 8009d2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d2e:	f7ff bcc5 	b.w	80096bc <__swbuf_r>
 8009d32:	6813      	ldr	r3, [r2, #0]
 8009d34:	1c58      	adds	r0, r3, #1
 8009d36:	6010      	str	r0, [r2, #0]
 8009d38:	7019      	strb	r1, [r3, #0]
 8009d3a:	4608      	mov	r0, r1
 8009d3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d40:	4770      	bx	lr

08009d42 <__sfputs_r>:
 8009d42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d44:	4606      	mov	r6, r0
 8009d46:	460f      	mov	r7, r1
 8009d48:	4614      	mov	r4, r2
 8009d4a:	18d5      	adds	r5, r2, r3
 8009d4c:	42ac      	cmp	r4, r5
 8009d4e:	d101      	bne.n	8009d54 <__sfputs_r+0x12>
 8009d50:	2000      	movs	r0, #0
 8009d52:	e007      	b.n	8009d64 <__sfputs_r+0x22>
 8009d54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d58:	463a      	mov	r2, r7
 8009d5a:	4630      	mov	r0, r6
 8009d5c:	f7ff ffda 	bl	8009d14 <__sfputc_r>
 8009d60:	1c43      	adds	r3, r0, #1
 8009d62:	d1f3      	bne.n	8009d4c <__sfputs_r+0xa>
 8009d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009d68 <_vfiprintf_r>:
 8009d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d6c:	460d      	mov	r5, r1
 8009d6e:	b09d      	sub	sp, #116	; 0x74
 8009d70:	4614      	mov	r4, r2
 8009d72:	4698      	mov	r8, r3
 8009d74:	4606      	mov	r6, r0
 8009d76:	b118      	cbz	r0, 8009d80 <_vfiprintf_r+0x18>
 8009d78:	6983      	ldr	r3, [r0, #24]
 8009d7a:	b90b      	cbnz	r3, 8009d80 <_vfiprintf_r+0x18>
 8009d7c:	f7ff fe96 	bl	8009aac <__sinit>
 8009d80:	4b89      	ldr	r3, [pc, #548]	; (8009fa8 <_vfiprintf_r+0x240>)
 8009d82:	429d      	cmp	r5, r3
 8009d84:	d11b      	bne.n	8009dbe <_vfiprintf_r+0x56>
 8009d86:	6875      	ldr	r5, [r6, #4]
 8009d88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d8a:	07d9      	lsls	r1, r3, #31
 8009d8c:	d405      	bmi.n	8009d9a <_vfiprintf_r+0x32>
 8009d8e:	89ab      	ldrh	r3, [r5, #12]
 8009d90:	059a      	lsls	r2, r3, #22
 8009d92:	d402      	bmi.n	8009d9a <_vfiprintf_r+0x32>
 8009d94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d96:	f7ff faf2 	bl	800937e <__retarget_lock_acquire_recursive>
 8009d9a:	89ab      	ldrh	r3, [r5, #12]
 8009d9c:	071b      	lsls	r3, r3, #28
 8009d9e:	d501      	bpl.n	8009da4 <_vfiprintf_r+0x3c>
 8009da0:	692b      	ldr	r3, [r5, #16]
 8009da2:	b9eb      	cbnz	r3, 8009de0 <_vfiprintf_r+0x78>
 8009da4:	4629      	mov	r1, r5
 8009da6:	4630      	mov	r0, r6
 8009da8:	f7ff fcda 	bl	8009760 <__swsetup_r>
 8009dac:	b1c0      	cbz	r0, 8009de0 <_vfiprintf_r+0x78>
 8009dae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009db0:	07dc      	lsls	r4, r3, #31
 8009db2:	d50e      	bpl.n	8009dd2 <_vfiprintf_r+0x6a>
 8009db4:	f04f 30ff 	mov.w	r0, #4294967295
 8009db8:	b01d      	add	sp, #116	; 0x74
 8009dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dbe:	4b7b      	ldr	r3, [pc, #492]	; (8009fac <_vfiprintf_r+0x244>)
 8009dc0:	429d      	cmp	r5, r3
 8009dc2:	d101      	bne.n	8009dc8 <_vfiprintf_r+0x60>
 8009dc4:	68b5      	ldr	r5, [r6, #8]
 8009dc6:	e7df      	b.n	8009d88 <_vfiprintf_r+0x20>
 8009dc8:	4b79      	ldr	r3, [pc, #484]	; (8009fb0 <_vfiprintf_r+0x248>)
 8009dca:	429d      	cmp	r5, r3
 8009dcc:	bf08      	it	eq
 8009dce:	68f5      	ldreq	r5, [r6, #12]
 8009dd0:	e7da      	b.n	8009d88 <_vfiprintf_r+0x20>
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	0598      	lsls	r0, r3, #22
 8009dd6:	d4ed      	bmi.n	8009db4 <_vfiprintf_r+0x4c>
 8009dd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009dda:	f7ff fad1 	bl	8009380 <__retarget_lock_release_recursive>
 8009dde:	e7e9      	b.n	8009db4 <_vfiprintf_r+0x4c>
 8009de0:	2300      	movs	r3, #0
 8009de2:	9309      	str	r3, [sp, #36]	; 0x24
 8009de4:	2320      	movs	r3, #32
 8009de6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009dea:	f8cd 800c 	str.w	r8, [sp, #12]
 8009dee:	2330      	movs	r3, #48	; 0x30
 8009df0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009fb4 <_vfiprintf_r+0x24c>
 8009df4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009df8:	f04f 0901 	mov.w	r9, #1
 8009dfc:	4623      	mov	r3, r4
 8009dfe:	469a      	mov	sl, r3
 8009e00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e04:	b10a      	cbz	r2, 8009e0a <_vfiprintf_r+0xa2>
 8009e06:	2a25      	cmp	r2, #37	; 0x25
 8009e08:	d1f9      	bne.n	8009dfe <_vfiprintf_r+0x96>
 8009e0a:	ebba 0b04 	subs.w	fp, sl, r4
 8009e0e:	d00b      	beq.n	8009e28 <_vfiprintf_r+0xc0>
 8009e10:	465b      	mov	r3, fp
 8009e12:	4622      	mov	r2, r4
 8009e14:	4629      	mov	r1, r5
 8009e16:	4630      	mov	r0, r6
 8009e18:	f7ff ff93 	bl	8009d42 <__sfputs_r>
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f000 80aa 	beq.w	8009f76 <_vfiprintf_r+0x20e>
 8009e22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e24:	445a      	add	r2, fp
 8009e26:	9209      	str	r2, [sp, #36]	; 0x24
 8009e28:	f89a 3000 	ldrb.w	r3, [sl]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f000 80a2 	beq.w	8009f76 <_vfiprintf_r+0x20e>
 8009e32:	2300      	movs	r3, #0
 8009e34:	f04f 32ff 	mov.w	r2, #4294967295
 8009e38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e3c:	f10a 0a01 	add.w	sl, sl, #1
 8009e40:	9304      	str	r3, [sp, #16]
 8009e42:	9307      	str	r3, [sp, #28]
 8009e44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e48:	931a      	str	r3, [sp, #104]	; 0x68
 8009e4a:	4654      	mov	r4, sl
 8009e4c:	2205      	movs	r2, #5
 8009e4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e52:	4858      	ldr	r0, [pc, #352]	; (8009fb4 <_vfiprintf_r+0x24c>)
 8009e54:	f7f6 f9bc 	bl	80001d0 <memchr>
 8009e58:	9a04      	ldr	r2, [sp, #16]
 8009e5a:	b9d8      	cbnz	r0, 8009e94 <_vfiprintf_r+0x12c>
 8009e5c:	06d1      	lsls	r1, r2, #27
 8009e5e:	bf44      	itt	mi
 8009e60:	2320      	movmi	r3, #32
 8009e62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e66:	0713      	lsls	r3, r2, #28
 8009e68:	bf44      	itt	mi
 8009e6a:	232b      	movmi	r3, #43	; 0x2b
 8009e6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009e70:	f89a 3000 	ldrb.w	r3, [sl]
 8009e74:	2b2a      	cmp	r3, #42	; 0x2a
 8009e76:	d015      	beq.n	8009ea4 <_vfiprintf_r+0x13c>
 8009e78:	9a07      	ldr	r2, [sp, #28]
 8009e7a:	4654      	mov	r4, sl
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	f04f 0c0a 	mov.w	ip, #10
 8009e82:	4621      	mov	r1, r4
 8009e84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e88:	3b30      	subs	r3, #48	; 0x30
 8009e8a:	2b09      	cmp	r3, #9
 8009e8c:	d94e      	bls.n	8009f2c <_vfiprintf_r+0x1c4>
 8009e8e:	b1b0      	cbz	r0, 8009ebe <_vfiprintf_r+0x156>
 8009e90:	9207      	str	r2, [sp, #28]
 8009e92:	e014      	b.n	8009ebe <_vfiprintf_r+0x156>
 8009e94:	eba0 0308 	sub.w	r3, r0, r8
 8009e98:	fa09 f303 	lsl.w	r3, r9, r3
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	9304      	str	r3, [sp, #16]
 8009ea0:	46a2      	mov	sl, r4
 8009ea2:	e7d2      	b.n	8009e4a <_vfiprintf_r+0xe2>
 8009ea4:	9b03      	ldr	r3, [sp, #12]
 8009ea6:	1d19      	adds	r1, r3, #4
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	9103      	str	r1, [sp, #12]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	bfbb      	ittet	lt
 8009eb0:	425b      	neglt	r3, r3
 8009eb2:	f042 0202 	orrlt.w	r2, r2, #2
 8009eb6:	9307      	strge	r3, [sp, #28]
 8009eb8:	9307      	strlt	r3, [sp, #28]
 8009eba:	bfb8      	it	lt
 8009ebc:	9204      	strlt	r2, [sp, #16]
 8009ebe:	7823      	ldrb	r3, [r4, #0]
 8009ec0:	2b2e      	cmp	r3, #46	; 0x2e
 8009ec2:	d10c      	bne.n	8009ede <_vfiprintf_r+0x176>
 8009ec4:	7863      	ldrb	r3, [r4, #1]
 8009ec6:	2b2a      	cmp	r3, #42	; 0x2a
 8009ec8:	d135      	bne.n	8009f36 <_vfiprintf_r+0x1ce>
 8009eca:	9b03      	ldr	r3, [sp, #12]
 8009ecc:	1d1a      	adds	r2, r3, #4
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	9203      	str	r2, [sp, #12]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	bfb8      	it	lt
 8009ed6:	f04f 33ff 	movlt.w	r3, #4294967295
 8009eda:	3402      	adds	r4, #2
 8009edc:	9305      	str	r3, [sp, #20]
 8009ede:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009fc4 <_vfiprintf_r+0x25c>
 8009ee2:	7821      	ldrb	r1, [r4, #0]
 8009ee4:	2203      	movs	r2, #3
 8009ee6:	4650      	mov	r0, sl
 8009ee8:	f7f6 f972 	bl	80001d0 <memchr>
 8009eec:	b140      	cbz	r0, 8009f00 <_vfiprintf_r+0x198>
 8009eee:	2340      	movs	r3, #64	; 0x40
 8009ef0:	eba0 000a 	sub.w	r0, r0, sl
 8009ef4:	fa03 f000 	lsl.w	r0, r3, r0
 8009ef8:	9b04      	ldr	r3, [sp, #16]
 8009efa:	4303      	orrs	r3, r0
 8009efc:	3401      	adds	r4, #1
 8009efe:	9304      	str	r3, [sp, #16]
 8009f00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f04:	482c      	ldr	r0, [pc, #176]	; (8009fb8 <_vfiprintf_r+0x250>)
 8009f06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009f0a:	2206      	movs	r2, #6
 8009f0c:	f7f6 f960 	bl	80001d0 <memchr>
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d03f      	beq.n	8009f94 <_vfiprintf_r+0x22c>
 8009f14:	4b29      	ldr	r3, [pc, #164]	; (8009fbc <_vfiprintf_r+0x254>)
 8009f16:	bb1b      	cbnz	r3, 8009f60 <_vfiprintf_r+0x1f8>
 8009f18:	9b03      	ldr	r3, [sp, #12]
 8009f1a:	3307      	adds	r3, #7
 8009f1c:	f023 0307 	bic.w	r3, r3, #7
 8009f20:	3308      	adds	r3, #8
 8009f22:	9303      	str	r3, [sp, #12]
 8009f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f26:	443b      	add	r3, r7
 8009f28:	9309      	str	r3, [sp, #36]	; 0x24
 8009f2a:	e767      	b.n	8009dfc <_vfiprintf_r+0x94>
 8009f2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f30:	460c      	mov	r4, r1
 8009f32:	2001      	movs	r0, #1
 8009f34:	e7a5      	b.n	8009e82 <_vfiprintf_r+0x11a>
 8009f36:	2300      	movs	r3, #0
 8009f38:	3401      	adds	r4, #1
 8009f3a:	9305      	str	r3, [sp, #20]
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	f04f 0c0a 	mov.w	ip, #10
 8009f42:	4620      	mov	r0, r4
 8009f44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f48:	3a30      	subs	r2, #48	; 0x30
 8009f4a:	2a09      	cmp	r2, #9
 8009f4c:	d903      	bls.n	8009f56 <_vfiprintf_r+0x1ee>
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d0c5      	beq.n	8009ede <_vfiprintf_r+0x176>
 8009f52:	9105      	str	r1, [sp, #20]
 8009f54:	e7c3      	b.n	8009ede <_vfiprintf_r+0x176>
 8009f56:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f5a:	4604      	mov	r4, r0
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	e7f0      	b.n	8009f42 <_vfiprintf_r+0x1da>
 8009f60:	ab03      	add	r3, sp, #12
 8009f62:	9300      	str	r3, [sp, #0]
 8009f64:	462a      	mov	r2, r5
 8009f66:	4b16      	ldr	r3, [pc, #88]	; (8009fc0 <_vfiprintf_r+0x258>)
 8009f68:	a904      	add	r1, sp, #16
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	f3af 8000 	nop.w
 8009f70:	4607      	mov	r7, r0
 8009f72:	1c78      	adds	r0, r7, #1
 8009f74:	d1d6      	bne.n	8009f24 <_vfiprintf_r+0x1bc>
 8009f76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f78:	07d9      	lsls	r1, r3, #31
 8009f7a:	d405      	bmi.n	8009f88 <_vfiprintf_r+0x220>
 8009f7c:	89ab      	ldrh	r3, [r5, #12]
 8009f7e:	059a      	lsls	r2, r3, #22
 8009f80:	d402      	bmi.n	8009f88 <_vfiprintf_r+0x220>
 8009f82:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f84:	f7ff f9fc 	bl	8009380 <__retarget_lock_release_recursive>
 8009f88:	89ab      	ldrh	r3, [r5, #12]
 8009f8a:	065b      	lsls	r3, r3, #25
 8009f8c:	f53f af12 	bmi.w	8009db4 <_vfiprintf_r+0x4c>
 8009f90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f92:	e711      	b.n	8009db8 <_vfiprintf_r+0x50>
 8009f94:	ab03      	add	r3, sp, #12
 8009f96:	9300      	str	r3, [sp, #0]
 8009f98:	462a      	mov	r2, r5
 8009f9a:	4b09      	ldr	r3, [pc, #36]	; (8009fc0 <_vfiprintf_r+0x258>)
 8009f9c:	a904      	add	r1, sp, #16
 8009f9e:	4630      	mov	r0, r6
 8009fa0:	f000 f880 	bl	800a0a4 <_printf_i>
 8009fa4:	e7e4      	b.n	8009f70 <_vfiprintf_r+0x208>
 8009fa6:	bf00      	nop
 8009fa8:	0800b6ec 	.word	0x0800b6ec
 8009fac:	0800b70c 	.word	0x0800b70c
 8009fb0:	0800b6cc 	.word	0x0800b6cc
 8009fb4:	0800b72c 	.word	0x0800b72c
 8009fb8:	0800b736 	.word	0x0800b736
 8009fbc:	00000000 	.word	0x00000000
 8009fc0:	08009d43 	.word	0x08009d43
 8009fc4:	0800b732 	.word	0x0800b732

08009fc8 <_printf_common>:
 8009fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fcc:	4616      	mov	r6, r2
 8009fce:	4699      	mov	r9, r3
 8009fd0:	688a      	ldr	r2, [r1, #8]
 8009fd2:	690b      	ldr	r3, [r1, #16]
 8009fd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	bfb8      	it	lt
 8009fdc:	4613      	movlt	r3, r2
 8009fde:	6033      	str	r3, [r6, #0]
 8009fe0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009fe4:	4607      	mov	r7, r0
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	b10a      	cbz	r2, 8009fee <_printf_common+0x26>
 8009fea:	3301      	adds	r3, #1
 8009fec:	6033      	str	r3, [r6, #0]
 8009fee:	6823      	ldr	r3, [r4, #0]
 8009ff0:	0699      	lsls	r1, r3, #26
 8009ff2:	bf42      	ittt	mi
 8009ff4:	6833      	ldrmi	r3, [r6, #0]
 8009ff6:	3302      	addmi	r3, #2
 8009ff8:	6033      	strmi	r3, [r6, #0]
 8009ffa:	6825      	ldr	r5, [r4, #0]
 8009ffc:	f015 0506 	ands.w	r5, r5, #6
 800a000:	d106      	bne.n	800a010 <_printf_common+0x48>
 800a002:	f104 0a19 	add.w	sl, r4, #25
 800a006:	68e3      	ldr	r3, [r4, #12]
 800a008:	6832      	ldr	r2, [r6, #0]
 800a00a:	1a9b      	subs	r3, r3, r2
 800a00c:	42ab      	cmp	r3, r5
 800a00e:	dc26      	bgt.n	800a05e <_printf_common+0x96>
 800a010:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a014:	1e13      	subs	r3, r2, #0
 800a016:	6822      	ldr	r2, [r4, #0]
 800a018:	bf18      	it	ne
 800a01a:	2301      	movne	r3, #1
 800a01c:	0692      	lsls	r2, r2, #26
 800a01e:	d42b      	bmi.n	800a078 <_printf_common+0xb0>
 800a020:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a024:	4649      	mov	r1, r9
 800a026:	4638      	mov	r0, r7
 800a028:	47c0      	blx	r8
 800a02a:	3001      	adds	r0, #1
 800a02c:	d01e      	beq.n	800a06c <_printf_common+0xa4>
 800a02e:	6823      	ldr	r3, [r4, #0]
 800a030:	68e5      	ldr	r5, [r4, #12]
 800a032:	6832      	ldr	r2, [r6, #0]
 800a034:	f003 0306 	and.w	r3, r3, #6
 800a038:	2b04      	cmp	r3, #4
 800a03a:	bf08      	it	eq
 800a03c:	1aad      	subeq	r5, r5, r2
 800a03e:	68a3      	ldr	r3, [r4, #8]
 800a040:	6922      	ldr	r2, [r4, #16]
 800a042:	bf0c      	ite	eq
 800a044:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a048:	2500      	movne	r5, #0
 800a04a:	4293      	cmp	r3, r2
 800a04c:	bfc4      	itt	gt
 800a04e:	1a9b      	subgt	r3, r3, r2
 800a050:	18ed      	addgt	r5, r5, r3
 800a052:	2600      	movs	r6, #0
 800a054:	341a      	adds	r4, #26
 800a056:	42b5      	cmp	r5, r6
 800a058:	d11a      	bne.n	800a090 <_printf_common+0xc8>
 800a05a:	2000      	movs	r0, #0
 800a05c:	e008      	b.n	800a070 <_printf_common+0xa8>
 800a05e:	2301      	movs	r3, #1
 800a060:	4652      	mov	r2, sl
 800a062:	4649      	mov	r1, r9
 800a064:	4638      	mov	r0, r7
 800a066:	47c0      	blx	r8
 800a068:	3001      	adds	r0, #1
 800a06a:	d103      	bne.n	800a074 <_printf_common+0xac>
 800a06c:	f04f 30ff 	mov.w	r0, #4294967295
 800a070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a074:	3501      	adds	r5, #1
 800a076:	e7c6      	b.n	800a006 <_printf_common+0x3e>
 800a078:	18e1      	adds	r1, r4, r3
 800a07a:	1c5a      	adds	r2, r3, #1
 800a07c:	2030      	movs	r0, #48	; 0x30
 800a07e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a082:	4422      	add	r2, r4
 800a084:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a088:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a08c:	3302      	adds	r3, #2
 800a08e:	e7c7      	b.n	800a020 <_printf_common+0x58>
 800a090:	2301      	movs	r3, #1
 800a092:	4622      	mov	r2, r4
 800a094:	4649      	mov	r1, r9
 800a096:	4638      	mov	r0, r7
 800a098:	47c0      	blx	r8
 800a09a:	3001      	adds	r0, #1
 800a09c:	d0e6      	beq.n	800a06c <_printf_common+0xa4>
 800a09e:	3601      	adds	r6, #1
 800a0a0:	e7d9      	b.n	800a056 <_printf_common+0x8e>
	...

0800a0a4 <_printf_i>:
 800a0a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0a8:	7e0f      	ldrb	r7, [r1, #24]
 800a0aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a0ac:	2f78      	cmp	r7, #120	; 0x78
 800a0ae:	4691      	mov	r9, r2
 800a0b0:	4680      	mov	r8, r0
 800a0b2:	460c      	mov	r4, r1
 800a0b4:	469a      	mov	sl, r3
 800a0b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a0ba:	d807      	bhi.n	800a0cc <_printf_i+0x28>
 800a0bc:	2f62      	cmp	r7, #98	; 0x62
 800a0be:	d80a      	bhi.n	800a0d6 <_printf_i+0x32>
 800a0c0:	2f00      	cmp	r7, #0
 800a0c2:	f000 80d8 	beq.w	800a276 <_printf_i+0x1d2>
 800a0c6:	2f58      	cmp	r7, #88	; 0x58
 800a0c8:	f000 80a3 	beq.w	800a212 <_printf_i+0x16e>
 800a0cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a0d4:	e03a      	b.n	800a14c <_printf_i+0xa8>
 800a0d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a0da:	2b15      	cmp	r3, #21
 800a0dc:	d8f6      	bhi.n	800a0cc <_printf_i+0x28>
 800a0de:	a101      	add	r1, pc, #4	; (adr r1, 800a0e4 <_printf_i+0x40>)
 800a0e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a0e4:	0800a13d 	.word	0x0800a13d
 800a0e8:	0800a151 	.word	0x0800a151
 800a0ec:	0800a0cd 	.word	0x0800a0cd
 800a0f0:	0800a0cd 	.word	0x0800a0cd
 800a0f4:	0800a0cd 	.word	0x0800a0cd
 800a0f8:	0800a0cd 	.word	0x0800a0cd
 800a0fc:	0800a151 	.word	0x0800a151
 800a100:	0800a0cd 	.word	0x0800a0cd
 800a104:	0800a0cd 	.word	0x0800a0cd
 800a108:	0800a0cd 	.word	0x0800a0cd
 800a10c:	0800a0cd 	.word	0x0800a0cd
 800a110:	0800a25d 	.word	0x0800a25d
 800a114:	0800a181 	.word	0x0800a181
 800a118:	0800a23f 	.word	0x0800a23f
 800a11c:	0800a0cd 	.word	0x0800a0cd
 800a120:	0800a0cd 	.word	0x0800a0cd
 800a124:	0800a27f 	.word	0x0800a27f
 800a128:	0800a0cd 	.word	0x0800a0cd
 800a12c:	0800a181 	.word	0x0800a181
 800a130:	0800a0cd 	.word	0x0800a0cd
 800a134:	0800a0cd 	.word	0x0800a0cd
 800a138:	0800a247 	.word	0x0800a247
 800a13c:	682b      	ldr	r3, [r5, #0]
 800a13e:	1d1a      	adds	r2, r3, #4
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	602a      	str	r2, [r5, #0]
 800a144:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a148:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a14c:	2301      	movs	r3, #1
 800a14e:	e0a3      	b.n	800a298 <_printf_i+0x1f4>
 800a150:	6820      	ldr	r0, [r4, #0]
 800a152:	6829      	ldr	r1, [r5, #0]
 800a154:	0606      	lsls	r6, r0, #24
 800a156:	f101 0304 	add.w	r3, r1, #4
 800a15a:	d50a      	bpl.n	800a172 <_printf_i+0xce>
 800a15c:	680e      	ldr	r6, [r1, #0]
 800a15e:	602b      	str	r3, [r5, #0]
 800a160:	2e00      	cmp	r6, #0
 800a162:	da03      	bge.n	800a16c <_printf_i+0xc8>
 800a164:	232d      	movs	r3, #45	; 0x2d
 800a166:	4276      	negs	r6, r6
 800a168:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a16c:	485e      	ldr	r0, [pc, #376]	; (800a2e8 <_printf_i+0x244>)
 800a16e:	230a      	movs	r3, #10
 800a170:	e019      	b.n	800a1a6 <_printf_i+0x102>
 800a172:	680e      	ldr	r6, [r1, #0]
 800a174:	602b      	str	r3, [r5, #0]
 800a176:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a17a:	bf18      	it	ne
 800a17c:	b236      	sxthne	r6, r6
 800a17e:	e7ef      	b.n	800a160 <_printf_i+0xbc>
 800a180:	682b      	ldr	r3, [r5, #0]
 800a182:	6820      	ldr	r0, [r4, #0]
 800a184:	1d19      	adds	r1, r3, #4
 800a186:	6029      	str	r1, [r5, #0]
 800a188:	0601      	lsls	r1, r0, #24
 800a18a:	d501      	bpl.n	800a190 <_printf_i+0xec>
 800a18c:	681e      	ldr	r6, [r3, #0]
 800a18e:	e002      	b.n	800a196 <_printf_i+0xf2>
 800a190:	0646      	lsls	r6, r0, #25
 800a192:	d5fb      	bpl.n	800a18c <_printf_i+0xe8>
 800a194:	881e      	ldrh	r6, [r3, #0]
 800a196:	4854      	ldr	r0, [pc, #336]	; (800a2e8 <_printf_i+0x244>)
 800a198:	2f6f      	cmp	r7, #111	; 0x6f
 800a19a:	bf0c      	ite	eq
 800a19c:	2308      	moveq	r3, #8
 800a19e:	230a      	movne	r3, #10
 800a1a0:	2100      	movs	r1, #0
 800a1a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a1a6:	6865      	ldr	r5, [r4, #4]
 800a1a8:	60a5      	str	r5, [r4, #8]
 800a1aa:	2d00      	cmp	r5, #0
 800a1ac:	bfa2      	ittt	ge
 800a1ae:	6821      	ldrge	r1, [r4, #0]
 800a1b0:	f021 0104 	bicge.w	r1, r1, #4
 800a1b4:	6021      	strge	r1, [r4, #0]
 800a1b6:	b90e      	cbnz	r6, 800a1bc <_printf_i+0x118>
 800a1b8:	2d00      	cmp	r5, #0
 800a1ba:	d04d      	beq.n	800a258 <_printf_i+0x1b4>
 800a1bc:	4615      	mov	r5, r2
 800a1be:	fbb6 f1f3 	udiv	r1, r6, r3
 800a1c2:	fb03 6711 	mls	r7, r3, r1, r6
 800a1c6:	5dc7      	ldrb	r7, [r0, r7]
 800a1c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a1cc:	4637      	mov	r7, r6
 800a1ce:	42bb      	cmp	r3, r7
 800a1d0:	460e      	mov	r6, r1
 800a1d2:	d9f4      	bls.n	800a1be <_printf_i+0x11a>
 800a1d4:	2b08      	cmp	r3, #8
 800a1d6:	d10b      	bne.n	800a1f0 <_printf_i+0x14c>
 800a1d8:	6823      	ldr	r3, [r4, #0]
 800a1da:	07de      	lsls	r6, r3, #31
 800a1dc:	d508      	bpl.n	800a1f0 <_printf_i+0x14c>
 800a1de:	6923      	ldr	r3, [r4, #16]
 800a1e0:	6861      	ldr	r1, [r4, #4]
 800a1e2:	4299      	cmp	r1, r3
 800a1e4:	bfde      	ittt	le
 800a1e6:	2330      	movle	r3, #48	; 0x30
 800a1e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a1ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a1f0:	1b52      	subs	r2, r2, r5
 800a1f2:	6122      	str	r2, [r4, #16]
 800a1f4:	f8cd a000 	str.w	sl, [sp]
 800a1f8:	464b      	mov	r3, r9
 800a1fa:	aa03      	add	r2, sp, #12
 800a1fc:	4621      	mov	r1, r4
 800a1fe:	4640      	mov	r0, r8
 800a200:	f7ff fee2 	bl	8009fc8 <_printf_common>
 800a204:	3001      	adds	r0, #1
 800a206:	d14c      	bne.n	800a2a2 <_printf_i+0x1fe>
 800a208:	f04f 30ff 	mov.w	r0, #4294967295
 800a20c:	b004      	add	sp, #16
 800a20e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a212:	4835      	ldr	r0, [pc, #212]	; (800a2e8 <_printf_i+0x244>)
 800a214:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a218:	6829      	ldr	r1, [r5, #0]
 800a21a:	6823      	ldr	r3, [r4, #0]
 800a21c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a220:	6029      	str	r1, [r5, #0]
 800a222:	061d      	lsls	r5, r3, #24
 800a224:	d514      	bpl.n	800a250 <_printf_i+0x1ac>
 800a226:	07df      	lsls	r7, r3, #31
 800a228:	bf44      	itt	mi
 800a22a:	f043 0320 	orrmi.w	r3, r3, #32
 800a22e:	6023      	strmi	r3, [r4, #0]
 800a230:	b91e      	cbnz	r6, 800a23a <_printf_i+0x196>
 800a232:	6823      	ldr	r3, [r4, #0]
 800a234:	f023 0320 	bic.w	r3, r3, #32
 800a238:	6023      	str	r3, [r4, #0]
 800a23a:	2310      	movs	r3, #16
 800a23c:	e7b0      	b.n	800a1a0 <_printf_i+0xfc>
 800a23e:	6823      	ldr	r3, [r4, #0]
 800a240:	f043 0320 	orr.w	r3, r3, #32
 800a244:	6023      	str	r3, [r4, #0]
 800a246:	2378      	movs	r3, #120	; 0x78
 800a248:	4828      	ldr	r0, [pc, #160]	; (800a2ec <_printf_i+0x248>)
 800a24a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a24e:	e7e3      	b.n	800a218 <_printf_i+0x174>
 800a250:	0659      	lsls	r1, r3, #25
 800a252:	bf48      	it	mi
 800a254:	b2b6      	uxthmi	r6, r6
 800a256:	e7e6      	b.n	800a226 <_printf_i+0x182>
 800a258:	4615      	mov	r5, r2
 800a25a:	e7bb      	b.n	800a1d4 <_printf_i+0x130>
 800a25c:	682b      	ldr	r3, [r5, #0]
 800a25e:	6826      	ldr	r6, [r4, #0]
 800a260:	6961      	ldr	r1, [r4, #20]
 800a262:	1d18      	adds	r0, r3, #4
 800a264:	6028      	str	r0, [r5, #0]
 800a266:	0635      	lsls	r5, r6, #24
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	d501      	bpl.n	800a270 <_printf_i+0x1cc>
 800a26c:	6019      	str	r1, [r3, #0]
 800a26e:	e002      	b.n	800a276 <_printf_i+0x1d2>
 800a270:	0670      	lsls	r0, r6, #25
 800a272:	d5fb      	bpl.n	800a26c <_printf_i+0x1c8>
 800a274:	8019      	strh	r1, [r3, #0]
 800a276:	2300      	movs	r3, #0
 800a278:	6123      	str	r3, [r4, #16]
 800a27a:	4615      	mov	r5, r2
 800a27c:	e7ba      	b.n	800a1f4 <_printf_i+0x150>
 800a27e:	682b      	ldr	r3, [r5, #0]
 800a280:	1d1a      	adds	r2, r3, #4
 800a282:	602a      	str	r2, [r5, #0]
 800a284:	681d      	ldr	r5, [r3, #0]
 800a286:	6862      	ldr	r2, [r4, #4]
 800a288:	2100      	movs	r1, #0
 800a28a:	4628      	mov	r0, r5
 800a28c:	f7f5 ffa0 	bl	80001d0 <memchr>
 800a290:	b108      	cbz	r0, 800a296 <_printf_i+0x1f2>
 800a292:	1b40      	subs	r0, r0, r5
 800a294:	6060      	str	r0, [r4, #4]
 800a296:	6863      	ldr	r3, [r4, #4]
 800a298:	6123      	str	r3, [r4, #16]
 800a29a:	2300      	movs	r3, #0
 800a29c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2a0:	e7a8      	b.n	800a1f4 <_printf_i+0x150>
 800a2a2:	6923      	ldr	r3, [r4, #16]
 800a2a4:	462a      	mov	r2, r5
 800a2a6:	4649      	mov	r1, r9
 800a2a8:	4640      	mov	r0, r8
 800a2aa:	47d0      	blx	sl
 800a2ac:	3001      	adds	r0, #1
 800a2ae:	d0ab      	beq.n	800a208 <_printf_i+0x164>
 800a2b0:	6823      	ldr	r3, [r4, #0]
 800a2b2:	079b      	lsls	r3, r3, #30
 800a2b4:	d413      	bmi.n	800a2de <_printf_i+0x23a>
 800a2b6:	68e0      	ldr	r0, [r4, #12]
 800a2b8:	9b03      	ldr	r3, [sp, #12]
 800a2ba:	4298      	cmp	r0, r3
 800a2bc:	bfb8      	it	lt
 800a2be:	4618      	movlt	r0, r3
 800a2c0:	e7a4      	b.n	800a20c <_printf_i+0x168>
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	4632      	mov	r2, r6
 800a2c6:	4649      	mov	r1, r9
 800a2c8:	4640      	mov	r0, r8
 800a2ca:	47d0      	blx	sl
 800a2cc:	3001      	adds	r0, #1
 800a2ce:	d09b      	beq.n	800a208 <_printf_i+0x164>
 800a2d0:	3501      	adds	r5, #1
 800a2d2:	68e3      	ldr	r3, [r4, #12]
 800a2d4:	9903      	ldr	r1, [sp, #12]
 800a2d6:	1a5b      	subs	r3, r3, r1
 800a2d8:	42ab      	cmp	r3, r5
 800a2da:	dcf2      	bgt.n	800a2c2 <_printf_i+0x21e>
 800a2dc:	e7eb      	b.n	800a2b6 <_printf_i+0x212>
 800a2de:	2500      	movs	r5, #0
 800a2e0:	f104 0619 	add.w	r6, r4, #25
 800a2e4:	e7f5      	b.n	800a2d2 <_printf_i+0x22e>
 800a2e6:	bf00      	nop
 800a2e8:	0800b73d 	.word	0x0800b73d
 800a2ec:	0800b74e 	.word	0x0800b74e

0800a2f0 <__sread>:
 800a2f0:	b510      	push	{r4, lr}
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2f8:	f000 f89c 	bl	800a434 <_read_r>
 800a2fc:	2800      	cmp	r0, #0
 800a2fe:	bfab      	itete	ge
 800a300:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a302:	89a3      	ldrhlt	r3, [r4, #12]
 800a304:	181b      	addge	r3, r3, r0
 800a306:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a30a:	bfac      	ite	ge
 800a30c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a30e:	81a3      	strhlt	r3, [r4, #12]
 800a310:	bd10      	pop	{r4, pc}

0800a312 <__swrite>:
 800a312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a316:	461f      	mov	r7, r3
 800a318:	898b      	ldrh	r3, [r1, #12]
 800a31a:	05db      	lsls	r3, r3, #23
 800a31c:	4605      	mov	r5, r0
 800a31e:	460c      	mov	r4, r1
 800a320:	4616      	mov	r6, r2
 800a322:	d505      	bpl.n	800a330 <__swrite+0x1e>
 800a324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a328:	2302      	movs	r3, #2
 800a32a:	2200      	movs	r2, #0
 800a32c:	f000 f870 	bl	800a410 <_lseek_r>
 800a330:	89a3      	ldrh	r3, [r4, #12]
 800a332:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a336:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a33a:	81a3      	strh	r3, [r4, #12]
 800a33c:	4632      	mov	r2, r6
 800a33e:	463b      	mov	r3, r7
 800a340:	4628      	mov	r0, r5
 800a342:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a346:	f000 b817 	b.w	800a378 <_write_r>

0800a34a <__sseek>:
 800a34a:	b510      	push	{r4, lr}
 800a34c:	460c      	mov	r4, r1
 800a34e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a352:	f000 f85d 	bl	800a410 <_lseek_r>
 800a356:	1c43      	adds	r3, r0, #1
 800a358:	89a3      	ldrh	r3, [r4, #12]
 800a35a:	bf15      	itete	ne
 800a35c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a35e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a362:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a366:	81a3      	strheq	r3, [r4, #12]
 800a368:	bf18      	it	ne
 800a36a:	81a3      	strhne	r3, [r4, #12]
 800a36c:	bd10      	pop	{r4, pc}

0800a36e <__sclose>:
 800a36e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a372:	f000 b81b 	b.w	800a3ac <_close_r>
	...

0800a378 <_write_r>:
 800a378:	b538      	push	{r3, r4, r5, lr}
 800a37a:	4d07      	ldr	r5, [pc, #28]	; (800a398 <_write_r+0x20>)
 800a37c:	4604      	mov	r4, r0
 800a37e:	4608      	mov	r0, r1
 800a380:	4611      	mov	r1, r2
 800a382:	2200      	movs	r2, #0
 800a384:	602a      	str	r2, [r5, #0]
 800a386:	461a      	mov	r2, r3
 800a388:	f7f8 fceb 	bl	8002d62 <_write>
 800a38c:	1c43      	adds	r3, r0, #1
 800a38e:	d102      	bne.n	800a396 <_write_r+0x1e>
 800a390:	682b      	ldr	r3, [r5, #0]
 800a392:	b103      	cbz	r3, 800a396 <_write_r+0x1e>
 800a394:	6023      	str	r3, [r4, #0]
 800a396:	bd38      	pop	{r3, r4, r5, pc}
 800a398:	20008ca4 	.word	0x20008ca4

0800a39c <abort>:
 800a39c:	b508      	push	{r3, lr}
 800a39e:	2006      	movs	r0, #6
 800a3a0:	f000 f882 	bl	800a4a8 <raise>
 800a3a4:	2001      	movs	r0, #1
 800a3a6:	f7f8 fcb5 	bl	8002d14 <_exit>
	...

0800a3ac <_close_r>:
 800a3ac:	b538      	push	{r3, r4, r5, lr}
 800a3ae:	4d06      	ldr	r5, [pc, #24]	; (800a3c8 <_close_r+0x1c>)
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	4604      	mov	r4, r0
 800a3b4:	4608      	mov	r0, r1
 800a3b6:	602b      	str	r3, [r5, #0]
 800a3b8:	f7f8 fcef 	bl	8002d9a <_close>
 800a3bc:	1c43      	adds	r3, r0, #1
 800a3be:	d102      	bne.n	800a3c6 <_close_r+0x1a>
 800a3c0:	682b      	ldr	r3, [r5, #0]
 800a3c2:	b103      	cbz	r3, 800a3c6 <_close_r+0x1a>
 800a3c4:	6023      	str	r3, [r4, #0]
 800a3c6:	bd38      	pop	{r3, r4, r5, pc}
 800a3c8:	20008ca4 	.word	0x20008ca4

0800a3cc <_fstat_r>:
 800a3cc:	b538      	push	{r3, r4, r5, lr}
 800a3ce:	4d07      	ldr	r5, [pc, #28]	; (800a3ec <_fstat_r+0x20>)
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	4604      	mov	r4, r0
 800a3d4:	4608      	mov	r0, r1
 800a3d6:	4611      	mov	r1, r2
 800a3d8:	602b      	str	r3, [r5, #0]
 800a3da:	f7f8 fcea 	bl	8002db2 <_fstat>
 800a3de:	1c43      	adds	r3, r0, #1
 800a3e0:	d102      	bne.n	800a3e8 <_fstat_r+0x1c>
 800a3e2:	682b      	ldr	r3, [r5, #0]
 800a3e4:	b103      	cbz	r3, 800a3e8 <_fstat_r+0x1c>
 800a3e6:	6023      	str	r3, [r4, #0]
 800a3e8:	bd38      	pop	{r3, r4, r5, pc}
 800a3ea:	bf00      	nop
 800a3ec:	20008ca4 	.word	0x20008ca4

0800a3f0 <_isatty_r>:
 800a3f0:	b538      	push	{r3, r4, r5, lr}
 800a3f2:	4d06      	ldr	r5, [pc, #24]	; (800a40c <_isatty_r+0x1c>)
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	4604      	mov	r4, r0
 800a3f8:	4608      	mov	r0, r1
 800a3fa:	602b      	str	r3, [r5, #0]
 800a3fc:	f7f8 fce9 	bl	8002dd2 <_isatty>
 800a400:	1c43      	adds	r3, r0, #1
 800a402:	d102      	bne.n	800a40a <_isatty_r+0x1a>
 800a404:	682b      	ldr	r3, [r5, #0]
 800a406:	b103      	cbz	r3, 800a40a <_isatty_r+0x1a>
 800a408:	6023      	str	r3, [r4, #0]
 800a40a:	bd38      	pop	{r3, r4, r5, pc}
 800a40c:	20008ca4 	.word	0x20008ca4

0800a410 <_lseek_r>:
 800a410:	b538      	push	{r3, r4, r5, lr}
 800a412:	4d07      	ldr	r5, [pc, #28]	; (800a430 <_lseek_r+0x20>)
 800a414:	4604      	mov	r4, r0
 800a416:	4608      	mov	r0, r1
 800a418:	4611      	mov	r1, r2
 800a41a:	2200      	movs	r2, #0
 800a41c:	602a      	str	r2, [r5, #0]
 800a41e:	461a      	mov	r2, r3
 800a420:	f7f8 fce2 	bl	8002de8 <_lseek>
 800a424:	1c43      	adds	r3, r0, #1
 800a426:	d102      	bne.n	800a42e <_lseek_r+0x1e>
 800a428:	682b      	ldr	r3, [r5, #0]
 800a42a:	b103      	cbz	r3, 800a42e <_lseek_r+0x1e>
 800a42c:	6023      	str	r3, [r4, #0]
 800a42e:	bd38      	pop	{r3, r4, r5, pc}
 800a430:	20008ca4 	.word	0x20008ca4

0800a434 <_read_r>:
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	4d07      	ldr	r5, [pc, #28]	; (800a454 <_read_r+0x20>)
 800a438:	4604      	mov	r4, r0
 800a43a:	4608      	mov	r0, r1
 800a43c:	4611      	mov	r1, r2
 800a43e:	2200      	movs	r2, #0
 800a440:	602a      	str	r2, [r5, #0]
 800a442:	461a      	mov	r2, r3
 800a444:	f7f8 fc70 	bl	8002d28 <_read>
 800a448:	1c43      	adds	r3, r0, #1
 800a44a:	d102      	bne.n	800a452 <_read_r+0x1e>
 800a44c:	682b      	ldr	r3, [r5, #0]
 800a44e:	b103      	cbz	r3, 800a452 <_read_r+0x1e>
 800a450:	6023      	str	r3, [r4, #0]
 800a452:	bd38      	pop	{r3, r4, r5, pc}
 800a454:	20008ca4 	.word	0x20008ca4

0800a458 <_raise_r>:
 800a458:	291f      	cmp	r1, #31
 800a45a:	b538      	push	{r3, r4, r5, lr}
 800a45c:	4604      	mov	r4, r0
 800a45e:	460d      	mov	r5, r1
 800a460:	d904      	bls.n	800a46c <_raise_r+0x14>
 800a462:	2316      	movs	r3, #22
 800a464:	6003      	str	r3, [r0, #0]
 800a466:	f04f 30ff 	mov.w	r0, #4294967295
 800a46a:	bd38      	pop	{r3, r4, r5, pc}
 800a46c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a46e:	b112      	cbz	r2, 800a476 <_raise_r+0x1e>
 800a470:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a474:	b94b      	cbnz	r3, 800a48a <_raise_r+0x32>
 800a476:	4620      	mov	r0, r4
 800a478:	f000 f830 	bl	800a4dc <_getpid_r>
 800a47c:	462a      	mov	r2, r5
 800a47e:	4601      	mov	r1, r0
 800a480:	4620      	mov	r0, r4
 800a482:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a486:	f000 b817 	b.w	800a4b8 <_kill_r>
 800a48a:	2b01      	cmp	r3, #1
 800a48c:	d00a      	beq.n	800a4a4 <_raise_r+0x4c>
 800a48e:	1c59      	adds	r1, r3, #1
 800a490:	d103      	bne.n	800a49a <_raise_r+0x42>
 800a492:	2316      	movs	r3, #22
 800a494:	6003      	str	r3, [r0, #0]
 800a496:	2001      	movs	r0, #1
 800a498:	e7e7      	b.n	800a46a <_raise_r+0x12>
 800a49a:	2400      	movs	r4, #0
 800a49c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	4798      	blx	r3
 800a4a4:	2000      	movs	r0, #0
 800a4a6:	e7e0      	b.n	800a46a <_raise_r+0x12>

0800a4a8 <raise>:
 800a4a8:	4b02      	ldr	r3, [pc, #8]	; (800a4b4 <raise+0xc>)
 800a4aa:	4601      	mov	r1, r0
 800a4ac:	6818      	ldr	r0, [r3, #0]
 800a4ae:	f7ff bfd3 	b.w	800a458 <_raise_r>
 800a4b2:	bf00      	nop
 800a4b4:	20000010 	.word	0x20000010

0800a4b8 <_kill_r>:
 800a4b8:	b538      	push	{r3, r4, r5, lr}
 800a4ba:	4d07      	ldr	r5, [pc, #28]	; (800a4d8 <_kill_r+0x20>)
 800a4bc:	2300      	movs	r3, #0
 800a4be:	4604      	mov	r4, r0
 800a4c0:	4608      	mov	r0, r1
 800a4c2:	4611      	mov	r1, r2
 800a4c4:	602b      	str	r3, [r5, #0]
 800a4c6:	f7f8 fc15 	bl	8002cf4 <_kill>
 800a4ca:	1c43      	adds	r3, r0, #1
 800a4cc:	d102      	bne.n	800a4d4 <_kill_r+0x1c>
 800a4ce:	682b      	ldr	r3, [r5, #0]
 800a4d0:	b103      	cbz	r3, 800a4d4 <_kill_r+0x1c>
 800a4d2:	6023      	str	r3, [r4, #0]
 800a4d4:	bd38      	pop	{r3, r4, r5, pc}
 800a4d6:	bf00      	nop
 800a4d8:	20008ca4 	.word	0x20008ca4

0800a4dc <_getpid_r>:
 800a4dc:	f7f8 bc02 	b.w	8002ce4 <_getpid>

0800a4e0 <pow>:
 800a4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e2:	ed2d 8b02 	vpush	{d8}
 800a4e6:	eeb0 8a40 	vmov.f32	s16, s0
 800a4ea:	eef0 8a60 	vmov.f32	s17, s1
 800a4ee:	ec55 4b11 	vmov	r4, r5, d1
 800a4f2:	f000 f865 	bl	800a5c0 <__ieee754_pow>
 800a4f6:	4622      	mov	r2, r4
 800a4f8:	462b      	mov	r3, r5
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	4629      	mov	r1, r5
 800a4fe:	ec57 6b10 	vmov	r6, r7, d0
 800a502:	f7f6 fb0b 	bl	8000b1c <__aeabi_dcmpun>
 800a506:	2800      	cmp	r0, #0
 800a508:	d13b      	bne.n	800a582 <pow+0xa2>
 800a50a:	ec51 0b18 	vmov	r0, r1, d8
 800a50e:	2200      	movs	r2, #0
 800a510:	2300      	movs	r3, #0
 800a512:	f7f6 fad1 	bl	8000ab8 <__aeabi_dcmpeq>
 800a516:	b1b8      	cbz	r0, 800a548 <pow+0x68>
 800a518:	2200      	movs	r2, #0
 800a51a:	2300      	movs	r3, #0
 800a51c:	4620      	mov	r0, r4
 800a51e:	4629      	mov	r1, r5
 800a520:	f7f6 faca 	bl	8000ab8 <__aeabi_dcmpeq>
 800a524:	2800      	cmp	r0, #0
 800a526:	d146      	bne.n	800a5b6 <pow+0xd6>
 800a528:	ec45 4b10 	vmov	d0, r4, r5
 800a52c:	f000 fe61 	bl	800b1f2 <finite>
 800a530:	b338      	cbz	r0, 800a582 <pow+0xa2>
 800a532:	2200      	movs	r2, #0
 800a534:	2300      	movs	r3, #0
 800a536:	4620      	mov	r0, r4
 800a538:	4629      	mov	r1, r5
 800a53a:	f7f6 fac7 	bl	8000acc <__aeabi_dcmplt>
 800a53e:	b300      	cbz	r0, 800a582 <pow+0xa2>
 800a540:	f7fe fe84 	bl	800924c <__errno>
 800a544:	2322      	movs	r3, #34	; 0x22
 800a546:	e01b      	b.n	800a580 <pow+0xa0>
 800a548:	ec47 6b10 	vmov	d0, r6, r7
 800a54c:	f000 fe51 	bl	800b1f2 <finite>
 800a550:	b9e0      	cbnz	r0, 800a58c <pow+0xac>
 800a552:	eeb0 0a48 	vmov.f32	s0, s16
 800a556:	eef0 0a68 	vmov.f32	s1, s17
 800a55a:	f000 fe4a 	bl	800b1f2 <finite>
 800a55e:	b1a8      	cbz	r0, 800a58c <pow+0xac>
 800a560:	ec45 4b10 	vmov	d0, r4, r5
 800a564:	f000 fe45 	bl	800b1f2 <finite>
 800a568:	b180      	cbz	r0, 800a58c <pow+0xac>
 800a56a:	4632      	mov	r2, r6
 800a56c:	463b      	mov	r3, r7
 800a56e:	4630      	mov	r0, r6
 800a570:	4639      	mov	r1, r7
 800a572:	f7f6 fad3 	bl	8000b1c <__aeabi_dcmpun>
 800a576:	2800      	cmp	r0, #0
 800a578:	d0e2      	beq.n	800a540 <pow+0x60>
 800a57a:	f7fe fe67 	bl	800924c <__errno>
 800a57e:	2321      	movs	r3, #33	; 0x21
 800a580:	6003      	str	r3, [r0, #0]
 800a582:	ecbd 8b02 	vpop	{d8}
 800a586:	ec47 6b10 	vmov	d0, r6, r7
 800a58a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a58c:	2200      	movs	r2, #0
 800a58e:	2300      	movs	r3, #0
 800a590:	4630      	mov	r0, r6
 800a592:	4639      	mov	r1, r7
 800a594:	f7f6 fa90 	bl	8000ab8 <__aeabi_dcmpeq>
 800a598:	2800      	cmp	r0, #0
 800a59a:	d0f2      	beq.n	800a582 <pow+0xa2>
 800a59c:	eeb0 0a48 	vmov.f32	s0, s16
 800a5a0:	eef0 0a68 	vmov.f32	s1, s17
 800a5a4:	f000 fe25 	bl	800b1f2 <finite>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	d0ea      	beq.n	800a582 <pow+0xa2>
 800a5ac:	ec45 4b10 	vmov	d0, r4, r5
 800a5b0:	f000 fe1f 	bl	800b1f2 <finite>
 800a5b4:	e7c3      	b.n	800a53e <pow+0x5e>
 800a5b6:	4f01      	ldr	r7, [pc, #4]	; (800a5bc <pow+0xdc>)
 800a5b8:	2600      	movs	r6, #0
 800a5ba:	e7e2      	b.n	800a582 <pow+0xa2>
 800a5bc:	3ff00000 	.word	0x3ff00000

0800a5c0 <__ieee754_pow>:
 800a5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c4:	ed2d 8b06 	vpush	{d8-d10}
 800a5c8:	b089      	sub	sp, #36	; 0x24
 800a5ca:	ed8d 1b00 	vstr	d1, [sp]
 800a5ce:	e9dd 2900 	ldrd	r2, r9, [sp]
 800a5d2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800a5d6:	ea58 0102 	orrs.w	r1, r8, r2
 800a5da:	ec57 6b10 	vmov	r6, r7, d0
 800a5de:	d115      	bne.n	800a60c <__ieee754_pow+0x4c>
 800a5e0:	19b3      	adds	r3, r6, r6
 800a5e2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800a5e6:	4152      	adcs	r2, r2
 800a5e8:	4299      	cmp	r1, r3
 800a5ea:	4b89      	ldr	r3, [pc, #548]	; (800a810 <__ieee754_pow+0x250>)
 800a5ec:	4193      	sbcs	r3, r2
 800a5ee:	f080 84d2 	bcs.w	800af96 <__ieee754_pow+0x9d6>
 800a5f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5f6:	4630      	mov	r0, r6
 800a5f8:	4639      	mov	r1, r7
 800a5fa:	f7f5 fe3f 	bl	800027c <__adddf3>
 800a5fe:	ec41 0b10 	vmov	d0, r0, r1
 800a602:	b009      	add	sp, #36	; 0x24
 800a604:	ecbd 8b06 	vpop	{d8-d10}
 800a608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a60c:	4b81      	ldr	r3, [pc, #516]	; (800a814 <__ieee754_pow+0x254>)
 800a60e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800a612:	429c      	cmp	r4, r3
 800a614:	ee10 aa10 	vmov	sl, s0
 800a618:	463d      	mov	r5, r7
 800a61a:	dc06      	bgt.n	800a62a <__ieee754_pow+0x6a>
 800a61c:	d101      	bne.n	800a622 <__ieee754_pow+0x62>
 800a61e:	2e00      	cmp	r6, #0
 800a620:	d1e7      	bne.n	800a5f2 <__ieee754_pow+0x32>
 800a622:	4598      	cmp	r8, r3
 800a624:	dc01      	bgt.n	800a62a <__ieee754_pow+0x6a>
 800a626:	d10f      	bne.n	800a648 <__ieee754_pow+0x88>
 800a628:	b172      	cbz	r2, 800a648 <__ieee754_pow+0x88>
 800a62a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800a62e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800a632:	ea55 050a 	orrs.w	r5, r5, sl
 800a636:	d1dc      	bne.n	800a5f2 <__ieee754_pow+0x32>
 800a638:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a63c:	18db      	adds	r3, r3, r3
 800a63e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800a642:	4152      	adcs	r2, r2
 800a644:	429d      	cmp	r5, r3
 800a646:	e7d0      	b.n	800a5ea <__ieee754_pow+0x2a>
 800a648:	2d00      	cmp	r5, #0
 800a64a:	da3b      	bge.n	800a6c4 <__ieee754_pow+0x104>
 800a64c:	4b72      	ldr	r3, [pc, #456]	; (800a818 <__ieee754_pow+0x258>)
 800a64e:	4598      	cmp	r8, r3
 800a650:	dc51      	bgt.n	800a6f6 <__ieee754_pow+0x136>
 800a652:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a656:	4598      	cmp	r8, r3
 800a658:	f340 84ac 	ble.w	800afb4 <__ieee754_pow+0x9f4>
 800a65c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a660:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a664:	2b14      	cmp	r3, #20
 800a666:	dd0f      	ble.n	800a688 <__ieee754_pow+0xc8>
 800a668:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a66c:	fa22 f103 	lsr.w	r1, r2, r3
 800a670:	fa01 f303 	lsl.w	r3, r1, r3
 800a674:	4293      	cmp	r3, r2
 800a676:	f040 849d 	bne.w	800afb4 <__ieee754_pow+0x9f4>
 800a67a:	f001 0101 	and.w	r1, r1, #1
 800a67e:	f1c1 0302 	rsb	r3, r1, #2
 800a682:	9304      	str	r3, [sp, #16]
 800a684:	b182      	cbz	r2, 800a6a8 <__ieee754_pow+0xe8>
 800a686:	e05f      	b.n	800a748 <__ieee754_pow+0x188>
 800a688:	2a00      	cmp	r2, #0
 800a68a:	d15b      	bne.n	800a744 <__ieee754_pow+0x184>
 800a68c:	f1c3 0314 	rsb	r3, r3, #20
 800a690:	fa48 f103 	asr.w	r1, r8, r3
 800a694:	fa01 f303 	lsl.w	r3, r1, r3
 800a698:	4543      	cmp	r3, r8
 800a69a:	f040 8488 	bne.w	800afae <__ieee754_pow+0x9ee>
 800a69e:	f001 0101 	and.w	r1, r1, #1
 800a6a2:	f1c1 0302 	rsb	r3, r1, #2
 800a6a6:	9304      	str	r3, [sp, #16]
 800a6a8:	4b5c      	ldr	r3, [pc, #368]	; (800a81c <__ieee754_pow+0x25c>)
 800a6aa:	4598      	cmp	r8, r3
 800a6ac:	d132      	bne.n	800a714 <__ieee754_pow+0x154>
 800a6ae:	f1b9 0f00 	cmp.w	r9, #0
 800a6b2:	f280 8478 	bge.w	800afa6 <__ieee754_pow+0x9e6>
 800a6b6:	4959      	ldr	r1, [pc, #356]	; (800a81c <__ieee754_pow+0x25c>)
 800a6b8:	4632      	mov	r2, r6
 800a6ba:	463b      	mov	r3, r7
 800a6bc:	2000      	movs	r0, #0
 800a6be:	f7f6 f8bd 	bl	800083c <__aeabi_ddiv>
 800a6c2:	e79c      	b.n	800a5fe <__ieee754_pow+0x3e>
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	9304      	str	r3, [sp, #16]
 800a6c8:	2a00      	cmp	r2, #0
 800a6ca:	d13d      	bne.n	800a748 <__ieee754_pow+0x188>
 800a6cc:	4b51      	ldr	r3, [pc, #324]	; (800a814 <__ieee754_pow+0x254>)
 800a6ce:	4598      	cmp	r8, r3
 800a6d0:	d1ea      	bne.n	800a6a8 <__ieee754_pow+0xe8>
 800a6d2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a6d6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a6da:	ea53 030a 	orrs.w	r3, r3, sl
 800a6de:	f000 845a 	beq.w	800af96 <__ieee754_pow+0x9d6>
 800a6e2:	4b4f      	ldr	r3, [pc, #316]	; (800a820 <__ieee754_pow+0x260>)
 800a6e4:	429c      	cmp	r4, r3
 800a6e6:	dd08      	ble.n	800a6fa <__ieee754_pow+0x13a>
 800a6e8:	f1b9 0f00 	cmp.w	r9, #0
 800a6ec:	f2c0 8457 	blt.w	800af9e <__ieee754_pow+0x9de>
 800a6f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6f4:	e783      	b.n	800a5fe <__ieee754_pow+0x3e>
 800a6f6:	2302      	movs	r3, #2
 800a6f8:	e7e5      	b.n	800a6c6 <__ieee754_pow+0x106>
 800a6fa:	f1b9 0f00 	cmp.w	r9, #0
 800a6fe:	f04f 0000 	mov.w	r0, #0
 800a702:	f04f 0100 	mov.w	r1, #0
 800a706:	f6bf af7a 	bge.w	800a5fe <__ieee754_pow+0x3e>
 800a70a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a70e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a712:	e774      	b.n	800a5fe <__ieee754_pow+0x3e>
 800a714:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800a718:	d106      	bne.n	800a728 <__ieee754_pow+0x168>
 800a71a:	4632      	mov	r2, r6
 800a71c:	463b      	mov	r3, r7
 800a71e:	4630      	mov	r0, r6
 800a720:	4639      	mov	r1, r7
 800a722:	f7f5 ff61 	bl	80005e8 <__aeabi_dmul>
 800a726:	e76a      	b.n	800a5fe <__ieee754_pow+0x3e>
 800a728:	4b3e      	ldr	r3, [pc, #248]	; (800a824 <__ieee754_pow+0x264>)
 800a72a:	4599      	cmp	r9, r3
 800a72c:	d10c      	bne.n	800a748 <__ieee754_pow+0x188>
 800a72e:	2d00      	cmp	r5, #0
 800a730:	db0a      	blt.n	800a748 <__ieee754_pow+0x188>
 800a732:	ec47 6b10 	vmov	d0, r6, r7
 800a736:	b009      	add	sp, #36	; 0x24
 800a738:	ecbd 8b06 	vpop	{d8-d10}
 800a73c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a740:	f000 bc6c 	b.w	800b01c <__ieee754_sqrt>
 800a744:	2300      	movs	r3, #0
 800a746:	9304      	str	r3, [sp, #16]
 800a748:	ec47 6b10 	vmov	d0, r6, r7
 800a74c:	f000 fd48 	bl	800b1e0 <fabs>
 800a750:	ec51 0b10 	vmov	r0, r1, d0
 800a754:	f1ba 0f00 	cmp.w	sl, #0
 800a758:	d129      	bne.n	800a7ae <__ieee754_pow+0x1ee>
 800a75a:	b124      	cbz	r4, 800a766 <__ieee754_pow+0x1a6>
 800a75c:	4b2f      	ldr	r3, [pc, #188]	; (800a81c <__ieee754_pow+0x25c>)
 800a75e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a762:	429a      	cmp	r2, r3
 800a764:	d123      	bne.n	800a7ae <__ieee754_pow+0x1ee>
 800a766:	f1b9 0f00 	cmp.w	r9, #0
 800a76a:	da05      	bge.n	800a778 <__ieee754_pow+0x1b8>
 800a76c:	4602      	mov	r2, r0
 800a76e:	460b      	mov	r3, r1
 800a770:	2000      	movs	r0, #0
 800a772:	492a      	ldr	r1, [pc, #168]	; (800a81c <__ieee754_pow+0x25c>)
 800a774:	f7f6 f862 	bl	800083c <__aeabi_ddiv>
 800a778:	2d00      	cmp	r5, #0
 800a77a:	f6bf af40 	bge.w	800a5fe <__ieee754_pow+0x3e>
 800a77e:	9b04      	ldr	r3, [sp, #16]
 800a780:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a784:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a788:	4323      	orrs	r3, r4
 800a78a:	d108      	bne.n	800a79e <__ieee754_pow+0x1de>
 800a78c:	4602      	mov	r2, r0
 800a78e:	460b      	mov	r3, r1
 800a790:	4610      	mov	r0, r2
 800a792:	4619      	mov	r1, r3
 800a794:	f7f5 fd70 	bl	8000278 <__aeabi_dsub>
 800a798:	4602      	mov	r2, r0
 800a79a:	460b      	mov	r3, r1
 800a79c:	e78f      	b.n	800a6be <__ieee754_pow+0xfe>
 800a79e:	9b04      	ldr	r3, [sp, #16]
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	f47f af2c 	bne.w	800a5fe <__ieee754_pow+0x3e>
 800a7a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	e727      	b.n	800a5fe <__ieee754_pow+0x3e>
 800a7ae:	0feb      	lsrs	r3, r5, #31
 800a7b0:	3b01      	subs	r3, #1
 800a7b2:	9306      	str	r3, [sp, #24]
 800a7b4:	9a06      	ldr	r2, [sp, #24]
 800a7b6:	9b04      	ldr	r3, [sp, #16]
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	d102      	bne.n	800a7c2 <__ieee754_pow+0x202>
 800a7bc:	4632      	mov	r2, r6
 800a7be:	463b      	mov	r3, r7
 800a7c0:	e7e6      	b.n	800a790 <__ieee754_pow+0x1d0>
 800a7c2:	4b19      	ldr	r3, [pc, #100]	; (800a828 <__ieee754_pow+0x268>)
 800a7c4:	4598      	cmp	r8, r3
 800a7c6:	f340 80fb 	ble.w	800a9c0 <__ieee754_pow+0x400>
 800a7ca:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a7ce:	4598      	cmp	r8, r3
 800a7d0:	4b13      	ldr	r3, [pc, #76]	; (800a820 <__ieee754_pow+0x260>)
 800a7d2:	dd0c      	ble.n	800a7ee <__ieee754_pow+0x22e>
 800a7d4:	429c      	cmp	r4, r3
 800a7d6:	dc0f      	bgt.n	800a7f8 <__ieee754_pow+0x238>
 800a7d8:	f1b9 0f00 	cmp.w	r9, #0
 800a7dc:	da0f      	bge.n	800a7fe <__ieee754_pow+0x23e>
 800a7de:	2000      	movs	r0, #0
 800a7e0:	b009      	add	sp, #36	; 0x24
 800a7e2:	ecbd 8b06 	vpop	{d8-d10}
 800a7e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ea:	f000 bcf0 	b.w	800b1ce <__math_oflow>
 800a7ee:	429c      	cmp	r4, r3
 800a7f0:	dbf2      	blt.n	800a7d8 <__ieee754_pow+0x218>
 800a7f2:	4b0a      	ldr	r3, [pc, #40]	; (800a81c <__ieee754_pow+0x25c>)
 800a7f4:	429c      	cmp	r4, r3
 800a7f6:	dd19      	ble.n	800a82c <__ieee754_pow+0x26c>
 800a7f8:	f1b9 0f00 	cmp.w	r9, #0
 800a7fc:	dcef      	bgt.n	800a7de <__ieee754_pow+0x21e>
 800a7fe:	2000      	movs	r0, #0
 800a800:	b009      	add	sp, #36	; 0x24
 800a802:	ecbd 8b06 	vpop	{d8-d10}
 800a806:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a80a:	f000 bcd7 	b.w	800b1bc <__math_uflow>
 800a80e:	bf00      	nop
 800a810:	fff00000 	.word	0xfff00000
 800a814:	7ff00000 	.word	0x7ff00000
 800a818:	433fffff 	.word	0x433fffff
 800a81c:	3ff00000 	.word	0x3ff00000
 800a820:	3fefffff 	.word	0x3fefffff
 800a824:	3fe00000 	.word	0x3fe00000
 800a828:	41e00000 	.word	0x41e00000
 800a82c:	4b60      	ldr	r3, [pc, #384]	; (800a9b0 <__ieee754_pow+0x3f0>)
 800a82e:	2200      	movs	r2, #0
 800a830:	f7f5 fd22 	bl	8000278 <__aeabi_dsub>
 800a834:	a354      	add	r3, pc, #336	; (adr r3, 800a988 <__ieee754_pow+0x3c8>)
 800a836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83a:	4604      	mov	r4, r0
 800a83c:	460d      	mov	r5, r1
 800a83e:	f7f5 fed3 	bl	80005e8 <__aeabi_dmul>
 800a842:	a353      	add	r3, pc, #332	; (adr r3, 800a990 <__ieee754_pow+0x3d0>)
 800a844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a848:	4606      	mov	r6, r0
 800a84a:	460f      	mov	r7, r1
 800a84c:	4620      	mov	r0, r4
 800a84e:	4629      	mov	r1, r5
 800a850:	f7f5 feca 	bl	80005e8 <__aeabi_dmul>
 800a854:	4b57      	ldr	r3, [pc, #348]	; (800a9b4 <__ieee754_pow+0x3f4>)
 800a856:	4682      	mov	sl, r0
 800a858:	468b      	mov	fp, r1
 800a85a:	2200      	movs	r2, #0
 800a85c:	4620      	mov	r0, r4
 800a85e:	4629      	mov	r1, r5
 800a860:	f7f5 fec2 	bl	80005e8 <__aeabi_dmul>
 800a864:	4602      	mov	r2, r0
 800a866:	460b      	mov	r3, r1
 800a868:	a14b      	add	r1, pc, #300	; (adr r1, 800a998 <__ieee754_pow+0x3d8>)
 800a86a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a86e:	f7f5 fd03 	bl	8000278 <__aeabi_dsub>
 800a872:	4622      	mov	r2, r4
 800a874:	462b      	mov	r3, r5
 800a876:	f7f5 feb7 	bl	80005e8 <__aeabi_dmul>
 800a87a:	4602      	mov	r2, r0
 800a87c:	460b      	mov	r3, r1
 800a87e:	2000      	movs	r0, #0
 800a880:	494d      	ldr	r1, [pc, #308]	; (800a9b8 <__ieee754_pow+0x3f8>)
 800a882:	f7f5 fcf9 	bl	8000278 <__aeabi_dsub>
 800a886:	4622      	mov	r2, r4
 800a888:	4680      	mov	r8, r0
 800a88a:	4689      	mov	r9, r1
 800a88c:	462b      	mov	r3, r5
 800a88e:	4620      	mov	r0, r4
 800a890:	4629      	mov	r1, r5
 800a892:	f7f5 fea9 	bl	80005e8 <__aeabi_dmul>
 800a896:	4602      	mov	r2, r0
 800a898:	460b      	mov	r3, r1
 800a89a:	4640      	mov	r0, r8
 800a89c:	4649      	mov	r1, r9
 800a89e:	f7f5 fea3 	bl	80005e8 <__aeabi_dmul>
 800a8a2:	a33f      	add	r3, pc, #252	; (adr r3, 800a9a0 <__ieee754_pow+0x3e0>)
 800a8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a8:	f7f5 fe9e 	bl	80005e8 <__aeabi_dmul>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4650      	mov	r0, sl
 800a8b2:	4659      	mov	r1, fp
 800a8b4:	f7f5 fce0 	bl	8000278 <__aeabi_dsub>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	460b      	mov	r3, r1
 800a8bc:	4680      	mov	r8, r0
 800a8be:	4689      	mov	r9, r1
 800a8c0:	4630      	mov	r0, r6
 800a8c2:	4639      	mov	r1, r7
 800a8c4:	f7f5 fcda 	bl	800027c <__adddf3>
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	4632      	mov	r2, r6
 800a8cc:	463b      	mov	r3, r7
 800a8ce:	4604      	mov	r4, r0
 800a8d0:	460d      	mov	r5, r1
 800a8d2:	f7f5 fcd1 	bl	8000278 <__aeabi_dsub>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	4640      	mov	r0, r8
 800a8dc:	4649      	mov	r1, r9
 800a8de:	f7f5 fccb 	bl	8000278 <__aeabi_dsub>
 800a8e2:	9b04      	ldr	r3, [sp, #16]
 800a8e4:	9a06      	ldr	r2, [sp, #24]
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	4682      	mov	sl, r0
 800a8ec:	468b      	mov	fp, r1
 800a8ee:	f040 81e7 	bne.w	800acc0 <__ieee754_pow+0x700>
 800a8f2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a9a8 <__ieee754_pow+0x3e8>
 800a8f6:	eeb0 8a47 	vmov.f32	s16, s14
 800a8fa:	eef0 8a67 	vmov.f32	s17, s15
 800a8fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a902:	2600      	movs	r6, #0
 800a904:	4632      	mov	r2, r6
 800a906:	463b      	mov	r3, r7
 800a908:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a90c:	f7f5 fcb4 	bl	8000278 <__aeabi_dsub>
 800a910:	4622      	mov	r2, r4
 800a912:	462b      	mov	r3, r5
 800a914:	f7f5 fe68 	bl	80005e8 <__aeabi_dmul>
 800a918:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a91c:	4680      	mov	r8, r0
 800a91e:	4689      	mov	r9, r1
 800a920:	4650      	mov	r0, sl
 800a922:	4659      	mov	r1, fp
 800a924:	f7f5 fe60 	bl	80005e8 <__aeabi_dmul>
 800a928:	4602      	mov	r2, r0
 800a92a:	460b      	mov	r3, r1
 800a92c:	4640      	mov	r0, r8
 800a92e:	4649      	mov	r1, r9
 800a930:	f7f5 fca4 	bl	800027c <__adddf3>
 800a934:	4632      	mov	r2, r6
 800a936:	463b      	mov	r3, r7
 800a938:	4680      	mov	r8, r0
 800a93a:	4689      	mov	r9, r1
 800a93c:	4620      	mov	r0, r4
 800a93e:	4629      	mov	r1, r5
 800a940:	f7f5 fe52 	bl	80005e8 <__aeabi_dmul>
 800a944:	460b      	mov	r3, r1
 800a946:	4604      	mov	r4, r0
 800a948:	460d      	mov	r5, r1
 800a94a:	4602      	mov	r2, r0
 800a94c:	4649      	mov	r1, r9
 800a94e:	4640      	mov	r0, r8
 800a950:	f7f5 fc94 	bl	800027c <__adddf3>
 800a954:	4b19      	ldr	r3, [pc, #100]	; (800a9bc <__ieee754_pow+0x3fc>)
 800a956:	4299      	cmp	r1, r3
 800a958:	ec45 4b19 	vmov	d9, r4, r5
 800a95c:	4606      	mov	r6, r0
 800a95e:	460f      	mov	r7, r1
 800a960:	468b      	mov	fp, r1
 800a962:	f340 82f1 	ble.w	800af48 <__ieee754_pow+0x988>
 800a966:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a96a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a96e:	4303      	orrs	r3, r0
 800a970:	f000 81e4 	beq.w	800ad3c <__ieee754_pow+0x77c>
 800a974:	ec51 0b18 	vmov	r0, r1, d8
 800a978:	2200      	movs	r2, #0
 800a97a:	2300      	movs	r3, #0
 800a97c:	f7f6 f8a6 	bl	8000acc <__aeabi_dcmplt>
 800a980:	3800      	subs	r0, #0
 800a982:	bf18      	it	ne
 800a984:	2001      	movne	r0, #1
 800a986:	e72b      	b.n	800a7e0 <__ieee754_pow+0x220>
 800a988:	60000000 	.word	0x60000000
 800a98c:	3ff71547 	.word	0x3ff71547
 800a990:	f85ddf44 	.word	0xf85ddf44
 800a994:	3e54ae0b 	.word	0x3e54ae0b
 800a998:	55555555 	.word	0x55555555
 800a99c:	3fd55555 	.word	0x3fd55555
 800a9a0:	652b82fe 	.word	0x652b82fe
 800a9a4:	3ff71547 	.word	0x3ff71547
 800a9a8:	00000000 	.word	0x00000000
 800a9ac:	bff00000 	.word	0xbff00000
 800a9b0:	3ff00000 	.word	0x3ff00000
 800a9b4:	3fd00000 	.word	0x3fd00000
 800a9b8:	3fe00000 	.word	0x3fe00000
 800a9bc:	408fffff 	.word	0x408fffff
 800a9c0:	4bd5      	ldr	r3, [pc, #852]	; (800ad18 <__ieee754_pow+0x758>)
 800a9c2:	402b      	ands	r3, r5
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	b92b      	cbnz	r3, 800a9d4 <__ieee754_pow+0x414>
 800a9c8:	4bd4      	ldr	r3, [pc, #848]	; (800ad1c <__ieee754_pow+0x75c>)
 800a9ca:	f7f5 fe0d 	bl	80005e8 <__aeabi_dmul>
 800a9ce:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a9d2:	460c      	mov	r4, r1
 800a9d4:	1523      	asrs	r3, r4, #20
 800a9d6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a9da:	4413      	add	r3, r2
 800a9dc:	9305      	str	r3, [sp, #20]
 800a9de:	4bd0      	ldr	r3, [pc, #832]	; (800ad20 <__ieee754_pow+0x760>)
 800a9e0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a9e4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a9e8:	429c      	cmp	r4, r3
 800a9ea:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a9ee:	dd08      	ble.n	800aa02 <__ieee754_pow+0x442>
 800a9f0:	4bcc      	ldr	r3, [pc, #816]	; (800ad24 <__ieee754_pow+0x764>)
 800a9f2:	429c      	cmp	r4, r3
 800a9f4:	f340 8162 	ble.w	800acbc <__ieee754_pow+0x6fc>
 800a9f8:	9b05      	ldr	r3, [sp, #20]
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	9305      	str	r3, [sp, #20]
 800a9fe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800aa02:	2400      	movs	r4, #0
 800aa04:	00e3      	lsls	r3, r4, #3
 800aa06:	9307      	str	r3, [sp, #28]
 800aa08:	4bc7      	ldr	r3, [pc, #796]	; (800ad28 <__ieee754_pow+0x768>)
 800aa0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aa0e:	ed93 7b00 	vldr	d7, [r3]
 800aa12:	4629      	mov	r1, r5
 800aa14:	ec53 2b17 	vmov	r2, r3, d7
 800aa18:	eeb0 9a47 	vmov.f32	s18, s14
 800aa1c:	eef0 9a67 	vmov.f32	s19, s15
 800aa20:	4682      	mov	sl, r0
 800aa22:	f7f5 fc29 	bl	8000278 <__aeabi_dsub>
 800aa26:	4652      	mov	r2, sl
 800aa28:	4606      	mov	r6, r0
 800aa2a:	460f      	mov	r7, r1
 800aa2c:	462b      	mov	r3, r5
 800aa2e:	ec51 0b19 	vmov	r0, r1, d9
 800aa32:	f7f5 fc23 	bl	800027c <__adddf3>
 800aa36:	4602      	mov	r2, r0
 800aa38:	460b      	mov	r3, r1
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	49bb      	ldr	r1, [pc, #748]	; (800ad2c <__ieee754_pow+0x76c>)
 800aa3e:	f7f5 fefd 	bl	800083c <__aeabi_ddiv>
 800aa42:	ec41 0b1a 	vmov	d10, r0, r1
 800aa46:	4602      	mov	r2, r0
 800aa48:	460b      	mov	r3, r1
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	4639      	mov	r1, r7
 800aa4e:	f7f5 fdcb 	bl	80005e8 <__aeabi_dmul>
 800aa52:	2300      	movs	r3, #0
 800aa54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa58:	9302      	str	r3, [sp, #8]
 800aa5a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800aa5e:	46ab      	mov	fp, r5
 800aa60:	106d      	asrs	r5, r5, #1
 800aa62:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800aa66:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800aa6a:	ec41 0b18 	vmov	d8, r0, r1
 800aa6e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800aa72:	2200      	movs	r2, #0
 800aa74:	4640      	mov	r0, r8
 800aa76:	4649      	mov	r1, r9
 800aa78:	4614      	mov	r4, r2
 800aa7a:	461d      	mov	r5, r3
 800aa7c:	f7f5 fdb4 	bl	80005e8 <__aeabi_dmul>
 800aa80:	4602      	mov	r2, r0
 800aa82:	460b      	mov	r3, r1
 800aa84:	4630      	mov	r0, r6
 800aa86:	4639      	mov	r1, r7
 800aa88:	f7f5 fbf6 	bl	8000278 <__aeabi_dsub>
 800aa8c:	ec53 2b19 	vmov	r2, r3, d9
 800aa90:	4606      	mov	r6, r0
 800aa92:	460f      	mov	r7, r1
 800aa94:	4620      	mov	r0, r4
 800aa96:	4629      	mov	r1, r5
 800aa98:	f7f5 fbee 	bl	8000278 <__aeabi_dsub>
 800aa9c:	4602      	mov	r2, r0
 800aa9e:	460b      	mov	r3, r1
 800aaa0:	4650      	mov	r0, sl
 800aaa2:	4659      	mov	r1, fp
 800aaa4:	f7f5 fbe8 	bl	8000278 <__aeabi_dsub>
 800aaa8:	4642      	mov	r2, r8
 800aaaa:	464b      	mov	r3, r9
 800aaac:	f7f5 fd9c 	bl	80005e8 <__aeabi_dmul>
 800aab0:	4602      	mov	r2, r0
 800aab2:	460b      	mov	r3, r1
 800aab4:	4630      	mov	r0, r6
 800aab6:	4639      	mov	r1, r7
 800aab8:	f7f5 fbde 	bl	8000278 <__aeabi_dsub>
 800aabc:	ec53 2b1a 	vmov	r2, r3, d10
 800aac0:	f7f5 fd92 	bl	80005e8 <__aeabi_dmul>
 800aac4:	ec53 2b18 	vmov	r2, r3, d8
 800aac8:	ec41 0b19 	vmov	d9, r0, r1
 800aacc:	ec51 0b18 	vmov	r0, r1, d8
 800aad0:	f7f5 fd8a 	bl	80005e8 <__aeabi_dmul>
 800aad4:	a37c      	add	r3, pc, #496	; (adr r3, 800acc8 <__ieee754_pow+0x708>)
 800aad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aada:	4604      	mov	r4, r0
 800aadc:	460d      	mov	r5, r1
 800aade:	f7f5 fd83 	bl	80005e8 <__aeabi_dmul>
 800aae2:	a37b      	add	r3, pc, #492	; (adr r3, 800acd0 <__ieee754_pow+0x710>)
 800aae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae8:	f7f5 fbc8 	bl	800027c <__adddf3>
 800aaec:	4622      	mov	r2, r4
 800aaee:	462b      	mov	r3, r5
 800aaf0:	f7f5 fd7a 	bl	80005e8 <__aeabi_dmul>
 800aaf4:	a378      	add	r3, pc, #480	; (adr r3, 800acd8 <__ieee754_pow+0x718>)
 800aaf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafa:	f7f5 fbbf 	bl	800027c <__adddf3>
 800aafe:	4622      	mov	r2, r4
 800ab00:	462b      	mov	r3, r5
 800ab02:	f7f5 fd71 	bl	80005e8 <__aeabi_dmul>
 800ab06:	a376      	add	r3, pc, #472	; (adr r3, 800ace0 <__ieee754_pow+0x720>)
 800ab08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0c:	f7f5 fbb6 	bl	800027c <__adddf3>
 800ab10:	4622      	mov	r2, r4
 800ab12:	462b      	mov	r3, r5
 800ab14:	f7f5 fd68 	bl	80005e8 <__aeabi_dmul>
 800ab18:	a373      	add	r3, pc, #460	; (adr r3, 800ace8 <__ieee754_pow+0x728>)
 800ab1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab1e:	f7f5 fbad 	bl	800027c <__adddf3>
 800ab22:	4622      	mov	r2, r4
 800ab24:	462b      	mov	r3, r5
 800ab26:	f7f5 fd5f 	bl	80005e8 <__aeabi_dmul>
 800ab2a:	a371      	add	r3, pc, #452	; (adr r3, 800acf0 <__ieee754_pow+0x730>)
 800ab2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab30:	f7f5 fba4 	bl	800027c <__adddf3>
 800ab34:	4622      	mov	r2, r4
 800ab36:	4606      	mov	r6, r0
 800ab38:	460f      	mov	r7, r1
 800ab3a:	462b      	mov	r3, r5
 800ab3c:	4620      	mov	r0, r4
 800ab3e:	4629      	mov	r1, r5
 800ab40:	f7f5 fd52 	bl	80005e8 <__aeabi_dmul>
 800ab44:	4602      	mov	r2, r0
 800ab46:	460b      	mov	r3, r1
 800ab48:	4630      	mov	r0, r6
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	f7f5 fd4c 	bl	80005e8 <__aeabi_dmul>
 800ab50:	4642      	mov	r2, r8
 800ab52:	4604      	mov	r4, r0
 800ab54:	460d      	mov	r5, r1
 800ab56:	464b      	mov	r3, r9
 800ab58:	ec51 0b18 	vmov	r0, r1, d8
 800ab5c:	f7f5 fb8e 	bl	800027c <__adddf3>
 800ab60:	ec53 2b19 	vmov	r2, r3, d9
 800ab64:	f7f5 fd40 	bl	80005e8 <__aeabi_dmul>
 800ab68:	4622      	mov	r2, r4
 800ab6a:	462b      	mov	r3, r5
 800ab6c:	f7f5 fb86 	bl	800027c <__adddf3>
 800ab70:	4642      	mov	r2, r8
 800ab72:	4682      	mov	sl, r0
 800ab74:	468b      	mov	fp, r1
 800ab76:	464b      	mov	r3, r9
 800ab78:	4640      	mov	r0, r8
 800ab7a:	4649      	mov	r1, r9
 800ab7c:	f7f5 fd34 	bl	80005e8 <__aeabi_dmul>
 800ab80:	4b6b      	ldr	r3, [pc, #428]	; (800ad30 <__ieee754_pow+0x770>)
 800ab82:	2200      	movs	r2, #0
 800ab84:	4606      	mov	r6, r0
 800ab86:	460f      	mov	r7, r1
 800ab88:	f7f5 fb78 	bl	800027c <__adddf3>
 800ab8c:	4652      	mov	r2, sl
 800ab8e:	465b      	mov	r3, fp
 800ab90:	f7f5 fb74 	bl	800027c <__adddf3>
 800ab94:	2000      	movs	r0, #0
 800ab96:	4604      	mov	r4, r0
 800ab98:	460d      	mov	r5, r1
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	460b      	mov	r3, r1
 800ab9e:	4640      	mov	r0, r8
 800aba0:	4649      	mov	r1, r9
 800aba2:	f7f5 fd21 	bl	80005e8 <__aeabi_dmul>
 800aba6:	4b62      	ldr	r3, [pc, #392]	; (800ad30 <__ieee754_pow+0x770>)
 800aba8:	4680      	mov	r8, r0
 800abaa:	4689      	mov	r9, r1
 800abac:	2200      	movs	r2, #0
 800abae:	4620      	mov	r0, r4
 800abb0:	4629      	mov	r1, r5
 800abb2:	f7f5 fb61 	bl	8000278 <__aeabi_dsub>
 800abb6:	4632      	mov	r2, r6
 800abb8:	463b      	mov	r3, r7
 800abba:	f7f5 fb5d 	bl	8000278 <__aeabi_dsub>
 800abbe:	4602      	mov	r2, r0
 800abc0:	460b      	mov	r3, r1
 800abc2:	4650      	mov	r0, sl
 800abc4:	4659      	mov	r1, fp
 800abc6:	f7f5 fb57 	bl	8000278 <__aeabi_dsub>
 800abca:	ec53 2b18 	vmov	r2, r3, d8
 800abce:	f7f5 fd0b 	bl	80005e8 <__aeabi_dmul>
 800abd2:	4622      	mov	r2, r4
 800abd4:	4606      	mov	r6, r0
 800abd6:	460f      	mov	r7, r1
 800abd8:	462b      	mov	r3, r5
 800abda:	ec51 0b19 	vmov	r0, r1, d9
 800abde:	f7f5 fd03 	bl	80005e8 <__aeabi_dmul>
 800abe2:	4602      	mov	r2, r0
 800abe4:	460b      	mov	r3, r1
 800abe6:	4630      	mov	r0, r6
 800abe8:	4639      	mov	r1, r7
 800abea:	f7f5 fb47 	bl	800027c <__adddf3>
 800abee:	4606      	mov	r6, r0
 800abf0:	460f      	mov	r7, r1
 800abf2:	4602      	mov	r2, r0
 800abf4:	460b      	mov	r3, r1
 800abf6:	4640      	mov	r0, r8
 800abf8:	4649      	mov	r1, r9
 800abfa:	f7f5 fb3f 	bl	800027c <__adddf3>
 800abfe:	a33e      	add	r3, pc, #248	; (adr r3, 800acf8 <__ieee754_pow+0x738>)
 800ac00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac04:	2000      	movs	r0, #0
 800ac06:	4604      	mov	r4, r0
 800ac08:	460d      	mov	r5, r1
 800ac0a:	f7f5 fced 	bl	80005e8 <__aeabi_dmul>
 800ac0e:	4642      	mov	r2, r8
 800ac10:	ec41 0b18 	vmov	d8, r0, r1
 800ac14:	464b      	mov	r3, r9
 800ac16:	4620      	mov	r0, r4
 800ac18:	4629      	mov	r1, r5
 800ac1a:	f7f5 fb2d 	bl	8000278 <__aeabi_dsub>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	460b      	mov	r3, r1
 800ac22:	4630      	mov	r0, r6
 800ac24:	4639      	mov	r1, r7
 800ac26:	f7f5 fb27 	bl	8000278 <__aeabi_dsub>
 800ac2a:	a335      	add	r3, pc, #212	; (adr r3, 800ad00 <__ieee754_pow+0x740>)
 800ac2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac30:	f7f5 fcda 	bl	80005e8 <__aeabi_dmul>
 800ac34:	a334      	add	r3, pc, #208	; (adr r3, 800ad08 <__ieee754_pow+0x748>)
 800ac36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac3a:	4606      	mov	r6, r0
 800ac3c:	460f      	mov	r7, r1
 800ac3e:	4620      	mov	r0, r4
 800ac40:	4629      	mov	r1, r5
 800ac42:	f7f5 fcd1 	bl	80005e8 <__aeabi_dmul>
 800ac46:	4602      	mov	r2, r0
 800ac48:	460b      	mov	r3, r1
 800ac4a:	4630      	mov	r0, r6
 800ac4c:	4639      	mov	r1, r7
 800ac4e:	f7f5 fb15 	bl	800027c <__adddf3>
 800ac52:	9a07      	ldr	r2, [sp, #28]
 800ac54:	4b37      	ldr	r3, [pc, #220]	; (800ad34 <__ieee754_pow+0x774>)
 800ac56:	4413      	add	r3, r2
 800ac58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5c:	f7f5 fb0e 	bl	800027c <__adddf3>
 800ac60:	4682      	mov	sl, r0
 800ac62:	9805      	ldr	r0, [sp, #20]
 800ac64:	468b      	mov	fp, r1
 800ac66:	f7f5 fc55 	bl	8000514 <__aeabi_i2d>
 800ac6a:	9a07      	ldr	r2, [sp, #28]
 800ac6c:	4b32      	ldr	r3, [pc, #200]	; (800ad38 <__ieee754_pow+0x778>)
 800ac6e:	4413      	add	r3, r2
 800ac70:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac74:	4606      	mov	r6, r0
 800ac76:	460f      	mov	r7, r1
 800ac78:	4652      	mov	r2, sl
 800ac7a:	465b      	mov	r3, fp
 800ac7c:	ec51 0b18 	vmov	r0, r1, d8
 800ac80:	f7f5 fafc 	bl	800027c <__adddf3>
 800ac84:	4642      	mov	r2, r8
 800ac86:	464b      	mov	r3, r9
 800ac88:	f7f5 faf8 	bl	800027c <__adddf3>
 800ac8c:	4632      	mov	r2, r6
 800ac8e:	463b      	mov	r3, r7
 800ac90:	f7f5 faf4 	bl	800027c <__adddf3>
 800ac94:	2000      	movs	r0, #0
 800ac96:	4632      	mov	r2, r6
 800ac98:	463b      	mov	r3, r7
 800ac9a:	4604      	mov	r4, r0
 800ac9c:	460d      	mov	r5, r1
 800ac9e:	f7f5 faeb 	bl	8000278 <__aeabi_dsub>
 800aca2:	4642      	mov	r2, r8
 800aca4:	464b      	mov	r3, r9
 800aca6:	f7f5 fae7 	bl	8000278 <__aeabi_dsub>
 800acaa:	ec53 2b18 	vmov	r2, r3, d8
 800acae:	f7f5 fae3 	bl	8000278 <__aeabi_dsub>
 800acb2:	4602      	mov	r2, r0
 800acb4:	460b      	mov	r3, r1
 800acb6:	4650      	mov	r0, sl
 800acb8:	4659      	mov	r1, fp
 800acba:	e610      	b.n	800a8de <__ieee754_pow+0x31e>
 800acbc:	2401      	movs	r4, #1
 800acbe:	e6a1      	b.n	800aa04 <__ieee754_pow+0x444>
 800acc0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800ad10 <__ieee754_pow+0x750>
 800acc4:	e617      	b.n	800a8f6 <__ieee754_pow+0x336>
 800acc6:	bf00      	nop
 800acc8:	4a454eef 	.word	0x4a454eef
 800accc:	3fca7e28 	.word	0x3fca7e28
 800acd0:	93c9db65 	.word	0x93c9db65
 800acd4:	3fcd864a 	.word	0x3fcd864a
 800acd8:	a91d4101 	.word	0xa91d4101
 800acdc:	3fd17460 	.word	0x3fd17460
 800ace0:	518f264d 	.word	0x518f264d
 800ace4:	3fd55555 	.word	0x3fd55555
 800ace8:	db6fabff 	.word	0xdb6fabff
 800acec:	3fdb6db6 	.word	0x3fdb6db6
 800acf0:	33333303 	.word	0x33333303
 800acf4:	3fe33333 	.word	0x3fe33333
 800acf8:	e0000000 	.word	0xe0000000
 800acfc:	3feec709 	.word	0x3feec709
 800ad00:	dc3a03fd 	.word	0xdc3a03fd
 800ad04:	3feec709 	.word	0x3feec709
 800ad08:	145b01f5 	.word	0x145b01f5
 800ad0c:	be3e2fe0 	.word	0xbe3e2fe0
 800ad10:	00000000 	.word	0x00000000
 800ad14:	3ff00000 	.word	0x3ff00000
 800ad18:	7ff00000 	.word	0x7ff00000
 800ad1c:	43400000 	.word	0x43400000
 800ad20:	0003988e 	.word	0x0003988e
 800ad24:	000bb679 	.word	0x000bb679
 800ad28:	0800b760 	.word	0x0800b760
 800ad2c:	3ff00000 	.word	0x3ff00000
 800ad30:	40080000 	.word	0x40080000
 800ad34:	0800b780 	.word	0x0800b780
 800ad38:	0800b770 	.word	0x0800b770
 800ad3c:	a3b5      	add	r3, pc, #724	; (adr r3, 800b014 <__ieee754_pow+0xa54>)
 800ad3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad42:	4640      	mov	r0, r8
 800ad44:	4649      	mov	r1, r9
 800ad46:	f7f5 fa99 	bl	800027c <__adddf3>
 800ad4a:	4622      	mov	r2, r4
 800ad4c:	ec41 0b1a 	vmov	d10, r0, r1
 800ad50:	462b      	mov	r3, r5
 800ad52:	4630      	mov	r0, r6
 800ad54:	4639      	mov	r1, r7
 800ad56:	f7f5 fa8f 	bl	8000278 <__aeabi_dsub>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	460b      	mov	r3, r1
 800ad5e:	ec51 0b1a 	vmov	r0, r1, d10
 800ad62:	f7f5 fed1 	bl	8000b08 <__aeabi_dcmpgt>
 800ad66:	2800      	cmp	r0, #0
 800ad68:	f47f ae04 	bne.w	800a974 <__ieee754_pow+0x3b4>
 800ad6c:	4aa4      	ldr	r2, [pc, #656]	; (800b000 <__ieee754_pow+0xa40>)
 800ad6e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ad72:	4293      	cmp	r3, r2
 800ad74:	f340 8108 	ble.w	800af88 <__ieee754_pow+0x9c8>
 800ad78:	151b      	asrs	r3, r3, #20
 800ad7a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ad7e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ad82:	fa4a f303 	asr.w	r3, sl, r3
 800ad86:	445b      	add	r3, fp
 800ad88:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ad8c:	4e9d      	ldr	r6, [pc, #628]	; (800b004 <__ieee754_pow+0xa44>)
 800ad8e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ad92:	4116      	asrs	r6, r2
 800ad94:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ad98:	2000      	movs	r0, #0
 800ad9a:	ea23 0106 	bic.w	r1, r3, r6
 800ad9e:	f1c2 0214 	rsb	r2, r2, #20
 800ada2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ada6:	fa4a fa02 	asr.w	sl, sl, r2
 800adaa:	f1bb 0f00 	cmp.w	fp, #0
 800adae:	4602      	mov	r2, r0
 800adb0:	460b      	mov	r3, r1
 800adb2:	4620      	mov	r0, r4
 800adb4:	4629      	mov	r1, r5
 800adb6:	bfb8      	it	lt
 800adb8:	f1ca 0a00 	rsblt	sl, sl, #0
 800adbc:	f7f5 fa5c 	bl	8000278 <__aeabi_dsub>
 800adc0:	ec41 0b19 	vmov	d9, r0, r1
 800adc4:	4642      	mov	r2, r8
 800adc6:	464b      	mov	r3, r9
 800adc8:	ec51 0b19 	vmov	r0, r1, d9
 800adcc:	f7f5 fa56 	bl	800027c <__adddf3>
 800add0:	a37b      	add	r3, pc, #492	; (adr r3, 800afc0 <__ieee754_pow+0xa00>)
 800add2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add6:	2000      	movs	r0, #0
 800add8:	4604      	mov	r4, r0
 800adda:	460d      	mov	r5, r1
 800addc:	f7f5 fc04 	bl	80005e8 <__aeabi_dmul>
 800ade0:	ec53 2b19 	vmov	r2, r3, d9
 800ade4:	4606      	mov	r6, r0
 800ade6:	460f      	mov	r7, r1
 800ade8:	4620      	mov	r0, r4
 800adea:	4629      	mov	r1, r5
 800adec:	f7f5 fa44 	bl	8000278 <__aeabi_dsub>
 800adf0:	4602      	mov	r2, r0
 800adf2:	460b      	mov	r3, r1
 800adf4:	4640      	mov	r0, r8
 800adf6:	4649      	mov	r1, r9
 800adf8:	f7f5 fa3e 	bl	8000278 <__aeabi_dsub>
 800adfc:	a372      	add	r3, pc, #456	; (adr r3, 800afc8 <__ieee754_pow+0xa08>)
 800adfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae02:	f7f5 fbf1 	bl	80005e8 <__aeabi_dmul>
 800ae06:	a372      	add	r3, pc, #456	; (adr r3, 800afd0 <__ieee754_pow+0xa10>)
 800ae08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae0c:	4680      	mov	r8, r0
 800ae0e:	4689      	mov	r9, r1
 800ae10:	4620      	mov	r0, r4
 800ae12:	4629      	mov	r1, r5
 800ae14:	f7f5 fbe8 	bl	80005e8 <__aeabi_dmul>
 800ae18:	4602      	mov	r2, r0
 800ae1a:	460b      	mov	r3, r1
 800ae1c:	4640      	mov	r0, r8
 800ae1e:	4649      	mov	r1, r9
 800ae20:	f7f5 fa2c 	bl	800027c <__adddf3>
 800ae24:	4604      	mov	r4, r0
 800ae26:	460d      	mov	r5, r1
 800ae28:	4602      	mov	r2, r0
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	4639      	mov	r1, r7
 800ae30:	f7f5 fa24 	bl	800027c <__adddf3>
 800ae34:	4632      	mov	r2, r6
 800ae36:	463b      	mov	r3, r7
 800ae38:	4680      	mov	r8, r0
 800ae3a:	4689      	mov	r9, r1
 800ae3c:	f7f5 fa1c 	bl	8000278 <__aeabi_dsub>
 800ae40:	4602      	mov	r2, r0
 800ae42:	460b      	mov	r3, r1
 800ae44:	4620      	mov	r0, r4
 800ae46:	4629      	mov	r1, r5
 800ae48:	f7f5 fa16 	bl	8000278 <__aeabi_dsub>
 800ae4c:	4642      	mov	r2, r8
 800ae4e:	4606      	mov	r6, r0
 800ae50:	460f      	mov	r7, r1
 800ae52:	464b      	mov	r3, r9
 800ae54:	4640      	mov	r0, r8
 800ae56:	4649      	mov	r1, r9
 800ae58:	f7f5 fbc6 	bl	80005e8 <__aeabi_dmul>
 800ae5c:	a35e      	add	r3, pc, #376	; (adr r3, 800afd8 <__ieee754_pow+0xa18>)
 800ae5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae62:	4604      	mov	r4, r0
 800ae64:	460d      	mov	r5, r1
 800ae66:	f7f5 fbbf 	bl	80005e8 <__aeabi_dmul>
 800ae6a:	a35d      	add	r3, pc, #372	; (adr r3, 800afe0 <__ieee754_pow+0xa20>)
 800ae6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae70:	f7f5 fa02 	bl	8000278 <__aeabi_dsub>
 800ae74:	4622      	mov	r2, r4
 800ae76:	462b      	mov	r3, r5
 800ae78:	f7f5 fbb6 	bl	80005e8 <__aeabi_dmul>
 800ae7c:	a35a      	add	r3, pc, #360	; (adr r3, 800afe8 <__ieee754_pow+0xa28>)
 800ae7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae82:	f7f5 f9fb 	bl	800027c <__adddf3>
 800ae86:	4622      	mov	r2, r4
 800ae88:	462b      	mov	r3, r5
 800ae8a:	f7f5 fbad 	bl	80005e8 <__aeabi_dmul>
 800ae8e:	a358      	add	r3, pc, #352	; (adr r3, 800aff0 <__ieee754_pow+0xa30>)
 800ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae94:	f7f5 f9f0 	bl	8000278 <__aeabi_dsub>
 800ae98:	4622      	mov	r2, r4
 800ae9a:	462b      	mov	r3, r5
 800ae9c:	f7f5 fba4 	bl	80005e8 <__aeabi_dmul>
 800aea0:	a355      	add	r3, pc, #340	; (adr r3, 800aff8 <__ieee754_pow+0xa38>)
 800aea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea6:	f7f5 f9e9 	bl	800027c <__adddf3>
 800aeaa:	4622      	mov	r2, r4
 800aeac:	462b      	mov	r3, r5
 800aeae:	f7f5 fb9b 	bl	80005e8 <__aeabi_dmul>
 800aeb2:	4602      	mov	r2, r0
 800aeb4:	460b      	mov	r3, r1
 800aeb6:	4640      	mov	r0, r8
 800aeb8:	4649      	mov	r1, r9
 800aeba:	f7f5 f9dd 	bl	8000278 <__aeabi_dsub>
 800aebe:	4604      	mov	r4, r0
 800aec0:	460d      	mov	r5, r1
 800aec2:	4602      	mov	r2, r0
 800aec4:	460b      	mov	r3, r1
 800aec6:	4640      	mov	r0, r8
 800aec8:	4649      	mov	r1, r9
 800aeca:	f7f5 fb8d 	bl	80005e8 <__aeabi_dmul>
 800aece:	2200      	movs	r2, #0
 800aed0:	ec41 0b19 	vmov	d9, r0, r1
 800aed4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aed8:	4620      	mov	r0, r4
 800aeda:	4629      	mov	r1, r5
 800aedc:	f7f5 f9cc 	bl	8000278 <__aeabi_dsub>
 800aee0:	4602      	mov	r2, r0
 800aee2:	460b      	mov	r3, r1
 800aee4:	ec51 0b19 	vmov	r0, r1, d9
 800aee8:	f7f5 fca8 	bl	800083c <__aeabi_ddiv>
 800aeec:	4632      	mov	r2, r6
 800aeee:	4604      	mov	r4, r0
 800aef0:	460d      	mov	r5, r1
 800aef2:	463b      	mov	r3, r7
 800aef4:	4640      	mov	r0, r8
 800aef6:	4649      	mov	r1, r9
 800aef8:	f7f5 fb76 	bl	80005e8 <__aeabi_dmul>
 800aefc:	4632      	mov	r2, r6
 800aefe:	463b      	mov	r3, r7
 800af00:	f7f5 f9bc 	bl	800027c <__adddf3>
 800af04:	4602      	mov	r2, r0
 800af06:	460b      	mov	r3, r1
 800af08:	4620      	mov	r0, r4
 800af0a:	4629      	mov	r1, r5
 800af0c:	f7f5 f9b4 	bl	8000278 <__aeabi_dsub>
 800af10:	4642      	mov	r2, r8
 800af12:	464b      	mov	r3, r9
 800af14:	f7f5 f9b0 	bl	8000278 <__aeabi_dsub>
 800af18:	460b      	mov	r3, r1
 800af1a:	4602      	mov	r2, r0
 800af1c:	493a      	ldr	r1, [pc, #232]	; (800b008 <__ieee754_pow+0xa48>)
 800af1e:	2000      	movs	r0, #0
 800af20:	f7f5 f9aa 	bl	8000278 <__aeabi_dsub>
 800af24:	ec41 0b10 	vmov	d0, r0, r1
 800af28:	ee10 3a90 	vmov	r3, s1
 800af2c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800af30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800af34:	da2b      	bge.n	800af8e <__ieee754_pow+0x9ce>
 800af36:	4650      	mov	r0, sl
 800af38:	f000 f966 	bl	800b208 <scalbn>
 800af3c:	ec51 0b10 	vmov	r0, r1, d0
 800af40:	ec53 2b18 	vmov	r2, r3, d8
 800af44:	f7ff bbed 	b.w	800a722 <__ieee754_pow+0x162>
 800af48:	4b30      	ldr	r3, [pc, #192]	; (800b00c <__ieee754_pow+0xa4c>)
 800af4a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800af4e:	429e      	cmp	r6, r3
 800af50:	f77f af0c 	ble.w	800ad6c <__ieee754_pow+0x7ac>
 800af54:	4b2e      	ldr	r3, [pc, #184]	; (800b010 <__ieee754_pow+0xa50>)
 800af56:	440b      	add	r3, r1
 800af58:	4303      	orrs	r3, r0
 800af5a:	d009      	beq.n	800af70 <__ieee754_pow+0x9b0>
 800af5c:	ec51 0b18 	vmov	r0, r1, d8
 800af60:	2200      	movs	r2, #0
 800af62:	2300      	movs	r3, #0
 800af64:	f7f5 fdb2 	bl	8000acc <__aeabi_dcmplt>
 800af68:	3800      	subs	r0, #0
 800af6a:	bf18      	it	ne
 800af6c:	2001      	movne	r0, #1
 800af6e:	e447      	b.n	800a800 <__ieee754_pow+0x240>
 800af70:	4622      	mov	r2, r4
 800af72:	462b      	mov	r3, r5
 800af74:	f7f5 f980 	bl	8000278 <__aeabi_dsub>
 800af78:	4642      	mov	r2, r8
 800af7a:	464b      	mov	r3, r9
 800af7c:	f7f5 fdba 	bl	8000af4 <__aeabi_dcmpge>
 800af80:	2800      	cmp	r0, #0
 800af82:	f43f aef3 	beq.w	800ad6c <__ieee754_pow+0x7ac>
 800af86:	e7e9      	b.n	800af5c <__ieee754_pow+0x99c>
 800af88:	f04f 0a00 	mov.w	sl, #0
 800af8c:	e71a      	b.n	800adc4 <__ieee754_pow+0x804>
 800af8e:	ec51 0b10 	vmov	r0, r1, d0
 800af92:	4619      	mov	r1, r3
 800af94:	e7d4      	b.n	800af40 <__ieee754_pow+0x980>
 800af96:	491c      	ldr	r1, [pc, #112]	; (800b008 <__ieee754_pow+0xa48>)
 800af98:	2000      	movs	r0, #0
 800af9a:	f7ff bb30 	b.w	800a5fe <__ieee754_pow+0x3e>
 800af9e:	2000      	movs	r0, #0
 800afa0:	2100      	movs	r1, #0
 800afa2:	f7ff bb2c 	b.w	800a5fe <__ieee754_pow+0x3e>
 800afa6:	4630      	mov	r0, r6
 800afa8:	4639      	mov	r1, r7
 800afaa:	f7ff bb28 	b.w	800a5fe <__ieee754_pow+0x3e>
 800afae:	9204      	str	r2, [sp, #16]
 800afb0:	f7ff bb7a 	b.w	800a6a8 <__ieee754_pow+0xe8>
 800afb4:	2300      	movs	r3, #0
 800afb6:	f7ff bb64 	b.w	800a682 <__ieee754_pow+0xc2>
 800afba:	bf00      	nop
 800afbc:	f3af 8000 	nop.w
 800afc0:	00000000 	.word	0x00000000
 800afc4:	3fe62e43 	.word	0x3fe62e43
 800afc8:	fefa39ef 	.word	0xfefa39ef
 800afcc:	3fe62e42 	.word	0x3fe62e42
 800afd0:	0ca86c39 	.word	0x0ca86c39
 800afd4:	be205c61 	.word	0xbe205c61
 800afd8:	72bea4d0 	.word	0x72bea4d0
 800afdc:	3e663769 	.word	0x3e663769
 800afe0:	c5d26bf1 	.word	0xc5d26bf1
 800afe4:	3ebbbd41 	.word	0x3ebbbd41
 800afe8:	af25de2c 	.word	0xaf25de2c
 800afec:	3f11566a 	.word	0x3f11566a
 800aff0:	16bebd93 	.word	0x16bebd93
 800aff4:	3f66c16c 	.word	0x3f66c16c
 800aff8:	5555553e 	.word	0x5555553e
 800affc:	3fc55555 	.word	0x3fc55555
 800b000:	3fe00000 	.word	0x3fe00000
 800b004:	000fffff 	.word	0x000fffff
 800b008:	3ff00000 	.word	0x3ff00000
 800b00c:	4090cbff 	.word	0x4090cbff
 800b010:	3f6f3400 	.word	0x3f6f3400
 800b014:	652b82fe 	.word	0x652b82fe
 800b018:	3c971547 	.word	0x3c971547

0800b01c <__ieee754_sqrt>:
 800b01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b020:	ec55 4b10 	vmov	r4, r5, d0
 800b024:	4e55      	ldr	r6, [pc, #340]	; (800b17c <__ieee754_sqrt+0x160>)
 800b026:	43ae      	bics	r6, r5
 800b028:	ee10 0a10 	vmov	r0, s0
 800b02c:	ee10 3a10 	vmov	r3, s0
 800b030:	462a      	mov	r2, r5
 800b032:	4629      	mov	r1, r5
 800b034:	d110      	bne.n	800b058 <__ieee754_sqrt+0x3c>
 800b036:	ee10 2a10 	vmov	r2, s0
 800b03a:	462b      	mov	r3, r5
 800b03c:	f7f5 fad4 	bl	80005e8 <__aeabi_dmul>
 800b040:	4602      	mov	r2, r0
 800b042:	460b      	mov	r3, r1
 800b044:	4620      	mov	r0, r4
 800b046:	4629      	mov	r1, r5
 800b048:	f7f5 f918 	bl	800027c <__adddf3>
 800b04c:	4604      	mov	r4, r0
 800b04e:	460d      	mov	r5, r1
 800b050:	ec45 4b10 	vmov	d0, r4, r5
 800b054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b058:	2d00      	cmp	r5, #0
 800b05a:	dc10      	bgt.n	800b07e <__ieee754_sqrt+0x62>
 800b05c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b060:	4330      	orrs	r0, r6
 800b062:	d0f5      	beq.n	800b050 <__ieee754_sqrt+0x34>
 800b064:	b15d      	cbz	r5, 800b07e <__ieee754_sqrt+0x62>
 800b066:	ee10 2a10 	vmov	r2, s0
 800b06a:	462b      	mov	r3, r5
 800b06c:	ee10 0a10 	vmov	r0, s0
 800b070:	f7f5 f902 	bl	8000278 <__aeabi_dsub>
 800b074:	4602      	mov	r2, r0
 800b076:	460b      	mov	r3, r1
 800b078:	f7f5 fbe0 	bl	800083c <__aeabi_ddiv>
 800b07c:	e7e6      	b.n	800b04c <__ieee754_sqrt+0x30>
 800b07e:	1512      	asrs	r2, r2, #20
 800b080:	d074      	beq.n	800b16c <__ieee754_sqrt+0x150>
 800b082:	07d4      	lsls	r4, r2, #31
 800b084:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b088:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800b08c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b090:	bf5e      	ittt	pl
 800b092:	0fda      	lsrpl	r2, r3, #31
 800b094:	005b      	lslpl	r3, r3, #1
 800b096:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800b09a:	2400      	movs	r4, #0
 800b09c:	0fda      	lsrs	r2, r3, #31
 800b09e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800b0a2:	107f      	asrs	r7, r7, #1
 800b0a4:	005b      	lsls	r3, r3, #1
 800b0a6:	2516      	movs	r5, #22
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800b0ae:	1886      	adds	r6, r0, r2
 800b0b0:	428e      	cmp	r6, r1
 800b0b2:	bfde      	ittt	le
 800b0b4:	1b89      	suble	r1, r1, r6
 800b0b6:	18b0      	addle	r0, r6, r2
 800b0b8:	18a4      	addle	r4, r4, r2
 800b0ba:	0049      	lsls	r1, r1, #1
 800b0bc:	3d01      	subs	r5, #1
 800b0be:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800b0c2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b0c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b0ca:	d1f0      	bne.n	800b0ae <__ieee754_sqrt+0x92>
 800b0cc:	462a      	mov	r2, r5
 800b0ce:	f04f 0e20 	mov.w	lr, #32
 800b0d2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b0d6:	4281      	cmp	r1, r0
 800b0d8:	eb06 0c05 	add.w	ip, r6, r5
 800b0dc:	dc02      	bgt.n	800b0e4 <__ieee754_sqrt+0xc8>
 800b0de:	d113      	bne.n	800b108 <__ieee754_sqrt+0xec>
 800b0e0:	459c      	cmp	ip, r3
 800b0e2:	d811      	bhi.n	800b108 <__ieee754_sqrt+0xec>
 800b0e4:	f1bc 0f00 	cmp.w	ip, #0
 800b0e8:	eb0c 0506 	add.w	r5, ip, r6
 800b0ec:	da43      	bge.n	800b176 <__ieee754_sqrt+0x15a>
 800b0ee:	2d00      	cmp	r5, #0
 800b0f0:	db41      	blt.n	800b176 <__ieee754_sqrt+0x15a>
 800b0f2:	f100 0801 	add.w	r8, r0, #1
 800b0f6:	1a09      	subs	r1, r1, r0
 800b0f8:	459c      	cmp	ip, r3
 800b0fa:	bf88      	it	hi
 800b0fc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800b100:	eba3 030c 	sub.w	r3, r3, ip
 800b104:	4432      	add	r2, r6
 800b106:	4640      	mov	r0, r8
 800b108:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800b10c:	f1be 0e01 	subs.w	lr, lr, #1
 800b110:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800b114:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b118:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b11c:	d1db      	bne.n	800b0d6 <__ieee754_sqrt+0xba>
 800b11e:	430b      	orrs	r3, r1
 800b120:	d006      	beq.n	800b130 <__ieee754_sqrt+0x114>
 800b122:	1c50      	adds	r0, r2, #1
 800b124:	bf13      	iteet	ne
 800b126:	3201      	addne	r2, #1
 800b128:	3401      	addeq	r4, #1
 800b12a:	4672      	moveq	r2, lr
 800b12c:	f022 0201 	bicne.w	r2, r2, #1
 800b130:	1063      	asrs	r3, r4, #1
 800b132:	0852      	lsrs	r2, r2, #1
 800b134:	07e1      	lsls	r1, r4, #31
 800b136:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b13a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b13e:	bf48      	it	mi
 800b140:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b144:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b148:	4614      	mov	r4, r2
 800b14a:	e781      	b.n	800b050 <__ieee754_sqrt+0x34>
 800b14c:	0ad9      	lsrs	r1, r3, #11
 800b14e:	3815      	subs	r0, #21
 800b150:	055b      	lsls	r3, r3, #21
 800b152:	2900      	cmp	r1, #0
 800b154:	d0fa      	beq.n	800b14c <__ieee754_sqrt+0x130>
 800b156:	02cd      	lsls	r5, r1, #11
 800b158:	d50a      	bpl.n	800b170 <__ieee754_sqrt+0x154>
 800b15a:	f1c2 0420 	rsb	r4, r2, #32
 800b15e:	fa23 f404 	lsr.w	r4, r3, r4
 800b162:	1e55      	subs	r5, r2, #1
 800b164:	4093      	lsls	r3, r2
 800b166:	4321      	orrs	r1, r4
 800b168:	1b42      	subs	r2, r0, r5
 800b16a:	e78a      	b.n	800b082 <__ieee754_sqrt+0x66>
 800b16c:	4610      	mov	r0, r2
 800b16e:	e7f0      	b.n	800b152 <__ieee754_sqrt+0x136>
 800b170:	0049      	lsls	r1, r1, #1
 800b172:	3201      	adds	r2, #1
 800b174:	e7ef      	b.n	800b156 <__ieee754_sqrt+0x13a>
 800b176:	4680      	mov	r8, r0
 800b178:	e7bd      	b.n	800b0f6 <__ieee754_sqrt+0xda>
 800b17a:	bf00      	nop
 800b17c:	7ff00000 	.word	0x7ff00000

0800b180 <with_errno>:
 800b180:	b570      	push	{r4, r5, r6, lr}
 800b182:	4604      	mov	r4, r0
 800b184:	460d      	mov	r5, r1
 800b186:	4616      	mov	r6, r2
 800b188:	f7fe f860 	bl	800924c <__errno>
 800b18c:	4629      	mov	r1, r5
 800b18e:	6006      	str	r6, [r0, #0]
 800b190:	4620      	mov	r0, r4
 800b192:	bd70      	pop	{r4, r5, r6, pc}

0800b194 <xflow>:
 800b194:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b196:	4614      	mov	r4, r2
 800b198:	461d      	mov	r5, r3
 800b19a:	b108      	cbz	r0, 800b1a0 <xflow+0xc>
 800b19c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b1a0:	e9cd 2300 	strd	r2, r3, [sp]
 800b1a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1a8:	4620      	mov	r0, r4
 800b1aa:	4629      	mov	r1, r5
 800b1ac:	f7f5 fa1c 	bl	80005e8 <__aeabi_dmul>
 800b1b0:	2222      	movs	r2, #34	; 0x22
 800b1b2:	b003      	add	sp, #12
 800b1b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1b8:	f7ff bfe2 	b.w	800b180 <with_errno>

0800b1bc <__math_uflow>:
 800b1bc:	b508      	push	{r3, lr}
 800b1be:	2200      	movs	r2, #0
 800b1c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b1c4:	f7ff ffe6 	bl	800b194 <xflow>
 800b1c8:	ec41 0b10 	vmov	d0, r0, r1
 800b1cc:	bd08      	pop	{r3, pc}

0800b1ce <__math_oflow>:
 800b1ce:	b508      	push	{r3, lr}
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800b1d6:	f7ff ffdd 	bl	800b194 <xflow>
 800b1da:	ec41 0b10 	vmov	d0, r0, r1
 800b1de:	bd08      	pop	{r3, pc}

0800b1e0 <fabs>:
 800b1e0:	ec51 0b10 	vmov	r0, r1, d0
 800b1e4:	ee10 2a10 	vmov	r2, s0
 800b1e8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b1ec:	ec43 2b10 	vmov	d0, r2, r3
 800b1f0:	4770      	bx	lr

0800b1f2 <finite>:
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	ed8d 0b00 	vstr	d0, [sp]
 800b1f8:	9801      	ldr	r0, [sp, #4]
 800b1fa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800b1fe:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b202:	0fc0      	lsrs	r0, r0, #31
 800b204:	b002      	add	sp, #8
 800b206:	4770      	bx	lr

0800b208 <scalbn>:
 800b208:	b570      	push	{r4, r5, r6, lr}
 800b20a:	ec55 4b10 	vmov	r4, r5, d0
 800b20e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b212:	4606      	mov	r6, r0
 800b214:	462b      	mov	r3, r5
 800b216:	b99a      	cbnz	r2, 800b240 <scalbn+0x38>
 800b218:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b21c:	4323      	orrs	r3, r4
 800b21e:	d036      	beq.n	800b28e <scalbn+0x86>
 800b220:	4b39      	ldr	r3, [pc, #228]	; (800b308 <scalbn+0x100>)
 800b222:	4629      	mov	r1, r5
 800b224:	ee10 0a10 	vmov	r0, s0
 800b228:	2200      	movs	r2, #0
 800b22a:	f7f5 f9dd 	bl	80005e8 <__aeabi_dmul>
 800b22e:	4b37      	ldr	r3, [pc, #220]	; (800b30c <scalbn+0x104>)
 800b230:	429e      	cmp	r6, r3
 800b232:	4604      	mov	r4, r0
 800b234:	460d      	mov	r5, r1
 800b236:	da10      	bge.n	800b25a <scalbn+0x52>
 800b238:	a32b      	add	r3, pc, #172	; (adr r3, 800b2e8 <scalbn+0xe0>)
 800b23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23e:	e03a      	b.n	800b2b6 <scalbn+0xae>
 800b240:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b244:	428a      	cmp	r2, r1
 800b246:	d10c      	bne.n	800b262 <scalbn+0x5a>
 800b248:	ee10 2a10 	vmov	r2, s0
 800b24c:	4620      	mov	r0, r4
 800b24e:	4629      	mov	r1, r5
 800b250:	f7f5 f814 	bl	800027c <__adddf3>
 800b254:	4604      	mov	r4, r0
 800b256:	460d      	mov	r5, r1
 800b258:	e019      	b.n	800b28e <scalbn+0x86>
 800b25a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b25e:	460b      	mov	r3, r1
 800b260:	3a36      	subs	r2, #54	; 0x36
 800b262:	4432      	add	r2, r6
 800b264:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b268:	428a      	cmp	r2, r1
 800b26a:	dd08      	ble.n	800b27e <scalbn+0x76>
 800b26c:	2d00      	cmp	r5, #0
 800b26e:	a120      	add	r1, pc, #128	; (adr r1, 800b2f0 <scalbn+0xe8>)
 800b270:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b274:	da1c      	bge.n	800b2b0 <scalbn+0xa8>
 800b276:	a120      	add	r1, pc, #128	; (adr r1, 800b2f8 <scalbn+0xf0>)
 800b278:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b27c:	e018      	b.n	800b2b0 <scalbn+0xa8>
 800b27e:	2a00      	cmp	r2, #0
 800b280:	dd08      	ble.n	800b294 <scalbn+0x8c>
 800b282:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b286:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b28a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b28e:	ec45 4b10 	vmov	d0, r4, r5
 800b292:	bd70      	pop	{r4, r5, r6, pc}
 800b294:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b298:	da19      	bge.n	800b2ce <scalbn+0xc6>
 800b29a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b29e:	429e      	cmp	r6, r3
 800b2a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800b2a4:	dd0a      	ble.n	800b2bc <scalbn+0xb4>
 800b2a6:	a112      	add	r1, pc, #72	; (adr r1, 800b2f0 <scalbn+0xe8>)
 800b2a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d1e2      	bne.n	800b276 <scalbn+0x6e>
 800b2b0:	a30f      	add	r3, pc, #60	; (adr r3, 800b2f0 <scalbn+0xe8>)
 800b2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b6:	f7f5 f997 	bl	80005e8 <__aeabi_dmul>
 800b2ba:	e7cb      	b.n	800b254 <scalbn+0x4c>
 800b2bc:	a10a      	add	r1, pc, #40	; (adr r1, 800b2e8 <scalbn+0xe0>)
 800b2be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d0b8      	beq.n	800b238 <scalbn+0x30>
 800b2c6:	a10e      	add	r1, pc, #56	; (adr r1, 800b300 <scalbn+0xf8>)
 800b2c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2cc:	e7b4      	b.n	800b238 <scalbn+0x30>
 800b2ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b2d2:	3236      	adds	r2, #54	; 0x36
 800b2d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b2d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b2dc:	4620      	mov	r0, r4
 800b2de:	4b0c      	ldr	r3, [pc, #48]	; (800b310 <scalbn+0x108>)
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	e7e8      	b.n	800b2b6 <scalbn+0xae>
 800b2e4:	f3af 8000 	nop.w
 800b2e8:	c2f8f359 	.word	0xc2f8f359
 800b2ec:	01a56e1f 	.word	0x01a56e1f
 800b2f0:	8800759c 	.word	0x8800759c
 800b2f4:	7e37e43c 	.word	0x7e37e43c
 800b2f8:	8800759c 	.word	0x8800759c
 800b2fc:	fe37e43c 	.word	0xfe37e43c
 800b300:	c2f8f359 	.word	0xc2f8f359
 800b304:	81a56e1f 	.word	0x81a56e1f
 800b308:	43500000 	.word	0x43500000
 800b30c:	ffff3cb0 	.word	0xffff3cb0
 800b310:	3c900000 	.word	0x3c900000

0800b314 <_gettimeofday>:
 800b314:	4b02      	ldr	r3, [pc, #8]	; (800b320 <_gettimeofday+0xc>)
 800b316:	2258      	movs	r2, #88	; 0x58
 800b318:	601a      	str	r2, [r3, #0]
 800b31a:	f04f 30ff 	mov.w	r0, #4294967295
 800b31e:	4770      	bx	lr
 800b320:	20008ca4 	.word	0x20008ca4

0800b324 <_init>:
 800b324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b326:	bf00      	nop
 800b328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b32a:	bc08      	pop	{r3}
 800b32c:	469e      	mov	lr, r3
 800b32e:	4770      	bx	lr

0800b330 <_fini>:
 800b330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b332:	bf00      	nop
 800b334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b336:	bc08      	pop	{r3}
 800b338:	469e      	mov	lr, r3
 800b33a:	4770      	bx	lr
