Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'main'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-tqg144-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o main_map.ncd main.ngd main.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Dec 13 10:13:31 2022

Design Summary
--------------
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                   211 out of  11,440    1%
    Number used as Flip Flops:                 210
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                        590 out of   5,720   10%
    Number used as logic:                      590 out of   5,720   10%
      Number using O6 output only:             503
      Number using O5 output only:               0
      Number using O5 and O6:                   87
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%

Slice Logic Distribution:
  Number of occupied Slices:                   270 out of   1,430   18%
  Number of MUXCYs used:                        24 out of   2,860    1%
  Number of LUT Flip Flop pairs used:          591
    Number with an unused Flip Flop:           388 out of     591   65%
    Number with an unused LUT:                   1 out of     591    1%
    Number of fully used LUT-FF pairs:         202 out of     591   34%
    Number of unique control sets:             175
    Number of slice register sites lost
      to control set restrictions:           1,190 out of  11,440   10%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        37 out of     102   36%
    Number of LOCed IOBs:                       37 out of      37  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     200    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.90

Peak Memory Usage:  4511 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion:   13 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_38/XLXN_5 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_38/XLXN_20 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXN_106 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_38/XLXN_60 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_38/XLXN_2 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_38/XLXN_3 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXN_104 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_13/XLXN_24 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_9/XLXN_93 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_1/XLXI_677/XLXI_8/XLXN_72 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_8/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXN_14 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_9/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_13/XLXN_13 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_13/XLXN_14 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_8/XLXN_93 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_8/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_1/XLXI_677/XLXI_7/XLXN_72 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_4/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_16/XLXN_93 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_5/XLXI_1/XLXN_1060 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_165/XLXI_8/XLXN_72 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_55/XLXI_1/XLXI_4/XLXN_93 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_4/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_1/XLXI_677/XLXI_6/XLXN_72 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXN_13 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_48/XLXN_93 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_8/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_50/XLXN_93 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_165/XLXI_7/XLXN_72 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_5/XLXI_1/XLXN_1063 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXN_118 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_1/XLXI_671/XLXI_1/XLXN_93 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_1/XLXI_4/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_165/XLXI_9/XLXN_72 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_8/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_2/XLXI_49/XLXN_93 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_1/XLXI_677/XLXI_9/XLXN_72 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_165/XLXI_6/XLXN_72 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_1/XLXI_9/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_55/XLXI_5/XLXN_93 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_1/XLXI_677/XLXI_10/XLXN_72 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_4/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXN_15 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_9/XLXI_2/XLXI_9/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_1/XLXI_671/XLXI_2/XLXN_93 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_55/XLXI_6/XLXN_93 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net XLXI_165/XLXI_10/XLXN_72 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_7/XLXI_1/XLXI_9/XLXN_93 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_11/XLXI_35/XLXI_65/XLXI_8/XLXI_2/XLXN_93 is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  47 block(s) removed
  44 block(s) optimized away
  34 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "XLXI_1/XLXI_95/XLXI_1/XLXI_89" (OR) removed.
 The signal "XLXI_1/XLXI_95/XLXI_1/XLXN_161" is loadless and has been removed.
  Loadless block "XLXI_1/XLXI_95/XLXI_1/XLXI_69" (AND) removed.
 The signal "XLXI_1/XLXI_95/XLXI_1/XLXN_160" is loadless and has been removed.
  Loadless block "XLXI_1/XLXI_95/XLXI_1/XLXI_41" (AND) removed.
 The signal "XLXI_1/XLXI_95/XLXI_1/XLXN_159" is loadless and has been removed.
  Loadless block "XLXI_1/XLXI_95/XLXI_1/XLXI_33" (AND) removed.
 The signal "XLXI_1/XLXI_95/XLXI_1/XLXN_158" is loadless and has been removed.
  Loadless block "XLXI_1/XLXI_95/XLXI_1/XLXI_24" (AND) removed.
Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_56" (BUF) removed.
 The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXN_93" is loadless and has been
removed.
  Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_55" (OR) removed.
   The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXN_96" is loadless and has been
removed.
    Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_54" (OR) removed.
   The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXN_95" is loadless and has been
removed.
    Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_17/XLXI_53" (OR) removed.
Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_56" (BUF) removed.
 The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXN_93" is loadless and has been
removed.
  Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_55" (OR) removed.
   The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXN_96" is loadless and has been
removed.
    Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_54" (OR) removed.
   The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXN_95" is loadless and has been
removed.
    Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_18/XLXI_53" (OR) removed.
Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_56" (BUF) removed.
 The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXN_93" is loadless and has been
removed.
  Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_55" (OR) removed.
   The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXN_96" is loadless and has been
removed.
    Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_54" (OR) removed.
   The signal "XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXN_95" is loadless and has been
removed.
    Loadless block "XLXI_11/XLXI_35/XLXI_65/XLXI_19/XLXI_53" (OR) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_256/XLXI_9" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXN_461" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_9/q_tmp" (FF) removed.
   The signal "XLXI_13/XLXI_1/XLXN_408" is loadless and has been removed.
    Loadless block "XLXI_13/XLXI_1/XLXI_231" (BUF) removed.
     The signal "XLXI_13/XLXI_1/XLXN_410" is loadless and has been removed.
      Loadless block "XLXI_13/XLXI_1/XLXI_232" (BUF) removed.
   The signal "XLXI_13/XLXI_1/XLXN_44" is loadless and has been removed.
    Loadless block "XLXI_13/XLXI_1/XLXI_10" (OR) removed.
   The signal "XLXI_13/XLXI_1/XLXI_9/q_tmp_INV_29_o" is loadless and has been
removed.
    Loadless block "XLXI_13/XLXI_1/XLXI_9/q_tmp_INV_29_o1_INV_0" (BUF) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_171" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_153" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_72" (AND) removed.
   The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_67" is loadless and has been removed.
    Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_15" (AND) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_172" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_154" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_71" (AND) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_173" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_155" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_70" (AND) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_174" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_156" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_69" (AND) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_175" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_157" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_68" (AND) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_176" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_158" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_67" (AND) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_177" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_159" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_73" (AND) removed.
Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_178" (BUF) removed.
 The signal "XLXI_13/XLXI_1/XLXI_62/XLXN_160" is loadless and has been removed.
  Loadless block "XLXI_13/XLXI_1/XLXI_62/XLXI_74" (AND) removed.
Loadless block "XLXI_2/XLXI_51/XLXI_56" (BUF) removed.
 The signal "XLXI_2/XLXI_51/XLXN_93" is loadless and has been removed.
  Loadless block "XLXI_2/XLXI_51/XLXI_55" (OR) removed.
   The signal "XLXI_2/XLXI_51/XLXN_96" is loadless and has been removed.
    Loadless block "XLXI_2/XLXI_51/XLXI_54" (OR) removed.
   The signal "XLXI_2/XLXI_51/XLXN_95" is loadless and has been removed.
    Loadless block "XLXI_2/XLXI_51/XLXI_53" (OR) removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXN_150" is unused and has been
removed.
 Unused block "XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_7" (AND) removed.
The signal "XLXI_1/XLXI_95/XLXI_1/XLXN_83" is unused and has been removed.
 Unused block "XLXI_1/XLXI_95/XLXI_1/XLXI_9" (BUF) removed.
The signal "XLXI_1/XLXI_95/XLXI_2/XLXN_83" is unused and has been removed.
 Unused block "XLXI_1/XLXI_95/XLXI_2/XLXI_9" (BUF) removed.
The signal "XLXI_5/XLXI_1/XLXN_1032" is unused and has been removed.

Optimized Block(s):
TYPE 		BLOCK
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_42
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_43
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_44
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_6
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_7
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_70
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_71
AND2 		XLXI_1/XLXI_95/XLXI_1/XLXI_72
INV 		XLXI_1/XLXI_95/XLXI_1/XLXI_93
INV 		XLXI_1/XLXI_95/XLXI_1/XLXI_94
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_28
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_41
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_42
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_43
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_44
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_6
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_69
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_7
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_70
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_71
AND2 		XLXI_1/XLXI_95/XLXI_2/XLXI_72
INV 		XLXI_1/XLXI_95/XLXI_2/XLXI_93
INV 		XLXI_1/XLXI_95/XLXI_2/XLXI_94
GND 		XLXI_11/XLXI_10
VCC 		XLXI_11/XLXI_6
AND2 		XLXI_13/XLXI_1/XLXI_146/XLXI_2/XLXI_72
AND2 		XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_41
AND2 		XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_42
AND2 		XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_43
AND2 		XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_69
AND2 		XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_70
AND2 		XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_71
AND2 		XLXI_13/XLXI_1/XLXI_148/XLXI_2/XLXI_72
VCC 		XLXI_13/XLXI_1/XLXI_84/XST_VCC
INV 		XLXI_5/XLXI_1/XLXI_179
INV 		XLXI_5/XLXI_1/XLXI_518
BUF 		XLXI_5/XLXI_1/XLXI_561
INV 		XLXI_5/XLXI_1/XLXI_562
INV 		XLXI_5/XLXI_1/XLXI_563
INV 		XLXI_5/XLXI_1/XLXI_564
OR2 		XLXI_1/XLXI_120
OR2 		XLXI_1/XLXI_121
OR2 		XLXI_3/XLXI_120
OR2 		XLXI_3/XLXI_121

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Buzzer                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DIP1                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP2                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP3                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP4                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP5                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP6                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP7                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DIP8                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Digit<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Digit<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Digit<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Digit<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Mode_Bin<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Mode_Bin<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Mode_Bin<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Mode_Bin<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| OSC                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PB1                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PB2                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PB3                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PB4                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW0                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW1                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW2                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW3                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW4                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW5                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW6                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SW7                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| Segment<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segment<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segment<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segment<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segment<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segment<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Segment<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
