FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$DS102350$I5$IN";
2"LD_CLK\I";
3"DELAY_VAL\I";
4"LD_CLK\I";
5"UN$1$10ELT24$I20$D";
6"UN$1$10ELT24$I20$Q$1";
7"UN$1$CAPL$I15$A";
8"GND\G";
9"LE_DGT\I";
10"GND\G";
11"DELAY_VAL\I";
12"LE_DDGT\I";
13"UN$1$10H125$I9$Y";
14"VCC\G";
15"GND\G";
16"VCC\G";
17"UN$1$10ELT24$I16$Q";
18"UN$1$10ELT24$I16$Q$1";
19"UN$1$10ELT24$I16$D";
20"VEE\G";
21"UN$1$10H125$I9$B";
22"UN$1$10H125$I9$A";
23"UN$1$CAPL$I15$B";
24"GND\G";
%"TESTPOINT_L"
"1","(-3125,3100)","0","misc","I10";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"0;
%"TESTPOINT_L"
"1","(-3125,3000)","2","misc","I11";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"21;
%"RSMD0603"
"1","(-2800,2850)","1","resistors","I12";
;
$LOCATION"?"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0603"
VALUE"50";
"A<0>"20;
"B<0>"22;
%"RSMD0603"
"1","(-2925,2850)","1","resistors","I13";
;
$LOCATION"?"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0603"
VALUE"50";
"A<0>"20;
"B<0>"21;
%"RES_L"
"1","(-1750,3575)","1","resistors","I14";
;
$LOCATION"?"
SIZE"1B"
TOL_ON_OFF"ON"
POSTOL"RTOL%"
NEGTOL"RTOL%"
DIST"FLAT"
POWER"RMAX"
SLOPE"RSMAX"
MAX_TEMP"RTMAX"
TC1"RTMPL"
TC2"RTMPQ"
ABBREV"res_l"
TITLE"RES_L"
CDS_LIB"resistors";
"A <SIZE-1..0>\NAC"7;
"B <SIZE-1..0>\NAC"10;
%"CAP_L"
"1","(-1850,3325)","1","capacitors","I15";
;
$LOCATION"?"
SIZE"1B"
IC"UNDEF"
TOL_ON_OFF"ON"
POSTOL"CTOL%"
NEGTOL"CTOL%"
DIST"FLAT"
VOLTAGE"CMAX"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
ABBREV"capacitor"
TITLE"CAPACITOR"
CDS_LIB"capacitors";
"A <SIZE-1..0>\NAC"7;
"B <SIZE-1..0>\NAC"23;
%"10ELT24"
"1","(825,3050)","0","ecl","I16";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"D"19;
"Q"17;
"Q* \B"18;
%"TESTPOINT_L"
"1","(1300,3200)","0","misc","I17";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"17;
%"TESTPOINT_L"
"1","(1300,3050)","0","misc","I18";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"18;
%"DS1023500"
"1","(150,2100)","0","ttl","I19";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,250,175,-250";
"IN"1;
"Q/P0"0;
"P4"0;
"P3"0;
"CLK/P1"2;
"D/P2"3;
"P7"0;
"P6"0;
"P5"0;
"MS"15;
"PS"14;
"PWM"0;
"OUT"5;
"LE* \B"12;
%"10ELT24"
"1","(825,2100)","0","ecl","I20";
;
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LIB"ecl";
"D"5;
"Q"6;
"Q* \B"0;
%"TESTPOINT_L"
"1","(1375,2200)","0","misc","I21";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"6;
%"DS102350"
"1","(125,3050)","0","ttl","I5";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,250,175,-250";
"D/P2"11;
"CLK/P1"4;
"Q/P0"0;
"P7"0;
"P6"0;
"P5"0;
"P4"0;
"P3"0;
"IN"1;
"PS"16;
"MS"8;
"OUT"19;
"PWM"0;
"LE* \B"9;
%"HCT123"
"1","(-1800,3000)","0","misc","I6";
;
PACK_TYPE"SOIC"
PULSE_WIDTH"10000\PARAMETER"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc";
"CLOCK* \B"24;
"CLOCK"13;
"CL* \B"0;
"Q* \B"0;
"Q"1;
"C"7;
"C/R"23;
%"10H125"
"1","(-2600,3050)","0","ecl","I9";
SECTION"1";
CDS_LIB"ecl";
"A <SIZE-1..0>"22;
"B <SIZE-1..0>* \B"21;
"V"0;
"Y <SIZE-1..0>"13;
END.
