

================================================================
== Synthesis Summary Report of 'test_scalaire'
================================================================
+ General Information: 
    * Date:           Mon Jan 24 01:56:50 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        mk1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+--------+-----------+------------+-----+
    |                        Modules                       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |        |           |            |     |
    |                        & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP  |     FF    |     LUT    | URAM|
    +------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+--------+-----------+------------+-----+
    |+ test_scalaire                                       |  Timing|  -1.29|     2344|  1.172e+04|         -|     2345|     -|        no|  12 (10%)|  5 (6%)|  2583 (7%)|  3639 (20%)|    -|
    | + grp_test_scalaire_Pipeline_main_loop_fu_147        |  Timing|  -1.29|     2316|  1.158e+04|         -|     2316|     -|        no|         -|  5 (6%)|   717 (2%)|    928 (5%)|    -|
    |  o main_loop                                         |       -|   3.65|     2314|  1.157e+04|        20|        9|   256|       yes|         -|       -|          -|           -|    -|
    | + grp_test_scalaire_Pipeline_VITIS_LOOP_21_1_fu_158  |  Timing|  -0.00|       10|     50.000|         -|       10|     -|        no|         -|       -|    7 (~0%)|    71 (~0%)|    -|
    |  o VITIS_LOOP_21_1                                   |       -|   3.65|        8|     40.000|         2|        1|     8|       yes|         -|       -|          -|           -|    -|
    +------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+--------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_bus_A   | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_bus_B   | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_bus_res | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| B        | in        | float*   |
| res      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+-----------+----------+-----------------------+
| Argument | HW Name           | HW Type   | HW Usage | HW Info               |
+----------+-------------------+-----------+----------+-----------------------+
| A        | m_axi_bus_A       | interface |          |                       |
| A        | s_axi_control A   | register  | offset   | offset=0x10, range=32 |
| B        | m_axi_bus_B       | interface |          |                       |
| B        | s_axi_control B   | register  | offset   | offset=0x18, range=32 |
| res      | m_axi_bus_res     | interface |          |                       |
| res      | s_axi_control res | register  | offset   | offset=0x20, range=32 |
+----------+-------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+---------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
| HW Interface  | Loop            | Message                                                                                                                                                                                                                  | Location          |
+---------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
| m_axi_bus_A   | main_loop       | Multiple burst reads of length 256 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | mk1/test4.c:13:12 |
| m_axi_bus_B   | main_loop       | Multiple burst reads of length 256 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | mk1/test4.c:13:12 |
| m_axi_bus_res | VITIS_LOOP_21_1 | Multiple burst writes of length 8 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | mk1/test4.c:21:19 |
+---------------+-----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+

* Bursts and Widening Missed
+---------------+----------+---------------------------------------------------------------------------------------------------------------------+-------------------+
| HW Interface  | Variable | Problem                                                                                                             | Location          |
+---------------+----------+---------------------------------------------------------------------------------------------------------------------+-------------------+
| m_axi_bus_res | res      | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. | mk1/test4.c:21:19 |
| m_axi_bus_A   | A        | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. | mk1/test4.c:13:12 |
| m_axi_bus_B   | B        | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. | mk1/test4.c:13:12 |
+---------------+----------+---------------------------------------------------------------------------------------------------------------------+-------------------+


