/* 800D9514 000D6454  94 21 FF C0 */ stwu r1, -0x40(r1)
/* 800D9518 000D6458  7C 08 02 A6 */ mflr r0
/* 800D951C 000D645C  90 01 00 44 */ stw r0, 0x44(r1)
/* 800D9520 000D6460  93 E1 00 3C */ stw r31, 0x3c(r1)
/* 800D9524 000D6464  93 C1 00 38 */ stw r30, 0x38(r1)
/* 800D9528 000D6468  7C 7E 1B 78 */ mr r30, r3
/* 800D952C 000D646C  3B FE 1F D0 */ addi r31, r30, 0x1fd0
/* 800D9530 000D6470  C0 63 34 7C */ lfs f3, 0x347c(r3)
/* 800D9534 000D6474  C0 43 1F E0 */ lfs f2, 0x1fe0(r3)
/* 800D9538 000D6478  A8 03 1F D6 */ lha r0, 0x1fd6(r3)
/* 800D953C 000D647C  C8 22 92 B0 */ lfd f1, lbl_80452CB0-_SDA2_BASE_(r2)
/* 800D9540 000D6480  6C 00 80 00 */ xoris r0, r0, 0x8000
/* 800D9544 000D6484  90 01 00 0C */ stw r0, 0xc(r1)
/* 800D9548 000D6488  3C 00 43 30 */ lis r0, 0x4330
/* 800D954C 000D648C  90 01 00 08 */ stw r0, 8(r1)
/* 800D9550 000D6490  C8 01 00 08 */ lfd f0, 8(r1)
/* 800D9554 000D6494  EC 00 08 28 */ fsubs f0, f0, f1
/* 800D9558 000D6498  EC 02 00 28 */ fsubs f0, f2, f0
/* 800D955C 000D649C  EC 23 00 32 */ fmuls f1, f3, f0
/* 800D9560 000D64A0  48 18 E0 85 */ bl cM_rad2s
/* 800D9564 000D64A4  54 60 04 38 */ rlwinm r0, r3, 0, 0x10, 0x1c
/* 800D9568 000D64A8  3C 60 80 44 */ lis r3, lbl_80439A20@ha
/* 800D956C 000D64AC  38 63 9A 20 */ addi r3, r3, lbl_80439A20@l
/* 800D9570 000D64B0  7C 43 04 2E */ lfsx f2, r3, r0
/* 800D9574 000D64B4  A8 1E 30 0C */ lha r0, 0x300c(r30)
/* 800D9578 000D64B8  C8 22 92 B0 */ lfd f1, lbl_80452CB0-_SDA2_BASE_(r2)
/* 800D957C 000D64BC  6C 00 80 00 */ xoris r0, r0, 0x8000
/* 800D9580 000D64C0  90 01 00 14 */ stw r0, 0x14(r1)
/* 800D9584 000D64C4  3C 60 43 30 */ lis r3, 0x4330
/* 800D9588 000D64C8  90 61 00 10 */ stw r3, 0x10(r1)
/* 800D958C 000D64CC  C8 01 00 10 */ lfd f0, 0x10(r1)
/* 800D9590 000D64D0  EC 00 08 28 */ fsubs f0, f0, f1
/* 800D9594 000D64D4  EC 00 00 B2 */ fmuls f0, f0, f2
/* 800D9598 000D64D8  FC 00 00 1E */ fctiwz f0, f0
/* 800D959C 000D64DC  D8 01 00 18 */ stfd f0, 0x18(r1)
/* 800D95A0 000D64E0  80 01 00 1C */ lwz r0, 0x1c(r1)
/* 800D95A4 000D64E4  B0 1E 05 9C */ sth r0, 0x59c(r30)
/* 800D95A8 000D64E8  A8 1E 30 0E */ lha r0, 0x300e(r30)
/* 800D95AC 000D64EC  7C 00 00 D0 */ neg r0, r0
/* 800D95B0 000D64F0  6C 00 80 00 */ xoris r0, r0, 0x8000
/* 800D95B4 000D64F4  90 01 00 24 */ stw r0, 0x24(r1)
/* 800D95B8 000D64F8  90 61 00 20 */ stw r3, 0x20(r1)
/* 800D95BC 000D64FC  C8 01 00 20 */ lfd f0, 0x20(r1)
/* 800D95C0 000D6500  EC 00 08 28 */ fsubs f0, f0, f1
/* 800D95C4 000D6504  EC 00 00 B2 */ fmuls f0, f0, f2
/* 800D95C8 000D6508  FC 00 00 1E */ fctiwz f0, f0
/* 800D95CC 000D650C  D8 01 00 28 */ stfd f0, 0x28(r1)
/* 800D95D0 000D6510  80 01 00 2C */ lwz r0, 0x2c(r1)
/* 800D95D4 000D6514  B0 1E 05 A0 */ sth r0, 0x5a0(r30)
/* 800D95D8 000D6518  38 00 00 00 */ li r0, 0
/* 800D95DC 000D651C  B0 1E 05 9E */ sth r0, 0x59e(r30)
/* 800D95E0 000D6520  38 7E 33 98 */ addi r3, r30, 0x3398
/* 800D95E4 000D6524  C0 22 92 C0 */ lfs f1, lbl_80452CC0-_SDA2_BASE_(r2)
/* 800D95E8 000D6528  3C 80 80 39 */ lis r4, lbl_8038E24C@ha
/* 800D95EC 000D652C  38 84 E2 4C */ addi r4, r4, lbl_8038E24C@l
/* 800D95F0 000D6530  C0 44 00 5C */ lfs f2, 0x5c(r4)
/* 800D95F4 000D6534  48 19 71 4D */ bl cLib_chaseF
/* 800D95F8 000D6538  80 1E 05 74 */ lwz r0, 0x574(r30)
/* 800D95FC 000D653C  54 00 00 43 */ rlwinm. r0, r0, 0, 1, 1
/* 800D9600 000D6540  41 82 00 0C */ beq lbl_800D960C
/* 800D9604 000D6544  7F C3 F3 78 */ mr r3, r30
/* 800D9608 000D6548  4B FF D8 1D */ bl daAlink_c_NS_freezeTimerDamage
lbl_800D960C:
/* 800D960C 000D654C  7F E3 FB 78 */ mr r3, r31
/* 800D9610 000D6550  48 08 4E BD */ bl daPy_frameCtrl_c_NS_checkAnmEnd
/* 800D9614 000D6554  54 60 06 3F */ clrlwi. r0, r3, 0x18
/* 800D9618 000D6558  41 82 00 68 */ beq lbl_800D9680
/* 800D961C 000D655C  A8 1E 04 E6 */ lha r0, 0x4e6(r30)
/* 800D9620 000D6560  B0 1E 04 DE */ sth r0, 0x4de(r30)
/* 800D9624 000D6564  80 1E 05 74 */ lwz r0, 0x574(r30)
/* 800D9628 000D6568  54 00 00 43 */ rlwinm. r0, r0, 0, 1, 1
/* 800D962C 000D656C  40 82 00 14 */ bne lbl_800D9640
/* 800D9630 000D6570  7F C3 F3 78 */ mr r3, r30
/* 800D9634 000D6574  38 80 00 00 */ li r4, 0
/* 800D9638 000D6578  4B FE 0A 99 */ bl daAlink_c_NS_checkNextAction
/* 800D963C 000D657C  48 00 00 84 */ b lbl_800D96C0
lbl_800D9640:
/* 800D9640 000D6580  A8 1E 30 08 */ lha r0, 0x3008(r30)
/* 800D9644 000D6584  2C 00 00 00 */ cmpwi r0, 0
/* 800D9648 000D6588  40 82 00 78 */ bne lbl_800D96C0
/* 800D964C 000D658C  7F C3 F3 78 */ mr r3, r30
/* 800D9650 000D6590  3C 80 00 02 */ lis r4, 0x00020055@ha
/* 800D9654 000D6594  38 84 00 55 */ addi r4, r4, 0x00020055@l
/* 800D9658 000D6598  81 9E 06 28 */ lwz r12, 0x628(r30)
/* 800D965C 000D659C  81 8C 01 18 */ lwz r12, 0x118(r12)
/* 800D9660 000D65A0  7D 89 03 A6 */ mtctr r12
/* 800D9664 000D65A4  4E 80 04 21 */ bctrl
/* 800D9668 000D65A8  7F C3 F3 78 */ mr r3, r30
/* 800D966C 000D65AC  48 00 1F 45 */ bl daAlink_c_NS_procStEscapeInit
/* 800D9670 000D65B0  80 1E 31 A0 */ lwz r0, 0x31a0(r30)
/* 800D9674 000D65B4  60 00 00 08 */ ori r0, r0, 8
/* 800D9678 000D65B8  90 1E 31 A0 */ stw r0, 0x31a0(r30)
/* 800D967C 000D65BC  48 00 00 44 */ b lbl_800D96C0
lbl_800D9680:
/* 800D9680 000D65C0  C0 3F 00 10 */ lfs f1, 0x10(r31)
/* 800D9684 000D65C4  C0 1E 34 78 */ lfs f0, 0x3478(r30)
/* 800D9688 000D65C8  FC 01 00 40 */ fcmpo cr0, f1, f0
/* 800D968C 000D65CC  40 81 00 34 */ ble lbl_800D96C0
/* 800D9690 000D65D0  A8 1E 04 E6 */ lha r0, 0x4e6(r30)
/* 800D9694 000D65D4  B0 1E 04 DE */ sth r0, 0x4de(r30)
/* 800D9698 000D65D8  80 1E 31 A0 */ lwz r0, 0x31a0(r30)
/* 800D969C 000D65DC  60 00 00 04 */ ori r0, r0, 4
/* 800D96A0 000D65E0  90 1E 31 A0 */ stw r0, 0x31a0(r30)
/* 800D96A4 000D65E4  7F C3 F3 78 */ mr r3, r30
/* 800D96A8 000D65E8  38 80 00 01 */ li r4, 1
/* 800D96AC 000D65EC  4B FE 0A 25 */ bl daAlink_c_NS_checkNextAction
/* 800D96B0 000D65F0  2C 03 00 00 */ cmpwi r3, 0
/* 800D96B4 000D65F4  40 82 00 0C */ bne lbl_800D96C0
/* 800D96B8 000D65F8  A8 1E 30 10 */ lha r0, 0x3010(r30)
/* 800D96BC 000D65FC  B0 1E 04 DE */ sth r0, 0x4de(r30)
lbl_800D96C0:
/* 800D96C0 000D6600  38 60 00 01 */ li r3, 1
/* 800D96C4 000D6604  83 E1 00 3C */ lwz r31, 0x3c(r1)
/* 800D96C8 000D6608  83 C1 00 38 */ lwz r30, 0x38(r1)
/* 800D96CC 000D660C  80 01 00 44 */ lwz r0, 0x44(r1)
/* 800D96D0 000D6610  7C 08 03 A6 */ mtlr r0
/* 800D96D4 000D6614  38 21 00 40 */ addi r1, r1, 0x40
/* 800D96D8 000D6618  4E 80 00 20 */ blr
