Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 28 23:10:21 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : memset
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 exitcond_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.181%)  route 0.236ns (64.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.722     1.977    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  exitcond_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.100     2.077 f  exitcond_reg/Q
                         net (fo=2, routed)           0.236     2.313    exitcond
    SLICE_X0Y104                                                      f  FSM_sequential_cur_state[1]_i_1/I0
    SLICE_X0Y104         LUT5 (Prop_lut5_I0_O)        0.028     2.341 r  FSM_sequential_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.341    n_2_FSM_sequential_cur_state[1]_i_1
    SLICE_X0Y104         FDRE                                         r  FSM_sequential_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.893     2.389    clk_IBUF_BUFG
    SLICE_X0Y104                                                      r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism             -0.268     2.120    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.060     2.180    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X1Y98          FDRE                                         r  tmp_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X1Y98                                                       r  tmp_reg[14]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X1Y98          FDRE                                         r  tmp_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X1Y98                                                       r  tmp_reg[19]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X1Y98          FDRE                                         r  tmp_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X1Y98                                                       r  tmp_reg[20]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X1Y98          FDRE                                         r  tmp_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X1Y98                                                       r  tmp_reg[22]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X1Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X0Y98          FDRE                                         r  tmp_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X0Y98                                                       r  tmp_reg[23]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X0Y98          FDRE                                         r  tmp_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X0Y98                                                       r  tmp_reg[28]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X0Y98          FDRE                                         r  tmp_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X0Y98                                                       r  tmp_reg[29]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.128ns (28.465%)  route 0.322ns (71.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.671     1.926    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          0.219     2.245    cur_state[0]
    SLICE_X0Y99                                                       r  tmp[31]_i_1/I1
    SLICE_X0Y99          LUT5 (Prop_lut5_I1_O)        0.028     2.273 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.103     2.376    n_2_tmp[31]_i_1
    SLICE_X0Y98          FDRE                                         r  tmp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.966     2.462    clk_IBUF_BUFG
    SLICE_X0Y98                                                       r  tmp_reg[2]/C
                         clock pessimism             -0.268     2.193    
    SLICE_X0Y98          FDRE (Hold_fdre_C_CE)        0.010     2.203    tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.562%)  route 0.373ns (74.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.670     1.925    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.100     2.025 r  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.373     2.398    cur_state[2]
    SLICE_X1Y96                                                       r  finish_i_1/I1
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.028     2.426 r  finish_i_1/O
                         net (fo=1, routed)           0.000     2.426    n_2_finish_i_1
    SLICE_X1Y96          FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.965     2.461    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  finish_reg/C
                         clock pessimism             -0.268     2.192    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.060     2.252    finish_reg
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.174    




