// Seed: 1753745109
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply0 id_2
    , id_5,
    output tri1 id_3
);
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0
  );
  wire id_10;
  nor primCall (id_0, id_3, id_2, id_4, id_5, id_6);
endmodule
