Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\salamander_v2\CLARA_PCB.PcbDoc
Date     : 9/13/2021
Time     : 10:40:41 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net VMM Between Pad C12-2(6685.433mil,205mil) on Top Layer And Pad U3-9(6762.205mil,-459.567mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VMM Between Pad C18-2(3565.433mil,705mil) on Top Layer And Pad C15-2(3575.433mil,205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VMM Between Pad C6-2(3420.433mil,-295mil) on Top Layer And Pad C15-2(3575.433mil,205mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VMM Between Pad C18-2(3565.433mil,705mil) on Top Layer And Pad U8-9(3952.205mil,540.433mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VMM Between Pad C22-2(9260.433mil,-295mil) on Top Layer And Pad U2-9(9657.205mil,-459.567mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VMM Between Pad C6-2(3420.433mil,-295mil) on Top Layer And Pad U4-9(3772.205mil,-459.567mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VMM Between Pad C9-2(9750.433mil,205mil) on Top Layer And Pad U5-9(10102.205mil,40.433mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VMM Between Pad U8-9(3952.205mil,540.433mil) on Top Layer And Pad U7-9(3962.205mil,40.433mil) on Top Layer 
Rule Violations :8

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : SMD Neck-Down Constraint (Percent=50%) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J-1(8820mil,-222.362mil) on Multi-Layer And Pad J-2(8820mil,-281.417mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J1-2(5780mil,-381.417mil) on Multi-Layer And Pad J1-3(5780mil,-440.472mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J1-5(5780mil,-558.583mil) on Multi-Layer And Pad J1-6(5780mil,-617.638mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J2-3(2980mil,-440.472mil) on Multi-Layer And Pad J2-4(2980mil,-499.528mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J3-1(9300mil,177.638mil) on Multi-Layer And Pad J3-2(9300mil,118.583mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J3-4(9300mil,0.472mil) on Multi-Layer And Pad J3-5(9300mil,-58.583mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J-4(8820mil,-399.528mil) on Multi-Layer And Pad J-5(8820mil,-458.583mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J4-2(6235mil,118.583mil) on Multi-Layer And Pad J4-3(6235mil,59.528mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J4-5(6235mil,-58.583mil) on Multi-Layer And Pad J4-6(6235mil,-117.638mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J5-3(3125mil,59.528mil) on Multi-Layer And Pad J5-4(3125mil,0.472mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad J6-3(3115mil,559.528mil) on Multi-Layer And Pad J6-4(3115mil,500.472mil) on Multi-Layer [Top Solder] Mask Sliver [3.496mil] / [Bottom Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-1(9432.795mil,-280.433mil) on Top Layer And Pad U2-2(9432.795mil,-306.024mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-10(9657.205mil,-433.976mil) on Top Layer And Pad U2-11(9657.205mil,-408.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-11(9657.205mil,-408.386mil) on Top Layer And Pad U2-12(9657.205mil,-382.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-13(9657.205mil,-357.205mil) on Top Layer And Pad U2-14(9657.205mil,-331.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-14(9657.205mil,-331.614mil) on Top Layer And Pad U2-15(9657.205mil,-306.024mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-2(9432.795mil,-306.024mil) on Top Layer And Pad U2-3(9432.795mil,-331.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-4(9432.795mil,-357.205mil) on Top Layer And Pad U2-5(9432.795mil,-382.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-5(9432.795mil,-382.795mil) on Top Layer And Pad U2-6(9432.795mil,-408.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U2-7(9432.795mil,-433.976mil) on Top Layer And Pad U2-8(9432.795mil,-459.567mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U3-11(6762.205mil,-408.386mil) on Top Layer And Pad U3-12(6762.205mil,-382.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U3-14(6762.205mil,-331.614mil) on Top Layer And Pad U3-15(6762.205mil,-306.024mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U3-2(6537.795mil,-306.024mil) on Top Layer And Pad U3-3(6537.795mil,-331.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U3-5(6537.795mil,-382.795mil) on Top Layer And Pad U3-6(6537.795mil,-408.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U4-10(3772.205mil,-433.976mil) on Top Layer And Pad U4-9(3772.205mil,-459.567mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U4-12(3772.205mil,-382.795mil) on Top Layer And Pad U4-13(3772.205mil,-357.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U4-15(3772.205mil,-306.024mil) on Top Layer And Pad U4-16(3772.205mil,-280.433mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U4-3(3547.795mil,-331.614mil) on Top Layer And Pad U4-4(3547.795mil,-357.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U4-6(3547.795mil,-408.386mil) on Top Layer And Pad U4-7(3547.795mil,-433.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-1(9877.795mil,219.567mil) on Top Layer And Pad U5-2(9877.795mil,193.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-10(10102.205mil,66.024mil) on Top Layer And Pad U5-11(10102.205mil,91.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-10(10102.205mil,66.024mil) on Top Layer And Pad U5-9(10102.205mil,40.433mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-11(10102.205mil,91.614mil) on Top Layer And Pad U5-12(10102.205mil,117.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-12(10102.205mil,117.205mil) on Top Layer And Pad U5-13(10102.205mil,142.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-13(10102.205mil,142.795mil) on Top Layer And Pad U5-14(10102.205mil,168.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-14(10102.205mil,168.386mil) on Top Layer And Pad U5-15(10102.205mil,193.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-15(10102.205mil,193.976mil) on Top Layer And Pad U5-16(10102.205mil,219.567mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-2(9877.795mil,193.976mil) on Top Layer And Pad U5-3(9877.795mil,168.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-3(9877.795mil,168.386mil) on Top Layer And Pad U5-4(9877.795mil,142.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-4(9877.795mil,142.795mil) on Top Layer And Pad U5-5(9877.795mil,117.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-5(9877.795mil,117.205mil) on Top Layer And Pad U5-6(9877.795mil,91.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-6(9877.795mil,91.614mil) on Top Layer And Pad U5-7(9877.795mil,66.024mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U5-7(9877.795mil,66.024mil) on Top Layer And Pad U5-8(9877.795mil,40.433mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-1(7057.795mil,219.567mil) on Top Layer And Pad U6-2(7057.795mil,193.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-10(7282.205mil,66.024mil) on Top Layer And Pad U6-11(7282.205mil,91.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-11(7282.205mil,91.614mil) on Top Layer And Pad U6-12(7282.205mil,117.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-12(7282.205mil,117.205mil) on Top Layer And Pad U6-13(7282.205mil,142.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-13(7282.205mil,142.795mil) on Top Layer And Pad U6-14(7282.205mil,168.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-14(7282.205mil,168.386mil) on Top Layer And Pad U6-15(7282.205mil,193.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-15(7282.205mil,193.976mil) on Top Layer And Pad U6-16(7282.205mil,219.567mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-2(7057.795mil,193.976mil) on Top Layer And Pad U6-3(7057.795mil,168.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-4(7057.795mil,142.795mil) on Top Layer And Pad U6-5(7057.795mil,117.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-5(7057.795mil,117.205mil) on Top Layer And Pad U6-6(7057.795mil,91.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U6-7(7057.795mil,66.024mil) on Top Layer And Pad U6-8(7057.795mil,40.433mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-10(3962.205mil,66.024mil) on Top Layer And Pad U7-9(3962.205mil,40.433mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-11(3962.205mil,91.614mil) on Top Layer And Pad U7-12(3962.205mil,117.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-12(3962.205mil,117.205mil) on Top Layer And Pad U7-13(3962.205mil,142.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-14(3962.205mil,168.386mil) on Top Layer And Pad U7-15(3962.205mil,193.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-15(3962.205mil,193.976mil) on Top Layer And Pad U7-16(3962.205mil,219.567mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-2(3737.795mil,193.976mil) on Top Layer And Pad U7-3(3737.795mil,168.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-3(3737.795mil,168.386mil) on Top Layer And Pad U7-4(3737.795mil,142.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-5(3737.795mil,117.205mil) on Top Layer And Pad U7-6(3737.795mil,91.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U7-6(3737.795mil,91.614mil) on Top Layer And Pad U7-7(3737.795mil,66.024mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-1(3727.795mil,719.567mil) on Top Layer And Pad U8-2(3727.795mil,693.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-10(3952.205mil,566.024mil) on Top Layer And Pad U8-11(3952.205mil,591.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-10(3952.205mil,566.024mil) on Top Layer And Pad U8-9(3952.205mil,540.433mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-11(3952.205mil,591.614mil) on Top Layer And Pad U8-12(3952.205mil,617.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-12(3952.205mil,617.205mil) on Top Layer And Pad U8-13(3952.205mil,642.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-13(3952.205mil,642.795mil) on Top Layer And Pad U8-14(3952.205mil,668.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-14(3952.205mil,668.386mil) on Top Layer And Pad U8-15(3952.205mil,693.976mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-15(3952.205mil,693.976mil) on Top Layer And Pad U8-16(3952.205mil,719.567mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-2(3727.795mil,693.976mil) on Top Layer And Pad U8-3(3727.795mil,668.386mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-3(3727.795mil,668.386mil) on Top Layer And Pad U8-4(3727.795mil,642.795mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-4(3727.795mil,642.795mil) on Top Layer And Pad U8-5(3727.795mil,617.205mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-5(3727.795mil,617.205mil) on Top Layer And Pad U8-6(3727.795mil,591.614mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-6(3727.795mil,591.614mil) on Top Layer And Pad U8-7(3727.795mil,566.024mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.811mil < 10mil) Between Pad U8-7(3727.795mil,566.024mil) on Top Layer And Pad U8-8(3727.795mil,540.433mil) on Top Layer [Top Solder] Mask Sliver [7.811mil]
Rule Violations :77

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1109.719mil,1631.974mil) on Top Overlay And Pad D1-1(1141.693mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (5294.719mil,1631.974mil) on Top Overlay And Pad D2-1(5326.693mil,1600mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad IC1-1(2020.827mil,1585.551mil) on Top Layer And Track (2073.976mil,1363.11mil)(2073.976mil,1626.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad IC1-2(2020.827mil,1495mil) on Top Layer And Track (2073.976mil,1363.11mil)(2073.976mil,1626.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad IC1-3(2020.827mil,1404.449mil) on Top Layer And Track (2073.976mil,1363.11mil)(2073.976mil,1626.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad IC1-4(2249.173mil,1495mil) on Top Layer And Track (2196.024mil,1363.11mil)(2196.024mil,1626.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(4570.433mil,-290mil) on Top Layer And Track (4531.063mil,-267.362mil)(4538.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(4570.433mil,-290mil) on Top Layer And Track (4531.063mil,-312.638mil)(4538.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(7069.567mil,-290mil) on Top Layer And Track (7101.063mil,-267.362mil)(7108.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(7069.567mil,-290mil) on Top Layer And Track (7101.063mil,-312.638mil)(7108.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(4114.567mil,-290mil) on Top Layer And Track (4146.063mil,-267.362mil)(4153.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(4114.567mil,-290mil) on Top Layer And Track (4146.063mil,-312.638mil)(4153.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(4185.433mil,-290mil) on Top Layer And Track (4146.063mil,-267.362mil)(4153.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(4185.433mil,-290mil) on Top Layer And Track (4146.063mil,-312.638mil)(4153.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(3894.567mil,-290mil) on Top Layer And Track (3926.063mil,-267.362mil)(3933.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(3894.567mil,-290mil) on Top Layer And Track (3926.063mil,-312.638mil)(3933.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3965.433mil,-290mil) on Top Layer And Track (3926.063mil,-267.362mil)(3933.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3965.433mil,-290mil) on Top Layer And Track (3926.063mil,-312.638mil)(3933.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2479.567mil,-290mil) on Top Layer And Track (2511.063mil,-267.362mil)(2518.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2479.567mil,-290mil) on Top Layer And Track (2511.063mil,-312.638mil)(2518.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(1619.567mil,-290mil) on Top Layer And Track (1651.063mil,-267.362mil)(1658.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(1619.567mil,-290mil) on Top Layer And Track (1651.063mil,-312.638mil)(1658.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(1690.433mil,-290mil) on Top Layer And Track (1651.063mil,-267.362mil)(1658.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(1690.433mil,-290mil) on Top Layer And Track (1651.063mil,-312.638mil)(1658.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(8964.567mil,-290mil) on Top Layer And Track (8996.063mil,-267.362mil)(9003.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(8964.567mil,-290mil) on Top Layer And Track (8996.063mil,-312.638mil)(9003.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(1839.567mil,-290mil) on Top Layer And Track (1871.063mil,-267.362mil)(1878.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(1839.567mil,-290mil) on Top Layer And Track (1871.063mil,-312.638mil)(1878.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(1910.433mil,-290mil) on Top Layer And Track (1871.063mil,-267.362mil)(1878.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(1910.433mil,-290mil) on Top Layer And Track (1871.063mil,-312.638mil)(1878.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(1399.567mil,-290mil) on Top Layer And Track (1431.063mil,-267.362mil)(1438.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(1399.567mil,-290mil) on Top Layer And Track (1431.063mil,-312.638mil)(1438.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(1250.433mil,-290mil) on Top Layer And Track (1211.063mil,-267.362mil)(1218.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(1250.433mil,-290mil) on Top Layer And Track (1211.063mil,-312.638mil)(1218.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(8210mil,-355.433mil) on Top Layer And Track (8187.362mil,-323.937mil)(8187.362mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(8210mil,-355.433mil) on Top Layer And Track (8232.638mil,-323.937mil)(8232.638mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(8210mil,-284.567mil) on Top Layer And Track (8187.362mil,-323.937mil)(8187.362mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(8210mil,-284.567mil) on Top Layer And Track (8232.638mil,-323.937mil)(8232.638mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(7254.567mil,-290mil) on Top Layer And Track (7286.063mil,-267.362mil)(7293.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(7254.567mil,-290mil) on Top Layer And Track (7286.063mil,-312.638mil)(7293.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(7325.433mil,-290mil) on Top Layer And Track (7286.063mil,-267.362mil)(7293.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(7325.433mil,-290mil) on Top Layer And Track (7286.063mil,-312.638mil)(7293.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(6960.433mil,-290mil) on Top Layer And Track (6921.063mil,-267.362mil)(6928.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(6960.433mil,-290mil) on Top Layer And Track (6921.063mil,-312.638mil)(6928.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(6305mil,-355.433mil) on Top Layer And Track (6282.362mil,-323.937mil)(6282.362mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(6305mil,-355.433mil) on Top Layer And Track (6327.638mil,-323.937mil)(6327.638mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(960mil,-355.433mil) on Top Layer And Track (937.362mil,-323.937mil)(937.362mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(960mil,-355.433mil) on Top Layer And Track (982.638mil,-323.937mil)(982.638mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(9455mil,144.567mil) on Top Layer And Track (9432.362mil,176.063mil)(9432.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(9455mil,144.567mil) on Top Layer And Track (9477.638mil,176.063mil)(9477.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(9455mil,215.433mil) on Top Layer And Track (9432.362mil,176.063mil)(9432.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(9455mil,215.433mil) on Top Layer And Track (9477.638mil,176.063mil)(9477.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(8765mil,144.567mil) on Top Layer And Track (8742.362mil,176.063mil)(8742.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(8765mil,144.567mil) on Top Layer And Track (8787.638mil,176.063mil)(8787.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(8765mil,215.433mil) on Top Layer And Track (8742.362mil,176.063mil)(8742.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(8765mil,215.433mil) on Top Layer And Track (8787.638mil,176.063mil)(8787.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(8105mil,144.567mil) on Top Layer And Track (8082.362mil,176.063mil)(8082.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(8105mil,144.567mil) on Top Layer And Track (8127.638mil,176.063mil)(8127.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(8105mil,215.433mil) on Top Layer And Track (8082.362mil,176.063mil)(8082.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(8105mil,215.433mil) on Top Layer And Track (8127.638mil,176.063mil)(8127.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(7645mil,144.567mil) on Top Layer And Track (7622.362mil,176.063mil)(7622.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(7645mil,144.567mil) on Top Layer And Track (7667.638mil,176.063mil)(7667.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(7645mil,215.433mil) on Top Layer And Track (7622.362mil,176.063mil)(7622.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(7645mil,215.433mil) on Top Layer And Track (7667.638mil,176.063mil)(7667.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(7470mil,-355.433mil) on Top Layer And Track (7447.362mil,-323.937mil)(7447.362mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(7470mil,-355.433mil) on Top Layer And Track (7492.638mil,-323.937mil)(7492.638mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(7470mil,-284.567mil) on Top Layer And Track (7447.362mil,-323.937mil)(7447.362mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(7470mil,-284.567mil) on Top Layer And Track (7492.638mil,-323.937mil)(7492.638mil,-316.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(7875mil,144.567mil) on Top Layer And Track (7852.362mil,176.063mil)(7852.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(7875mil,144.567mil) on Top Layer And Track (7897.638mil,176.063mil)(7897.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(7875mil,215.433mil) on Top Layer And Track (7852.362mil,176.063mil)(7852.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(7875mil,215.433mil) on Top Layer And Track (7897.638mil,176.063mil)(7897.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(7415mil,144.567mil) on Top Layer And Track (7392.362mil,176.063mil)(7392.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(7415mil,144.567mil) on Top Layer And Track (7437.638mil,176.063mil)(7437.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(1519.567mil,1600mil) on Top Layer And Track (1551.063mil,1577.362mil)(1558.937mil,1577.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(1519.567mil,1600mil) on Top Layer And Track (1551.063mil,1622.638mil)(1558.937mil,1622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(6829.567mil,210mil) on Top Layer And Track (6861.063mil,187.362mil)(6868.937mil,187.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(6829.567mil,210mil) on Top Layer And Track (6861.063mil,232.638mil)(6868.937mil,232.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(6900.433mil,210mil) on Top Layer And Track (6861.063mil,187.362mil)(6868.937mil,187.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(6900.433mil,210mil) on Top Layer And Track (6861.063mil,232.638mil)(6868.937mil,232.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(6390mil,144.567mil) on Top Layer And Track (6367.362mil,176.063mil)(6367.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(6390mil,144.567mil) on Top Layer And Track (6412.638mil,176.063mil)(6412.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(6390mil,215.433mil) on Top Layer And Track (6367.362mil,176.063mil)(6367.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(6390mil,215.433mil) on Top Layer And Track (6412.638mil,176.063mil)(6412.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(5695mil,144.567mil) on Top Layer And Track (5672.362mil,176.063mil)(5672.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(5695mil,144.567mil) on Top Layer And Track (5717.638mil,176.063mil)(5717.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(5695mil,215.433mil) on Top Layer And Track (5672.362mil,176.063mil)(5672.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(5695mil,215.433mil) on Top Layer And Track (5717.638mil,176.063mil)(5717.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(5465mil,144.567mil) on Top Layer And Track (5442.362mil,176.063mil)(5442.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(5465mil,144.567mil) on Top Layer And Track (5487.638mil,176.063mil)(5487.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(5465mil,215.433mil) on Top Layer And Track (5442.362mil,176.063mil)(5442.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(5465mil,215.433mil) on Top Layer And Track (5487.638mil,176.063mil)(5487.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(4555mil,215.433mil) on Top Layer And Track (4532.362mil,176.063mil)(4532.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(4555mil,215.433mil) on Top Layer And Track (4577.638mil,176.063mil)(4577.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(4785mil,144.567mil) on Top Layer And Track (4762.362mil,176.063mil)(4762.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(4785mil,144.567mil) on Top Layer And Track (4807.638mil,176.063mil)(4807.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(4785mil,215.433mil) on Top Layer And Track (4762.362mil,176.063mil)(4762.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(4785mil,215.433mil) on Top Layer And Track (4807.638mil,176.063mil)(4807.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(4325mil,144.567mil) on Top Layer And Track (4302.362mil,176.063mil)(4302.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(4325mil,144.567mil) on Top Layer And Track (4347.638mil,176.063mil)(4347.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(4325mil,215.433mil) on Top Layer And Track (4302.362mil,176.063mil)(4302.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(4325mil,215.433mil) on Top Layer And Track (4347.638mil,176.063mil)(4347.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(4095mil,144.567mil) on Top Layer And Track (4072.362mil,176.063mil)(4072.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(4095mil,144.567mil) on Top Layer And Track (4117.638mil,176.063mil)(4117.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-2(4095mil,215.433mil) on Top Layer And Track (4072.362mil,176.063mil)(4072.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-2(4095mil,215.433mil) on Top Layer And Track (4117.638mil,176.063mil)(4117.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(3280mil,144.567mil) on Top Layer And Track (3257.362mil,176.063mil)(3257.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(3280mil,144.567mil) on Top Layer And Track (3302.638mil,176.063mil)(3302.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(3280mil,215.433mil) on Top Layer And Track (3257.362mil,176.063mil)(3257.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(3280mil,215.433mil) on Top Layer And Track (3302.638mil,176.063mil)(3302.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(2590mil,144.567mil) on Top Layer And Track (2567.362mil,176.063mil)(2567.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(2590mil,144.567mil) on Top Layer And Track (2612.638mil,176.063mil)(2612.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-2(2590mil,215.433mil) on Top Layer And Track (2567.362mil,176.063mil)(2567.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-2(2590mil,215.433mil) on Top Layer And Track (2612.638mil,176.063mil)(2612.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5139.567mil,1600mil) on Top Layer And Track (5171.063mil,1577.362mil)(5178.937mil,1577.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5139.567mil,1600mil) on Top Layer And Track (5171.063mil,1622.638mil)(5178.937mil,1622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(1639.567mil,210mil) on Top Layer And Track (1671.063mil,187.362mil)(1678.937mil,187.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(1639.567mil,210mil) on Top Layer And Track (1671.063mil,232.638mil)(1678.937mil,232.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-2(1710.433mil,210mil) on Top Layer And Track (1671.063mil,187.362mil)(1678.937mil,187.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-2(1710.433mil,210mil) on Top Layer And Track (1671.063mil,232.638mil)(1678.937mil,232.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(5210.433mil,1600mil) on Top Layer And Track (5171.063mil,1577.362mil)(5178.937mil,1577.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(5210.433mil,1600mil) on Top Layer And Track (5171.063mil,1622.638mil)(5178.937mil,1622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(1860mil,144.567mil) on Top Layer And Track (1837.362mil,176.063mil)(1837.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-1(1860mil,144.567mil) on Top Layer And Track (1882.638mil,176.063mil)(1882.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-2(1860mil,215.433mil) on Top Layer And Track (1837.362mil,176.063mil)(1837.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R42-2(1860mil,215.433mil) on Top Layer And Track (1882.638mil,176.063mil)(1882.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(1420mil,144.567mil) on Top Layer And Track (1397.362mil,176.063mil)(1397.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-1(1420mil,144.567mil) on Top Layer And Track (1442.638mil,176.063mil)(1442.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(1420mil,215.433mil) on Top Layer And Track (1397.362mil,176.063mil)(1397.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R43-2(1420mil,215.433mil) on Top Layer And Track (1442.638mil,176.063mil)(1442.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(1190mil,144.567mil) on Top Layer And Track (1167.362mil,176.063mil)(1167.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-1(1190mil,144.567mil) on Top Layer And Track (1212.638mil,176.063mil)(1212.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-2(1190mil,215.433mil) on Top Layer And Track (1167.362mil,176.063mil)(1167.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R44-2(1190mil,215.433mil) on Top Layer And Track (1212.638mil,176.063mil)(1212.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-1(960mil,144.567mil) on Top Layer And Track (937.362mil,176.063mil)(937.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-1(960mil,144.567mil) on Top Layer And Track (982.638mil,176.063mil)(982.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-2(960mil,215.433mil) on Top Layer And Track (937.362mil,176.063mil)(937.362mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R45-2(960mil,215.433mil) on Top Layer And Track (982.638mil,176.063mil)(982.638mil,183.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(3270mil,644.567mil) on Top Layer And Track (3247.362mil,676.063mil)(3247.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-1(3270mil,644.567mil) on Top Layer And Track (3292.638mil,676.063mil)(3292.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-2(3270mil,715.433mil) on Top Layer And Track (3247.362mil,676.063mil)(3247.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R46-2(3270mil,715.433mil) on Top Layer And Track (3292.638mil,676.063mil)(3292.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R47-2(2580mil,715.433mil) on Top Layer And Track (2557.362mil,676.063mil)(2557.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R47-2(2580mil,715.433mil) on Top Layer And Track (2602.638mil,676.063mil)(2602.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-1(1860mil,644.567mil) on Top Layer And Track (1837.362mil,676.063mil)(1837.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-1(1860mil,644.567mil) on Top Layer And Track (1882.638mil,676.063mil)(1882.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-2(1860mil,715.433mil) on Top Layer And Track (1837.362mil,676.063mil)(1837.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R48-2(1860mil,715.433mil) on Top Layer And Track (1882.638mil,676.063mil)(1882.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-1(1400mil,644.567mil) on Top Layer And Track (1377.362mil,676.063mil)(1377.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-1(1400mil,644.567mil) on Top Layer And Track (1422.638mil,676.063mil)(1422.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-2(1400mil,715.433mil) on Top Layer And Track (1377.362mil,676.063mil)(1377.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R49-2(1400mil,715.433mil) on Top Layer And Track (1422.638mil,676.063mil)(1422.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-1(1630mil,644.567mil) on Top Layer And Track (1607.362mil,676.063mil)(1607.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-1(1630mil,644.567mil) on Top Layer And Track (1652.638mil,676.063mil)(1652.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-2(1630mil,715.433mil) on Top Layer And Track (1607.362mil,676.063mil)(1607.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R50-2(1630mil,715.433mil) on Top Layer And Track (1652.638mil,676.063mil)(1652.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(3234.567mil,1600mil) on Top Layer And Track (3266.063mil,1577.362mil)(3273.937mil,1577.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(3234.567mil,1600mil) on Top Layer And Track (3266.063mil,1622.638mil)(3273.937mil,1622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(1179.567mil,710mil) on Top Layer And Track (1211.063mil,687.362mil)(1218.937mil,687.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-1(1179.567mil,710mil) on Top Layer And Track (1211.063mil,732.638mil)(1218.937mil,732.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-2(1250.433mil,710mil) on Top Layer And Track (1211.063mil,687.362mil)(1218.937mil,687.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R51-2(1250.433mil,710mil) on Top Layer And Track (1211.063mil,732.638mil)(1218.937mil,732.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(3305.433mil,1600mil) on Top Layer And Track (3266.063mil,1577.362mil)(3273.937mil,1577.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(3305.433mil,1600mil) on Top Layer And Track (3266.063mil,1622.638mil)(3273.937mil,1622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-1(960mil,644.567mil) on Top Layer And Track (937.362mil,676.063mil)(937.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-1(960mil,644.567mil) on Top Layer And Track (982.638mil,676.063mil)(982.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-2(960mil,715.433mil) on Top Layer And Track (937.362mil,676.063mil)(937.362mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R52-2(960mil,715.433mil) on Top Layer And Track (982.638mil,676.063mil)(982.638mil,683.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-1(3010mil,1534.567mil) on Top Layer And Track (2987.362mil,1566.063mil)(2987.362mil,1573.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-1(3010mil,1534.567mil) on Top Layer And Track (3032.638mil,1566.063mil)(3032.638mil,1573.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-2(3010mil,1605.433mil) on Top Layer And Track (2987.362mil,1566.063mil)(2987.362mil,1573.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R53-2(3010mil,1605.433mil) on Top Layer And Track (3032.638mil,1566.063mil)(3032.638mil,1573.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(5929.567mil,-290mil) on Top Layer And Track (5961.063mil,-267.362mil)(5968.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(5929.567mil,-290mil) on Top Layer And Track (5961.063mil,-312.638mil)(5968.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(6000.433mil,-290mil) on Top Layer And Track (5961.063mil,-267.362mil)(5968.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(6000.433mil,-290mil) on Top Layer And Track (5961.063mil,-312.638mil)(5968.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(5314.567mil,-290mil) on Top Layer And Track (5346.063mil,-267.362mil)(5353.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(5314.567mil,-290mil) on Top Layer And Track (5346.063mil,-312.638mil)(5353.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(5385.433mil,-290mil) on Top Layer And Track (5346.063mil,-267.362mil)(5353.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(5385.433mil,-290mil) on Top Layer And Track (5346.063mil,-312.638mil)(5353.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(5205.433mil,-290mil) on Top Layer And Track (5166.063mil,-267.362mil)(5173.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(5205.433mil,-290mil) on Top Layer And Track (5166.063mil,-312.638mil)(5173.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(4314.567mil,-290mil) on Top Layer And Track (4346.063mil,-267.362mil)(4353.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(4314.567mil,-290mil) on Top Layer And Track (4346.063mil,-312.638mil)(4353.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(4385.433mil,-290mil) on Top Layer And Track (4346.063mil,-267.362mil)(4353.937mil,-267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(4385.433mil,-290mil) on Top Layer And Track (4346.063mil,-312.638mil)(4353.937mil,-312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-13(9657.205mil,-357.205mil) on Top Layer And Text "DEV" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-13(9657.205mil,-357.205mil) on Top Layer And Text "PN" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-13(9657.205mil,-357.205mil) on Top Layer And Text "TOL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-13(9657.205mil,-357.205mil) on Top Layer And Text "VAL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-14(9657.205mil,-331.614mil) on Top Layer And Text "DEV" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-14(9657.205mil,-331.614mil) on Top Layer And Text "PN" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-14(9657.205mil,-331.614mil) on Top Layer And Text "TOL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-14(9657.205mil,-331.614mil) on Top Layer And Text "VAL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U2-15(9657.205mil,-306.024mil) on Top Layer And Text "DEV" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.793mil < 10mil) Between Pad U2-15(9657.205mil,-306.024mil) on Top Layer And Text "PN" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U2-15(9657.205mil,-306.024mil) on Top Layer And Text "TOL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U2-15(9657.205mil,-306.024mil) on Top Layer And Text "VAL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U2-V(9525.315mil,-350.315mil) on Multi-Layer And Text "DEV" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U2-V(9525.315mil,-350.315mil) on Multi-Layer And Text "PN" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U2-V(9525.315mil,-350.315mil) on Multi-Layer And Text "VAL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U2-V(9564.685mil,-389.685mil) on Multi-Layer And Text "DEV" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U2-V(9564.685mil,-389.685mil) on Multi-Layer And Text "TOL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U2-V(9564.685mil,-389.685mil) on Multi-Layer And Text "VAL" (9545mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U3-12(6762.205mil,-382.795mil) on Top Layer And Text "DEV" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Pad U3-12(6762.205mil,-382.795mil) on Top Layer And Text "PN" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U3-12(6762.205mil,-382.795mil) on Top Layer And Text "TOL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U3-12(6762.205mil,-382.795mil) on Top Layer And Text "VAL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(6762.205mil,-357.205mil) on Top Layer And Text "DEV" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(6762.205mil,-357.205mil) on Top Layer And Text "PN" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(6762.205mil,-357.205mil) on Top Layer And Text "TOL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(6762.205mil,-357.205mil) on Top Layer And Text "VAL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-14(6762.205mil,-331.614mil) on Top Layer And Text "DEV" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-14(6762.205mil,-331.614mil) on Top Layer And Text "PN" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-14(6762.205mil,-331.614mil) on Top Layer And Text "TOL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-14(6762.205mil,-331.614mil) on Top Layer And Text "VAL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U3-15(6762.205mil,-306.024mil) on Top Layer And Text "DEV" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.793mil < 10mil) Between Pad U3-15(6762.205mil,-306.024mil) on Top Layer And Text "PN" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U3-15(6762.205mil,-306.024mil) on Top Layer And Text "TOL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U3-15(6762.205mil,-306.024mil) on Top Layer And Text "VAL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-17(6650mil,-370mil) on Top Layer And Text "DEV" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-17(6650mil,-370mil) on Top Layer And Text "PN" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-17(6650mil,-370mil) on Top Layer And Text "TOL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-17(6650mil,-370mil) on Top Layer And Text "VAL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-V(6669.685mil,-350.315mil) on Multi-Layer And Text "DEV" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-V(6669.685mil,-350.315mil) on Multi-Layer And Text "PN" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-V(6669.685mil,-350.315mil) on Multi-Layer And Text "TOL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-V(6669.685mil,-350.315mil) on Multi-Layer And Text "VAL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U3-V(6669.685mil,-389.685mil) on Multi-Layer And Text "DEV" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U3-V(6669.685mil,-389.685mil) on Multi-Layer And Text "TOL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U3-V(6669.685mil,-389.685mil) on Multi-Layer And Text "VAL" (6650mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U4-12(3772.205mil,-382.795mil) on Top Layer And Text "DEV" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Pad U4-12(3772.205mil,-382.795mil) on Top Layer And Text "PN" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U4-12(3772.205mil,-382.795mil) on Top Layer And Text "TOL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U4-12(3772.205mil,-382.795mil) on Top Layer And Text "VAL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-14(3772.205mil,-331.614mil) on Top Layer And Text "DEV" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-14(3772.205mil,-331.614mil) on Top Layer And Text "PN" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-14(3772.205mil,-331.614mil) on Top Layer And Text "TOL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-14(3772.205mil,-331.614mil) on Top Layer And Text "VAL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U4-15(3772.205mil,-306.024mil) on Top Layer And Text "DEV" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.793mil < 10mil) Between Pad U4-15(3772.205mil,-306.024mil) on Top Layer And Text "PN" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U4-15(3772.205mil,-306.024mil) on Top Layer And Text "TOL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U4-15(3772.205mil,-306.024mil) on Top Layer And Text "VAL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-17(3660mil,-370mil) on Top Layer And Text "DEV" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-17(3660mil,-370mil) on Top Layer And Text "PN" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-17(3660mil,-370mil) on Top Layer And Text "TOL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-17(3660mil,-370mil) on Top Layer And Text "VAL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U4-V(3640.315mil,-350.315mil) on Multi-Layer And Text "DEV" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U4-V(3640.315mil,-350.315mil) on Multi-Layer And Text "PN" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U4-V(3640.315mil,-350.315mil) on Multi-Layer And Text "VAL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-V(3679.685mil,-350.315mil) on Multi-Layer And Text "DEV" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-V(3679.685mil,-350.315mil) on Multi-Layer And Text "PN" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-V(3679.685mil,-350.315mil) on Multi-Layer And Text "TOL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-V(3679.685mil,-350.315mil) on Multi-Layer And Text "VAL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U4-V(3679.685mil,-389.685mil) on Multi-Layer And Text "DEV" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U4-V(3679.685mil,-389.685mil) on Multi-Layer And Text "TOL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U4-V(3679.685mil,-389.685mil) on Multi-Layer And Text "VAL" (3660mil,-370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U5-12(10102.205mil,117.205mil) on Top Layer And Text "DEV" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Pad U5-12(10102.205mil,117.205mil) on Top Layer And Text "PN" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U5-12(10102.205mil,117.205mil) on Top Layer And Text "TOL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U5-12(10102.205mil,117.205mil) on Top Layer And Text "VAL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-13(10102.205mil,142.795mil) on Top Layer And Text "DEV" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-13(10102.205mil,142.795mil) on Top Layer And Text "PN" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-13(10102.205mil,142.795mil) on Top Layer And Text "TOL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-13(10102.205mil,142.795mil) on Top Layer And Text "VAL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-14(10102.205mil,168.386mil) on Top Layer And Text "DEV" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-14(10102.205mil,168.386mil) on Top Layer And Text "PN" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-14(10102.205mil,168.386mil) on Top Layer And Text "TOL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-14(10102.205mil,168.386mil) on Top Layer And Text "VAL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-17(9990mil,130mil) on Top Layer And Text "DEV" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-17(9990mil,130mil) on Top Layer And Text "PN" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-17(9990mil,130mil) on Top Layer And Text "TOL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-17(9990mil,130mil) on Top Layer And Text "VAL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U5-V(10009.685mil,110.315mil) on Multi-Layer And Text "DEV" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U5-V(10009.685mil,110.315mil) on Multi-Layer And Text "TOL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U5-V(10009.685mil,110.315mil) on Multi-Layer And Text "VAL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U5-V(9970.315mil,149.685mil) on Multi-Layer And Text "DEV" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U5-V(9970.315mil,149.685mil) on Multi-Layer And Text "PN" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U5-V(9970.315mil,149.685mil) on Multi-Layer And Text "VAL" (9990mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U6-12(7282.205mil,117.205mil) on Top Layer And Text "DEV" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Pad U6-12(7282.205mil,117.205mil) on Top Layer And Text "PN" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U6-12(7282.205mil,117.205mil) on Top Layer And Text "TOL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U6-12(7282.205mil,117.205mil) on Top Layer And Text "VAL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-13(7282.205mil,142.795mil) on Top Layer And Text "DEV" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-13(7282.205mil,142.795mil) on Top Layer And Text "PN" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-13(7282.205mil,142.795mil) on Top Layer And Text "TOL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-13(7282.205mil,142.795mil) on Top Layer And Text "VAL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-14(7282.205mil,168.386mil) on Top Layer And Text "DEV" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-14(7282.205mil,168.386mil) on Top Layer And Text "PN" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-14(7282.205mil,168.386mil) on Top Layer And Text "TOL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-14(7282.205mil,168.386mil) on Top Layer And Text "VAL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U6-15(7282.205mil,193.976mil) on Top Layer And Text "DEV" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.793mil < 10mil) Between Pad U6-15(7282.205mil,193.976mil) on Top Layer And Text "PN" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U6-15(7282.205mil,193.976mil) on Top Layer And Text "TOL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U6-15(7282.205mil,193.976mil) on Top Layer And Text "VAL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-17(7170mil,130mil) on Top Layer And Text "DEV" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-17(7170mil,130mil) on Top Layer And Text "PN" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-17(7170mil,130mil) on Top Layer And Text "TOL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U6-17(7170mil,130mil) on Top Layer And Text "VAL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U6-V(7150.315mil,149.685mil) on Multi-Layer And Text "DEV" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U6-V(7150.315mil,149.685mil) on Multi-Layer And Text "PN" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U6-V(7150.315mil,149.685mil) on Multi-Layer And Text "VAL" (7170mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U7-12(3962.205mil,117.205mil) on Top Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Pad U7-12(3962.205mil,117.205mil) on Top Layer And Text "PN" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U7-12(3962.205mil,117.205mil) on Top Layer And Text "TOL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U7-12(3962.205mil,117.205mil) on Top Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-13(3962.205mil,142.795mil) on Top Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-13(3962.205mil,142.795mil) on Top Layer And Text "PN" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-13(3962.205mil,142.795mil) on Top Layer And Text "TOL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-13(3962.205mil,142.795mil) on Top Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-14(3962.205mil,168.386mil) on Top Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-14(3962.205mil,168.386mil) on Top Layer And Text "PN" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-14(3962.205mil,168.386mil) on Top Layer And Text "TOL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-14(3962.205mil,168.386mil) on Top Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U7-15(3962.205mil,193.976mil) on Top Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.793mil < 10mil) Between Pad U7-15(3962.205mil,193.976mil) on Top Layer And Text "PN" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U7-15(3962.205mil,193.976mil) on Top Layer And Text "TOL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U7-15(3962.205mil,193.976mil) on Top Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-17(3850mil,130mil) on Top Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-17(3850mil,130mil) on Top Layer And Text "PN" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-17(3850mil,130mil) on Top Layer And Text "TOL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-17(3850mil,130mil) on Top Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U7-V(3830.315mil,149.685mil) on Multi-Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U7-V(3830.315mil,149.685mil) on Multi-Layer And Text "PN" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U7-V(3830.315mil,149.685mil) on Multi-Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U7-V(3869.685mil,110.315mil) on Multi-Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U7-V(3869.685mil,110.315mil) on Multi-Layer And Text "TOL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.916mil < 10mil) Between Pad U7-V(3869.685mil,110.315mil) on Multi-Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-V(3869.685mil,149.685mil) on Multi-Layer And Text "DEV" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-V(3869.685mil,149.685mil) on Multi-Layer And Text "PN" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-V(3869.685mil,149.685mil) on Multi-Layer And Text "TOL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-V(3869.685mil,149.685mil) on Multi-Layer And Text "VAL" (3850mil,130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U8-12(3952.205mil,617.205mil) on Top Layer And Text "DEV" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.615mil < 10mil) Between Pad U8-12(3952.205mil,617.205mil) on Top Layer And Text "PN" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.615mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U8-12(3952.205mil,617.205mil) on Top Layer And Text "TOL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.401mil < 10mil) Between Pad U8-12(3952.205mil,617.205mil) on Top Layer And Text "VAL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.401mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-13(3952.205mil,642.795mil) on Top Layer And Text "DEV" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-13(3952.205mil,642.795mil) on Top Layer And Text "PN" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-13(3952.205mil,642.795mil) on Top Layer And Text "TOL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-13(3952.205mil,642.795mil) on Top Layer And Text "VAL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-14(3952.205mil,668.386mil) on Top Layer And Text "DEV" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-14(3952.205mil,668.386mil) on Top Layer And Text "PN" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-14(3952.205mil,668.386mil) on Top Layer And Text "TOL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-14(3952.205mil,668.386mil) on Top Layer And Text "VAL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U8-15(3952.205mil,693.976mil) on Top Layer And Text "DEV" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.793mil < 10mil) Between Pad U8-15(3952.205mil,693.976mil) on Top Layer And Text "PN" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U8-15(3952.205mil,693.976mil) on Top Layer And Text "TOL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.598mil < 10mil) Between Pad U8-15(3952.205mil,693.976mil) on Top Layer And Text "VAL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-17(3840mil,630mil) on Top Layer And Text "DEV" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-17(3840mil,630mil) on Top Layer And Text "PN" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-17(3840mil,630mil) on Top Layer And Text "TOL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-17(3840mil,630mil) on Top Layer And Text "VAL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U8-V(3820.315mil,649.685mil) on Multi-Layer And Text "DEV" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U8-V(3820.315mil,649.685mil) on Multi-Layer And Text "PN" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.679mil < 10mil) Between Pad U8-V(3820.315mil,649.685mil) on Multi-Layer And Text "VAL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-V(3859.685mil,649.685mil) on Multi-Layer And Text "DEV" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-V(3859.685mil,649.685mil) on Multi-Layer And Text "PN" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-V(3859.685mil,649.685mil) on Multi-Layer And Text "TOL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-V(3859.685mil,649.685mil) on Multi-Layer And Text "VAL" (3840mil,630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :359

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (3790mil,1255mil) on Top Overlay And Track (3620mil,1285mil)(3820mil,1285mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (3690mil,1235mil) on Top Overlay And Track (3620mil,1285mil)(3820mil,1285mil) on Top Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "5" (3790mil,1595mil) on Top Overlay And Track (3620mil,1585mil)(3820mil,1585mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "6" (3690mil,1595mil) on Top Overlay And Track (3620mil,1585mil)(3820mil,1585mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (9167.5mil,-224.5mil) on Top Overlay And Track (9213.386mil,-176.693mil)(9213.386mil,236.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C22" (9167.5mil,-224.5mil) on Top Overlay And Track (9213.386mil,-176.693mil)(9351.181mil,-176.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (6087.5mil,-224.5mil) on Top Overlay And Track (6148.386mil,-176.693mil)(6148.386mil,236.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (6087.5mil,-224.5mil) on Top Overlay And Track (6148.386mil,-176.693mil)(6286.181mil,-176.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3660mil,-370mil) on Top Overlay And Text "PN" (3660mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3660mil,-370mil) on Top Overlay And Text "TOL" (3660mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3660mil,-370mil) on Top Overlay And Text "VAL" (3660mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3840mil,630mil) on Top Overlay And Text "PN" (3840mil,630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3840mil,630mil) on Top Overlay And Text "TOL" (3840mil,630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3840mil,630mil) on Top Overlay And Text "VAL" (3840mil,630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3850mil,130mil) on Top Overlay And Text "PN" (3850mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3850mil,130mil) on Top Overlay And Text "TOL" (3850mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (3850mil,130mil) on Top Overlay And Text "VAL" (3850mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (6650mil,-370mil) on Top Overlay And Text "PN" (6650mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (6650mil,-370mil) on Top Overlay And Text "TOL" (6650mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (6650mil,-370mil) on Top Overlay And Text "VAL" (6650mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (7170mil,130mil) on Top Overlay And Text "PN" (7170mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (7170mil,130mil) on Top Overlay And Text "TOL" (7170mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (7170mil,130mil) on Top Overlay And Text "VAL" (7170mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (9545mil,-370mil) on Top Overlay And Text "PN" (9545mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (9545mil,-370mil) on Top Overlay And Text "TOL" (9545mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (9545mil,-370mil) on Top Overlay And Text "VAL" (9545mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (9990mil,130mil) on Top Overlay And Text "PN" (9990mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (9990mil,130mil) on Top Overlay And Text "TOL" (9990mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "DEV" (9990mil,130mil) on Top Overlay And Text "VAL" (9990mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J5" (3009.5mil,277.5mil) on Top Overlay And Track (3028.386mil,323.307mil)(3028.386mil,736.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J5" (3009.5mil,277.5mil) on Top Overlay And Track (3028.386mil,323.307mil)(3166.181mil,323.307mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (3660mil,-370mil) on Top Overlay And Text "TOL" (3660mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (3660mil,-370mil) on Top Overlay And Text "VAL" (3660mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (3840mil,630mil) on Top Overlay And Text "TOL" (3840mil,630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (3840mil,630mil) on Top Overlay And Text "VAL" (3840mil,630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (3850mil,130mil) on Top Overlay And Text "TOL" (3850mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (3850mil,130mil) on Top Overlay And Text "VAL" (3850mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (6650mil,-370mil) on Top Overlay And Text "TOL" (6650mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (6650mil,-370mil) on Top Overlay And Text "VAL" (6650mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (7170mil,130mil) on Top Overlay And Text "TOL" (7170mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (7170mil,130mil) on Top Overlay And Text "VAL" (7170mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (9545mil,-370mil) on Top Overlay And Text "TOL" (9545mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (9545mil,-370mil) on Top Overlay And Text "VAL" (9545mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (9990mil,130mil) on Top Overlay And Text "TOL" (9990mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "PN" (9990mil,130mil) on Top Overlay And Text "VAL" (9990mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (3104.5mil,-221.5mil) on Top Overlay And Track (3038.386mil,-176.693mil)(3176.181mil,-176.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R13" (3104.5mil,-221.5mil) on Top Overlay And Track (3176.181mil,-176.693mil)(3176.181mil,236.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (6276.5mil,-224.5mil) on Top Overlay And Track (6148.386mil,-176.693mil)(6286.181mil,-176.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22" (6276.5mil,-224.5mil) on Top Overlay And Track (6286.181mil,-176.693mil)(6286.181mil,236.693mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TOL" (3660mil,-370mil) on Top Overlay And Text "VAL" (3660mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TOL" (3840mil,630mil) on Top Overlay And Text "VAL" (3840mil,630mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TOL" (3850mil,130mil) on Top Overlay And Text "VAL" (3850mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TOL" (6650mil,-370mil) on Top Overlay And Text "VAL" (6650mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TOL" (7170mil,130mil) on Top Overlay And Text "VAL" (7170mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TOL" (9545mil,-370mil) on Top Overlay And Text "VAL" (9545mil,-370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TOL" (9990mil,130mil) on Top Overlay And Text "VAL" (9990mil,130mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :56

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01