module IDM #(parameter W=4)(Data,clk,Out,Add,wen);
input clk,WEN;
input unsigned [7:0] Add,Data;
output wire [31:0] Out;
reg [7:0] memory [255:0];
initial begin

$readmemh("Instructionmemory_data.txt",memory);


end


assign Out={memory[Add+3],memory[Add+2],memory[Add+1],memory[Add]};
always @(posedge clk)begin


	if(WEN==1)
	begin
		memory[Add]=Data;

	end

end

endmodule