ARM GAS  C:\Temp\cciy28VF.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.NVIC_EncodePriority,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NVIC_EncodePriority:
  27              	.LVL0:
  28              	.LFB115:
  29              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.0
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     13. March 2019
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
ARM GAS  C:\Temp\cciy28VF.s 			page 2


  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  C:\Temp\cciy28VF.s 			page 3


  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
ARM GAS  C:\Temp\cciy28VF.s 			page 4


 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  C:\Temp\cciy28VF.s 			page 5


 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Temp\cciy28VF.s 			page 6


 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
ARM GAS  C:\Temp\cciy28VF.s 			page 7


 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  C:\Temp\cciy28VF.s 			page 8


 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 9


 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
ARM GAS  C:\Temp\cciy28VF.s 			page 10


 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
ARM GAS  C:\Temp\cciy28VF.s 			page 11


 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
ARM GAS  C:\Temp\cciy28VF.s 			page 12


 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
ARM GAS  C:\Temp\cciy28VF.s 			page 13


 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  C:\Temp\cciy28VF.s 			page 14


 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 15


 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  C:\Temp\cciy28VF.s 			page 16


 828:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 843:Drivers/CMSIS/Include/core_cm4.h **** 
 844:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:Drivers/CMSIS/Include/core_cm4.h **** 
 848:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** 
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
ARM GAS  C:\Temp\cciy28VF.s 			page 17


 885:Drivers/CMSIS/Include/core_cm4.h **** 
 886:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** 
 889:Drivers/CMSIS/Include/core_cm4.h **** /**
 890:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:Drivers/CMSIS/Include/core_cm4.h ****  */
 895:Drivers/CMSIS/Include/core_cm4.h **** 
 896:Drivers/CMSIS/Include/core_cm4.h **** /**
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:Drivers/CMSIS/Include/core_cm4.h ****  */
 899:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:Drivers/CMSIS/Include/core_cm4.h **** {
 901:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:Drivers/CMSIS/Include/core_cm4.h **** 
 926:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:Drivers/CMSIS/Include/core_cm4.h **** 
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 18


 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:Drivers/CMSIS/Include/core_cm4.h **** 
 989:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:Drivers/CMSIS/Include/core_cm4.h **** 
 997:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
ARM GAS  C:\Temp\cciy28VF.s 			page 19


 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:Drivers/CMSIS/Include/core_cm4.h **** 
1001:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:Drivers/CMSIS/Include/core_cm4.h **** 
1005:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:Drivers/CMSIS/Include/core_cm4.h **** 
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:Drivers/CMSIS/Include/core_cm4.h **** 
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:Drivers/CMSIS/Include/core_cm4.h **** 
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:Drivers/CMSIS/Include/core_cm4.h **** 
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** /**
1037:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:Drivers/CMSIS/Include/core_cm4.h ****  */
1042:Drivers/CMSIS/Include/core_cm4.h **** 
1043:Drivers/CMSIS/Include/core_cm4.h **** /**
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:Drivers/CMSIS/Include/core_cm4.h ****  */
1046:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:Drivers/CMSIS/Include/core_cm4.h **** {
1048:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
ARM GAS  C:\Temp\cciy28VF.s 			page 20


1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:Drivers/CMSIS/Include/core_cm4.h **** 
1074:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:Drivers/CMSIS/Include/core_cm4.h **** 
1082:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:Drivers/CMSIS/Include/core_cm4.h **** 
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:Drivers/CMSIS/Include/core_cm4.h **** 
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:Drivers/CMSIS/Include/core_cm4.h **** 
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:Drivers/CMSIS/Include/core_cm4.h **** 
1102:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:Drivers/CMSIS/Include/core_cm4.h **** 
1106:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 21


1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:Drivers/CMSIS/Include/core_cm4.h **** 
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:Drivers/CMSIS/Include/core_cm4.h **** 
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:Drivers/CMSIS/Include/core_cm4.h **** 
1135:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** 
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** 
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:Drivers/CMSIS/Include/core_cm4.h **** 
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:Drivers/CMSIS/Include/core_cm4.h **** 
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:Drivers/CMSIS/Include/core_cm4.h **** 
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:Drivers/CMSIS/Include/core_cm4.h **** 
1164:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:Drivers/CMSIS/Include/core_cm4.h **** 
1168:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
ARM GAS  C:\Temp\cciy28VF.s 			page 22


1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:Drivers/CMSIS/Include/core_cm4.h **** 
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:Drivers/CMSIS/Include/core_cm4.h **** 
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** 
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:Drivers/CMSIS/Include/core_cm4.h **** 
1194:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** 
1197:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:Drivers/CMSIS/Include/core_cm4.h **** /**
1199:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1200:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:Drivers/CMSIS/Include/core_cm4.h ****   @{
1203:Drivers/CMSIS/Include/core_cm4.h ****  */
1204:Drivers/CMSIS/Include/core_cm4.h **** 
1205:Drivers/CMSIS/Include/core_cm4.h **** /**
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:Drivers/CMSIS/Include/core_cm4.h ****  */
1208:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1209:Drivers/CMSIS/Include/core_cm4.h **** {
1210:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1222:Drivers/CMSIS/Include/core_cm4.h **** 
1223:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:Drivers/CMSIS/Include/core_cm4.h **** 
1225:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1226:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
ARM GAS  C:\Temp\cciy28VF.s 			page 23


1227:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:Drivers/CMSIS/Include/core_cm4.h **** 
1229:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:Drivers/CMSIS/Include/core_cm4.h **** 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:Drivers/CMSIS/Include/core_cm4.h **** 
1235:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1236:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** 
1239:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:Drivers/CMSIS/Include/core_cm4.h **** 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:Drivers/CMSIS/Include/core_cm4.h **** 
1245:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1246:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** 
1249:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** 
1253:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** 
1259:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** 
1263:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:Drivers/CMSIS/Include/core_cm4.h **** 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:Drivers/CMSIS/Include/core_cm4.h **** 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:Drivers/CMSIS/Include/core_cm4.h **** 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:Drivers/CMSIS/Include/core_cm4.h **** 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 24


1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** 
1294:Drivers/CMSIS/Include/core_cm4.h **** /**
1295:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1296:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:Drivers/CMSIS/Include/core_cm4.h ****   @{
1299:Drivers/CMSIS/Include/core_cm4.h ****  */
1300:Drivers/CMSIS/Include/core_cm4.h **** 
1301:Drivers/CMSIS/Include/core_cm4.h **** /**
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:Drivers/CMSIS/Include/core_cm4.h ****  */
1304:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1305:Drivers/CMSIS/Include/core_cm4.h **** {
1306:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1307:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1314:Drivers/CMSIS/Include/core_cm4.h **** 
1315:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:Drivers/CMSIS/Include/core_cm4.h **** 
1319:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:Drivers/CMSIS/Include/core_cm4.h **** 
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:Drivers/CMSIS/Include/core_cm4.h **** 
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:Drivers/CMSIS/Include/core_cm4.h **** 
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:Drivers/CMSIS/Include/core_cm4.h **** 
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:Drivers/CMSIS/Include/core_cm4.h **** 
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:Drivers/CMSIS/Include/core_cm4.h **** 
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:Drivers/CMSIS/Include/core_cm4.h **** 
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
ARM GAS  C:\Temp\cciy28VF.s 			page 25


1341:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:Drivers/CMSIS/Include/core_cm4.h **** 
1347:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:Drivers/CMSIS/Include/core_cm4.h **** 
1360:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:Drivers/CMSIS/Include/core_cm4.h **** 
1364:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:Drivers/CMSIS/Include/core_cm4.h **** 
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:Drivers/CMSIS/Include/core_cm4.h **** 
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:Drivers/CMSIS/Include/core_cm4.h **** 
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:Drivers/CMSIS/Include/core_cm4.h **** 
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:Drivers/CMSIS/Include/core_cm4.h **** 
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:Drivers/CMSIS/Include/core_cm4.h **** 
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:Drivers/CMSIS/Include/core_cm4.h **** 
1385:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** 
1389:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** 
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** 
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 26


1398:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** /**
1407:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1408:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:Drivers/CMSIS/Include/core_cm4.h ****   @{
1411:Drivers/CMSIS/Include/core_cm4.h ****  */
1412:Drivers/CMSIS/Include/core_cm4.h **** 
1413:Drivers/CMSIS/Include/core_cm4.h **** /**
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:Drivers/CMSIS/Include/core_cm4.h ****  */
1416:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1417:Drivers/CMSIS/Include/core_cm4.h **** {
1418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1423:Drivers/CMSIS/Include/core_cm4.h **** 
1424:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 27


1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** 
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:Drivers/CMSIS/Include/core_cm4.h **** 
1468:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** 
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:Drivers/CMSIS/Include/core_cm4.h **** 
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:Drivers/CMSIS/Include/core_cm4.h **** 
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Temp\cciy28VF.s 			page 28


1512:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1513:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:Drivers/CMSIS/Include/core_cm4.h ****   @{
1516:Drivers/CMSIS/Include/core_cm4.h ****  */
1517:Drivers/CMSIS/Include/core_cm4.h **** 
1518:Drivers/CMSIS/Include/core_cm4.h **** /**
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1523:Drivers/CMSIS/Include/core_cm4.h **** */
1524:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:Drivers/CMSIS/Include/core_cm4.h **** 
1526:Drivers/CMSIS/Include/core_cm4.h **** /**
1527:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1531:Drivers/CMSIS/Include/core_cm4.h **** */
1532:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:Drivers/CMSIS/Include/core_cm4.h **** 
1534:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:Drivers/CMSIS/Include/core_cm4.h **** 
1536:Drivers/CMSIS/Include/core_cm4.h **** 
1537:Drivers/CMSIS/Include/core_cm4.h **** /**
1538:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1539:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:Drivers/CMSIS/Include/core_cm4.h ****   @{
1542:Drivers/CMSIS/Include/core_cm4.h ****  */
1543:Drivers/CMSIS/Include/core_cm4.h **** 
1544:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1545:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:Drivers/CMSIS/Include/core_cm4.h **** 
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:Drivers/CMSIS/Include/core_cm4.h **** #endif
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
ARM GAS  C:\Temp\cciy28VF.s 			page 29


1569:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:Drivers/CMSIS/Include/core_cm4.h **** 
1571:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** 
1574:Drivers/CMSIS/Include/core_cm4.h **** 
1575:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1576:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1577:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1578:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1579:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1580:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1581:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1582:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1583:Drivers/CMSIS/Include/core_cm4.h **** /**
1584:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:Drivers/CMSIS/Include/core_cm4.h **** */
1586:Drivers/CMSIS/Include/core_cm4.h **** 
1587:Drivers/CMSIS/Include/core_cm4.h **** 
1588:Drivers/CMSIS/Include/core_cm4.h **** 
1589:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:Drivers/CMSIS/Include/core_cm4.h **** /**
1591:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:Drivers/CMSIS/Include/core_cm4.h ****   @{
1595:Drivers/CMSIS/Include/core_cm4.h ****  */
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1601:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:Drivers/CMSIS/Include/core_cm4.h **** #else
1603:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:Drivers/CMSIS/Include/core_cm4.h **** 
1617:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1621:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:Drivers/CMSIS/Include/core_cm4.h **** #else
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
ARM GAS  C:\Temp\cciy28VF.s 			page 30


1626:Drivers/CMSIS/Include/core_cm4.h **** 
1627:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:Drivers/CMSIS/Include/core_cm4.h **** 
1629:Drivers/CMSIS/Include/core_cm4.h **** 
1630:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /**
1640:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1641:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1644:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1645:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:Drivers/CMSIS/Include/core_cm4.h ****  */
1648:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:Drivers/CMSIS/Include/core_cm4.h **** {
1650:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1651:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:Drivers/CMSIS/Include/core_cm4.h **** 
1653:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:Drivers/CMSIS/Include/core_cm4.h **** }
1660:Drivers/CMSIS/Include/core_cm4.h **** 
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h **** /**
1663:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1664:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:Drivers/CMSIS/Include/core_cm4.h ****  */
1667:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:Drivers/CMSIS/Include/core_cm4.h **** {
1669:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:Drivers/CMSIS/Include/core_cm4.h **** }
1671:Drivers/CMSIS/Include/core_cm4.h **** 
1672:Drivers/CMSIS/Include/core_cm4.h **** 
1673:Drivers/CMSIS/Include/core_cm4.h **** /**
1674:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1675:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1678:Drivers/CMSIS/Include/core_cm4.h ****  */
1679:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:Drivers/CMSIS/Include/core_cm4.h **** {
1681:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1682:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  C:\Temp\cciy28VF.s 			page 31


1683:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1684:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1685:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1686:Drivers/CMSIS/Include/core_cm4.h ****   }
1687:Drivers/CMSIS/Include/core_cm4.h **** }
1688:Drivers/CMSIS/Include/core_cm4.h **** 
1689:Drivers/CMSIS/Include/core_cm4.h **** 
1690:Drivers/CMSIS/Include/core_cm4.h **** /**
1691:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1692:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1693:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1694:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1695:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1696:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1697:Drivers/CMSIS/Include/core_cm4.h ****  */
1698:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1699:Drivers/CMSIS/Include/core_cm4.h **** {
1700:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1701:Drivers/CMSIS/Include/core_cm4.h ****   {
1702:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1703:Drivers/CMSIS/Include/core_cm4.h ****   }
1704:Drivers/CMSIS/Include/core_cm4.h ****   else
1705:Drivers/CMSIS/Include/core_cm4.h ****   {
1706:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1707:Drivers/CMSIS/Include/core_cm4.h ****   }
1708:Drivers/CMSIS/Include/core_cm4.h **** }
1709:Drivers/CMSIS/Include/core_cm4.h **** 
1710:Drivers/CMSIS/Include/core_cm4.h **** 
1711:Drivers/CMSIS/Include/core_cm4.h **** /**
1712:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1713:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1714:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1715:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1716:Drivers/CMSIS/Include/core_cm4.h ****  */
1717:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1718:Drivers/CMSIS/Include/core_cm4.h **** {
1719:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1720:Drivers/CMSIS/Include/core_cm4.h ****   {
1721:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1722:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1723:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1724:Drivers/CMSIS/Include/core_cm4.h ****   }
1725:Drivers/CMSIS/Include/core_cm4.h **** }
1726:Drivers/CMSIS/Include/core_cm4.h **** 
1727:Drivers/CMSIS/Include/core_cm4.h **** 
1728:Drivers/CMSIS/Include/core_cm4.h **** /**
1729:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1730:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1731:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1732:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1733:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1734:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1735:Drivers/CMSIS/Include/core_cm4.h ****  */
1736:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1737:Drivers/CMSIS/Include/core_cm4.h **** {
1738:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1739:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  C:\Temp\cciy28VF.s 			page 32


1740:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1741:Drivers/CMSIS/Include/core_cm4.h ****   }
1742:Drivers/CMSIS/Include/core_cm4.h ****   else
1743:Drivers/CMSIS/Include/core_cm4.h ****   {
1744:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1745:Drivers/CMSIS/Include/core_cm4.h ****   }
1746:Drivers/CMSIS/Include/core_cm4.h **** }
1747:Drivers/CMSIS/Include/core_cm4.h **** 
1748:Drivers/CMSIS/Include/core_cm4.h **** 
1749:Drivers/CMSIS/Include/core_cm4.h **** /**
1750:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1751:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1752:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1753:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1754:Drivers/CMSIS/Include/core_cm4.h ****  */
1755:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1756:Drivers/CMSIS/Include/core_cm4.h **** {
1757:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1758:Drivers/CMSIS/Include/core_cm4.h ****   {
1759:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1760:Drivers/CMSIS/Include/core_cm4.h ****   }
1761:Drivers/CMSIS/Include/core_cm4.h **** }
1762:Drivers/CMSIS/Include/core_cm4.h **** 
1763:Drivers/CMSIS/Include/core_cm4.h **** 
1764:Drivers/CMSIS/Include/core_cm4.h **** /**
1765:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1766:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1767:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1768:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1769:Drivers/CMSIS/Include/core_cm4.h ****  */
1770:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1771:Drivers/CMSIS/Include/core_cm4.h **** {
1772:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1773:Drivers/CMSIS/Include/core_cm4.h ****   {
1774:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1775:Drivers/CMSIS/Include/core_cm4.h ****   }
1776:Drivers/CMSIS/Include/core_cm4.h **** }
1777:Drivers/CMSIS/Include/core_cm4.h **** 
1778:Drivers/CMSIS/Include/core_cm4.h **** 
1779:Drivers/CMSIS/Include/core_cm4.h **** /**
1780:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1781:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1782:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1783:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1784:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1785:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1786:Drivers/CMSIS/Include/core_cm4.h ****  */
1787:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1788:Drivers/CMSIS/Include/core_cm4.h **** {
1789:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1790:Drivers/CMSIS/Include/core_cm4.h ****   {
1791:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1792:Drivers/CMSIS/Include/core_cm4.h ****   }
1793:Drivers/CMSIS/Include/core_cm4.h ****   else
1794:Drivers/CMSIS/Include/core_cm4.h ****   {
1795:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1796:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  C:\Temp\cciy28VF.s 			page 33


1797:Drivers/CMSIS/Include/core_cm4.h **** }
1798:Drivers/CMSIS/Include/core_cm4.h **** 
1799:Drivers/CMSIS/Include/core_cm4.h **** 
1800:Drivers/CMSIS/Include/core_cm4.h **** /**
1801:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1802:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1803:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1804:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1805:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1806:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1807:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1808:Drivers/CMSIS/Include/core_cm4.h ****  */
1809:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1810:Drivers/CMSIS/Include/core_cm4.h **** {
1811:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1812:Drivers/CMSIS/Include/core_cm4.h ****   {
1813:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1814:Drivers/CMSIS/Include/core_cm4.h ****   }
1815:Drivers/CMSIS/Include/core_cm4.h ****   else
1816:Drivers/CMSIS/Include/core_cm4.h ****   {
1817:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1818:Drivers/CMSIS/Include/core_cm4.h ****   }
1819:Drivers/CMSIS/Include/core_cm4.h **** }
1820:Drivers/CMSIS/Include/core_cm4.h **** 
1821:Drivers/CMSIS/Include/core_cm4.h **** 
1822:Drivers/CMSIS/Include/core_cm4.h **** /**
1823:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1824:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1825:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1826:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1827:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1828:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1829:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1830:Drivers/CMSIS/Include/core_cm4.h ****  */
1831:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1832:Drivers/CMSIS/Include/core_cm4.h **** {
1833:Drivers/CMSIS/Include/core_cm4.h **** 
1834:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1835:Drivers/CMSIS/Include/core_cm4.h ****   {
1836:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1837:Drivers/CMSIS/Include/core_cm4.h ****   }
1838:Drivers/CMSIS/Include/core_cm4.h ****   else
1839:Drivers/CMSIS/Include/core_cm4.h ****   {
1840:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1841:Drivers/CMSIS/Include/core_cm4.h ****   }
1842:Drivers/CMSIS/Include/core_cm4.h **** }
1843:Drivers/CMSIS/Include/core_cm4.h **** 
1844:Drivers/CMSIS/Include/core_cm4.h **** 
1845:Drivers/CMSIS/Include/core_cm4.h **** /**
1846:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1847:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1848:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1849:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1850:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1851:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1852:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1853:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
ARM GAS  C:\Temp\cciy28VF.s 			page 34


1854:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1855:Drivers/CMSIS/Include/core_cm4.h ****  */
1856:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1857:Drivers/CMSIS/Include/core_cm4.h **** {
  30              		.loc 2 1857 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 2 1857 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 14, -4
1858:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  38              		.loc 2 1858 3 is_stmt 1 view .LVU2
  39              		.loc 2 1858 12 is_stmt 0 view .LVU3
  40 0002 00F00700 		and	r0, r0, #7
  41              	.LVL1:
1859:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
  42              		.loc 2 1859 3 is_stmt 1 view .LVU4
1860:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
  43              		.loc 2 1860 3 view .LVU5
1861:Drivers/CMSIS/Include/core_cm4.h **** 
1862:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  44              		.loc 2 1862 3 view .LVU6
  45              		.loc 2 1862 31 is_stmt 0 view .LVU7
  46 0006 C0F1070C 		rsb	ip, r0, #7
  47              		.loc 2 1862 23 view .LVU8
  48 000a BCF1040F 		cmp	ip, #4
  49 000e 28BF     		it	cs
  50 0010 4FF0040C 		movcs	ip, #4
  51              	.LVL2:
1863:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  52              		.loc 2 1863 3 is_stmt 1 view .LVU9
  53              		.loc 2 1863 44 is_stmt 0 view .LVU10
  54 0014 031D     		adds	r3, r0, #4
  55              		.loc 2 1863 109 view .LVU11
  56 0016 062B     		cmp	r3, #6
  57 0018 0FD9     		bls	.L3
  58              		.loc 2 1863 109 discriminator 1 view .LVU12
  59 001a C31E     		subs	r3, r0, #3
  60              	.L2:
  61              	.LVL3:
1864:Drivers/CMSIS/Include/core_cm4.h **** 
1865:Drivers/CMSIS/Include/core_cm4.h ****   return (
  62              		.loc 2 1865 3 is_stmt 1 discriminator 4 view .LVU13
1866:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  63              		.loc 2 1866 30 is_stmt 0 discriminator 4 view .LVU14
  64 001c 4FF0FF3E 		mov	lr, #-1
  65 0020 0EFA0CF0 		lsl	r0, lr, ip
  66              	.LVL4:
  67              		.loc 2 1866 30 discriminator 4 view .LVU15
  68 0024 21EA0001 		bic	r1, r1, r0
  69              	.LVL5:
  70              		.loc 2 1866 82 discriminator 4 view .LVU16
  71 0028 9940     		lsls	r1, r1, r3
1867:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
  72              		.loc 2 1867 30 discriminator 4 view .LVU17
ARM GAS  C:\Temp\cciy28VF.s 			page 35


  73 002a 0EFA03FE 		lsl	lr, lr, r3
  74 002e 22EA0E02 		bic	r2, r2, lr
  75              	.LVL6:
1868:Drivers/CMSIS/Include/core_cm4.h ****          );
1869:Drivers/CMSIS/Include/core_cm4.h **** }
  76              		.loc 2 1869 1 discriminator 4 view .LVU18
  77 0032 41EA0200 		orr	r0, r1, r2
  78 0036 5DF804FB 		ldr	pc, [sp], #4
  79              	.LVL7:
  80              	.L3:
1863:Drivers/CMSIS/Include/core_cm4.h **** 
  81              		.loc 2 1863 109 view .LVU19
  82 003a 0023     		movs	r3, #0
  83 003c EEE7     		b	.L2
  84              		.cfi_endproc
  85              	.LFE115:
  87              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
  88              		.align	1
  89              		.global	PeriphCommonClock_Config
  90              		.syntax unified
  91              		.thumb
  92              		.thumb_func
  94              	PeriphCommonClock_Config:
  95              	.LFB911:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include <math.h>
  26:Core/Src/main.c **** #include <string.h>
  27:Core/Src/main.c **** #include <stdio.h>
  28:Core/Src/main.c **** #include <stdbool.h>
  29:Core/Src/main.c **** #include <stdint.h>
  30:Core/Src/main.c **** #include "IMU.h"
  31:Core/Src/main.c **** #include "CustomWhile.h"
  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 36


  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  54:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** float IMU_Accel[3]; 
  71:Core/Src/main.c **** float IMU_Gyro[3]; 
  72:Core/Src/main.c **** uint32_t IR_LED_TIMER; 
  73:Core/Src/main.c **** uint16_t ADC1s[9];
  74:Core/Src/main.c **** uint16_t ADC2s[9];
  75:Core/Src/main.c **** uint16_t ADC_H[9] = {0,0,0,0,0,0,0,0,0};
  76:Core/Src/main.c **** uint16_t ADC_L[9] = {0,0,0,0,0,0,0,0,0};
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** // int mainTest(int argc, char const *argv[])
  79:Core/Src/main.c **** int main(int argc, char const *argv[])
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   HAL_Init();
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c ****   PeriphCommonClock_Config();
  84:Core/Src/main.c ****   MX_GPIO_Init();
  85:Core/Src/main.c ****   MX_DMA_Init();
  86:Core/Src/main.c ****   MX_ADC1_Init();
  87:Core/Src/main.c ****   MX_USB_DEVICE_Init();
  88:Core/Src/main.c ****   MX_TIM3_Init();
  89:Core/Src/main.c ****   MX_I2C2_Init();
  90:Core/Src/main.c ****   MX_ADC2_Init();
ARM GAS  C:\Temp\cciy28VF.s 			page 37


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   initIMU();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_MOT_LS_GPIO_Port,LED_MOT_LS_Pin,1);
  95:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_FWD_LS_GPIO_Port,LED_FWD_LS_Pin,1);
  96:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_LS_GPIO_Port,LED_LS_Pin,1);
  97:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_DOWN_LS_GPIO_Port,LED_DOWN_LS_Pin,1);
  98:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_DOWN_RS_GPIO_Port,LED_DOWN_RS_Pin,1);
  99:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_RS_GPIO_Port,LED_RS_Pin,1);
 100:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_FWD_RS_GPIO_Port,LED_FWD_RS_Pin,1);
 101:Core/Src/main.c ****   // HAL_GPIO_WritePin(LED_MOT_RS_GPIO_Port,LED_MOT_RS_Pin,1);
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   while (1)
 108:Core/Src/main.c ****   {
 109:Core/Src/main.c ****     refreshIMUValues();
 110:Core/Src/main.c ****     CustomWhile();
 111:Core/Src/main.c ****   }
 112:Core/Src/main.c ****   
 113:Core/Src/main.c ****   
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** /* USER CODE END 0 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /**
 121:Core/Src/main.c ****   * @brief  The application entry point.
 122:Core/Src/main.c ****   * @retval int
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** /**
 126:Core/Src/main.c ****   * @brief System Clock Configuration
 127:Core/Src/main.c ****   * @retval None
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c **** void SystemClock_Config(void)
 130:Core/Src/main.c **** {
 131:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 132:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****   }
 135:Core/Src/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 136:Core/Src/main.c ****   while (LL_PWR_IsActiveFlag_VOS() != 0)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c ****   LL_RCC_HSE_Enable();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****    /* Wait till HSE is ready */
 142:Core/Src/main.c ****   while(LL_RCC_HSE_IsReady() != 1)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 20, LL_RCC_PLLR_DIV_2);
 147:Core/Src/main.c ****   LL_RCC_PLL_EnableDomain_SYS();
ARM GAS  C:\Temp\cciy28VF.s 			page 38


 148:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****    /* Wait till PLL is ready */
 151:Core/Src/main.c ****   while(LL_RCC_PLL_IsReady() != 1)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****    /* Wait till System clock is ready */
 158:Core/Src/main.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 159:Core/Src/main.c ****   {
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   }
 162:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 163:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 164:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 165:Core/Src/main.c ****   LL_SetSystemCoreClock(80000000);
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****    /* Update the time base */
 168:Core/Src/main.c ****   if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     Error_Handler();
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c **** }
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /**
 175:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 176:Core/Src/main.c ****   * @retval None
 177:Core/Src/main.c ****   */
 178:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 179:Core/Src/main.c **** {
  96              		.loc 1 179 1 is_stmt 1 view -0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 180:Core/Src/main.c ****   LL_RCC_PLLSAI1_ConfigDomain_48M(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 12, LL_RCC_PLLSAI1Q_DIV_
 101              		.loc 1 180 3 view .LVU21
 102              	.LVL8:
 103              	.LBB294:
 104              	.LBI294:
 105              		.file 3 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @file    stm32l4xx_ll_rcc.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
ARM GAS  C:\Temp\cciy28VF.s 			page 39


  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   ******************************************************************************
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #ifndef STM32L4xx_LL_RCC_H
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define STM32L4xx_LL_RCC_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #ifdef __cplusplus
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** extern "C" {
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #include "stm32l4xx.h"
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @addtogroup STM32L4xx_LL_Driver
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC)
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Defines used to perform offsets*/
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR        0U
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR2       0x14U
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
ARM GAS  C:\Temp\cciy28VF.s 			page 40


  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** typedef struct
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *           HW set-up.
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define HSE_VALUE    8000000U   /*!< Value of the HSE oscillator in Hz */
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* HSE_VALUE */
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* HSI_VALUE */
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* LSE_VALUE */
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* LSI_VALUE */
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if !defined  (EXTERNAL_SAI1_CLOCK_VALUE)
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define EXTERNAL_SAI1_CLOCK_VALUE    48000U /*!< Value of the SAI1_EXTCLK external oscillator in Hz
ARM GAS  C:\Temp\cciy28VF.s 			page 41


 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* EXTERNAL_SAI1_CLOCK_VALUE */
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if !defined  (EXTERNAL_SAI2_CLOCK_VALUE)
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define EXTERNAL_SAI2_CLOCK_VALUE    48000U /*!< Value of the SAI2_EXTCLK external oscillator in Hz
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* EXTERNAL_SAI2_CLOCK_VALUE */
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear */
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_PLLSAI1RDYC            RCC_CICR_PLLSAI1RDYC /*!< PLLSAI1 Ready Interrupt Clear 
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2_SUPPORT)
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_PLLSAI2RDYC            RCC_CICR_PLLSAI2RDYC /*!< PLLSAI2 Ready Interrupt Clear 
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2_SUPPORT */
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag */
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLSAI1RDYF            RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag *
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2_SUPPORT)
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLSAI2RDYF            RCC_CIFR_PLLSAI2RDYF /*!< PLLSAI2 Ready Interrupt flag *
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2_SUPPORT */
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_FWRSTF                  RCC_CSR_FWRSTF     /*!< Firewall reset flag */
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
ARM GAS  C:\Temp\cciy28VF.s 			page 42


 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable *
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_PLLSAI1RDYIE           RCC_CIER_PLLSAI1RDYIE  /*!< PLLSAI1 Ready Interrupt Enab
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2_SUPPORT)
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_PLLSAI2RDYIE           RCC_CIER_PLLSAI2RDYIE  /*!< PLLSAI2 Ready Interrupt Enab
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2_SUPPORT */
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  /*!< MSI = 100 KHz  */
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  /*!< MSI = 200 KHz  */
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  /*!< MSI = 400 KHz  */
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  /*!< MSI = 800 KHz  */
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  /*!< MSI = 1 MHz    */
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  /*!< MSI = 2 MHz    */
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  /*!< MSI = 4 MHz    */
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  /*!< MSI = 8 MHz    */
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  /*!< MSI = 16 MHz   */
ARM GAS  C:\Temp\cciy28VF.s 			page 43


 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  /*!< MSI = 24 MHz   */
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz   */
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz   */
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSISRANGE  MSI range after Standby mode
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSISRANGE_4                 RCC_CSR_MSISRANGE_1  /*!< MSI = 1 MHz    */
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSISRANGE_5                 RCC_CSR_MSISRANGE_2  /*!< MSI = 2 MHz    */
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSISRANGE_6                 RCC_CSR_MSISRANGE_4  /*!< MSI = 4 MHz    */
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSISRANGE_7                 RCC_CSR_MSISRANGE_8  /*!< MSI = 8 MHz    */
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low s
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed c
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    /*!< MSI selection as system clock */
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   /*!< MSI used as system clock */
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
ARM GAS  C:\Temp\cciy28VF.s 			page 44


 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             /*!< MSI selection after wake-up
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output d
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selec
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                      /*!< MSI selectio
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 select
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selectio
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL sel
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selectio
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      /*!< HSI48 select
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 45


 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       /*!< MCO not divided */
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       /*!< MCO divided by 2 */
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       /*!< MCO divided by 4 */
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       /*!< MCO divided by 8 */
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      /*!< MCO divided by 16 */
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE  Peripheral USART clock source selection
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL << 16U)                           /
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)   /
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL << 16U)                           /
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)   /
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART3SEL)
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL << 16U)                           /
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL)   /
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART3SEL */
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL)
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART4_CLKSOURCE  Peripheral UART clock source selection
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL << 16U)                           /*
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_0)  /*
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_1)  /*
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL)    /*
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
ARM GAS  C:\Temp\cciy28VF.s 			page 46


 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL << 16U)                           /*
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_0)  /*
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_1)  /*
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL)    /*
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     /*!< PCLK1 clock used as
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          /*!< SYSCLK clock used a
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          /*!< HSI clock used as L
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            /*!< LSE clock used as L
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1_CLKSOURCE  Peripheral I2C clock source selection
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C2SEL)
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_I2C2SEL */
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      RCC_CCIPR_LPTIM1SEL                                    /
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 >> 16U)) /
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 >> 16U)) /
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >> 16U))   /
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      RCC_CCIPR_LPTIM2SEL                                    /
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 >> 16U)) /
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 >> 16U)) /
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >> 16U))   /
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 47


 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE  Peripheral SAI clock source selection
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SAI1SEL)
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      (RCC_CCIPR2_SAI1SEL << 16U)                          /*!
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI2      ((RCC_CCIPR2_SAI1SEL << 16U) | RCC_CCIPR2_SAI1SEL_0) /*!
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          ((RCC_CCIPR2_SAI1SEL << 16U) | RCC_CCIPR2_SAI1SEL_1) /*!
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          ((RCC_CCIPR2_SAI1SEL << 16U) | (RCC_CCIPR2_SAI1SEL_1 | R
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          ((RCC_CCIPR2_SAI1SEL << 16U) | RCC_CCIPR2_SAI1SEL_2) /*!
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #elif defined(RCC_CCIPR_SAI1SEL)
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      RCC_CCIPR_SAI1SEL                                    /*!
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2_SUPPORT)
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI2      (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_0 >> 16U))   /*!
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2_SUPPORT */
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_1 >> 16U))   /*!
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL >> 16U))     /*!
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SAI1SEL */
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SAI2SEL)
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSAI1      (RCC_CCIPR2_SAI2SEL << 16U)                          /*!
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSAI2      ((RCC_CCIPR2_SAI2SEL << 16U) | RCC_CCIPR2_SAI2SEL_0) /*!
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLL          ((RCC_CCIPR2_SAI2SEL << 16U) | RCC_CCIPR2_SAI2SEL_1) /*!
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PIN          ((RCC_CCIPR2_SAI2SEL << 16U) | (RCC_CCIPR2_SAI2SEL_1 | R
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_HSI          ((RCC_CCIPR2_SAI2SEL << 16U) | RCC_CCIPR2_SAI2SEL_2) /*!
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #elif defined(RCC_CCIPR_SAI2SEL)
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSAI1      RCC_CCIPR_SAI2SEL                                    /*!
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2_SUPPORT)
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSAI2      (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_0 >> 16U))   /*!
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2_SUPPORT */
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLL          (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_1 >> 16U))   /*!
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PIN          (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL >> 16U))     /*!
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SAI2SEL */
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SDMMCSEL)
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDMMC1_KERNELCLKSOURCE  Peripheral SDMMC kernel clock source selection
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK  0x00000000U          /*!< 48MHz clock from internal mu
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_KERNELCLKSOURCE_PLLP   RCC_CCIPR2_SDMMCSEL  /*!< PLLSAI3CLK clock used as SDM
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SDMMCSEL */
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SDMMC1)
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDMMC1_CLKSOURCE  Peripheral SDMMC clock source selection
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_HSI48      0x00000000U          /*!< HSI48 clock used as SDMMC1 clo
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_NONE       0x00000000U          /*!< No clock used as SDMMC1 clock 
ARM GAS  C:\Temp\cciy28VF.s 			page 48


 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1    RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 clock used as SDMMC1 c
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_PLL        RCC_CCIPR_CLK48SEL_1 /*!< PLL clock used as SDMMC1 clock
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE_MSI        RCC_CCIPR_CLK48SEL   /*!< MSI clock used as SDMMC1 clock
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SDMMC1 */
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48         0x00000000U          /*!< HSI48 clock used as RNG clock 
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_NONE          0x00000000U          /*!< No clock used as RNG clock sou
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLLSAI1       RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 clock used as RNG cloc
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL           RCC_CCIPR_CLK48SEL_1 /*!< PLL clock used as RNG clock so
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_MSI           RCC_CCIPR_CLK48SEL   /*!< MSI clock used as RNG clock so
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48         0x00000000U          /*!< HSI48 clock used as USB clock 
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_NONE          0x00000000U          /*!< No clock used as USB clock sou
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLSAI1       RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 clock used as USB cloc
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL           RCC_CCIPR_CLK48SEL_1 /*!< PLL clock used as USB clock so
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_MSI           RCC_CCIPR_CLK48SEL   /*!< MSI clock used as USB clock so
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE  Peripheral ADC clock source selection
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_NONE          0x00000000U          /*!< No clock used as ADC clock sou
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLLSAI1       RCC_CCIPR_ADCSEL_0   /*!< PLLSAI1 clock used as ADC cloc
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2_SUPPORT) && !defined(LTDC)
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLLSAI2       RCC_CCIPR_ADCSEL_1   /*!< PLLSAI2 clock used as ADC cloc
ARM GAS  C:\Temp\cciy28VF.s 			page 49


 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2_SUPPORT */
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADCSEL)
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK        RCC_CCIPR_ADCSEL     /*!< SYSCLK clock used as ADC clock
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK        0x30000000U          /*!< SYSCLK clock used as ADC clock
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SWPMI1)
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SWPMI1_CLKSOURCE  Peripheral SWPMI1 clock source selection
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SWPMI1_CLKSOURCE_PCLK1      0x00000000U          /*!< PCLK1 used as SWPMI1 clock sou
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SWPMI1_CLKSOURCE_HSI        RCC_CCIPR_SWPMI1SEL  /*!< HSI used as SWPMI1 clock sourc
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SWPMI1 */
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_ADFSDM1SEL)
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1_AUDIO_CLKSOURCE  Peripheral DFSDM1 Audio clock source selection
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1 0x00000000U             /*!< SAI1 clock used as DFSDM1 A
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI  RCC_CCIPR2_ADFSDM1SEL_0 /*!< HSI clock used as DFSDM1 Au
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI  RCC_CCIPR2_ADFSDM1SEL_1 /*!< MSI clock used as DFSDM1 Au
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_ADFSDM1SEL */
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1_CLKSOURCE  Peripheral DFSDM1 clock source selection
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_DFSDM1SEL)
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_PCLK2      0x00000000U          /*!< PCLK2 used as DFSDM1 clock sou
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK     RCC_CCIPR2_DFSDM1SEL /*!< SYSCLK used as DFSDM1 clock so
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_PCLK2      0x00000000U          /*!< PCLK2 used as DFSDM1 clock sou
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK     RCC_CCIPR_DFSDM1SEL  /*!< SYSCLK used as DFSDM1 clock so
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_DFSDM1SEL */
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DSI)
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DSI_CLKSOURCE  Peripheral DSI clock source selection
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U           /*!< DSI-PHY clock used as DSI byte
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE_PLL          RCC_CCIPR2_DSISEL     /*!< PLL clock used as DSI byte lan
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 50


 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DSI */
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(LTDC)
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LTDC_CLKSOURCE  Peripheral LTDC clock source selection
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2  0x00000000U              /*!< PLLSAI2DIVR divided by 2
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4  RCC_CCIPR2_PLLSAI2DIVR_0 /*!< PLLSAI2DIVR divided by 4
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8  RCC_CCIPR2_PLLSAI2DIVR_1 /*!< PLLSAI2DIVR divided by 8
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16 RCC_CCIPR2_PLLSAI2DIVR   /*!< PLLSAI2DIVR divided by 1
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* LTDC */
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(OCTOSPI1)
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OCTOSPI  Peripheral OCTOSPI get clock source
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK    0x00000000U           /*!< SYSCLK used as OctoSPI clock 
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_OCTOSPI_CLKSOURCE_MSI       RCC_CCIPR2_OSPISEL_0  /*!< MSI used as OctoSPI clock sou
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_OCTOSPI_CLKSOURCE_PLL       RCC_CCIPR2_OSPISEL_1  /*!< PLL used as OctoSPI clock sou
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* OCTOSPI1 */
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1 Peripheral USART get clock source
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection *
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection *
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_USART3SEL)
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection *
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_USART3SEL */
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL)
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UART4 Peripheral UART get clock source
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL /*!< UART4 Clock source selection */
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL /*!< UART5 Clock source selection */
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
ARM GAS  C:\Temp\cciy28VF.s 			page 51


 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_I2C2SEL)
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_I2C2SEL */
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR << 24U) | ((uint32_t)RCC_CC
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR2 << 24U) | ((uint32_t)RCC_C
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM1 Clock source selection *
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL /*!< LPTIM2 Clock source selection *
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1  Peripheral SAI get clock source
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SAI1SEL)
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR2_SAI1SEL /*!< SAI1 Clock source selection */
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL /*!< SAI1 Clock source selection */
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SAI1SEL */
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SAI2SEL)
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE              RCC_CCIPR2_SAI2SEL /*!< SAI2 Clock source selection */
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #elif defined(RCC_CCIPR_SAI2SEL)
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE              RCC_CCIPR_SAI2SEL /*!< SAI2 Clock source selection */
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SAI2SEL */
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SDMMC1)
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SDMMCSEL)
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDMMC1_KERNEL  Peripheral SDMMC get kernel clock source
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_KERNELCLKSOURCE      RCC_CCIPR2_SDMMCSEL /*!< SDMMC1 Kernel Clock source sele
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 52


 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SDMMCSEL */
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDMMC1  Peripheral SDMMC get clock source
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SDMMC1_CLKSOURCE            RCC_CCIPR_CLK48SEL /*!< SDMMC1 Clock source selection */
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SDMMC1 */
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< RNG Clock source selection */
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< USB Clock source selection */
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC  Peripheral ADC get clock source
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADCSEL)
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL /*!< ADC Clock source selection */
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               0x30000000U /*!< ADC Clock source selection */
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SWPMI1)
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SWPMI1  Peripheral SWPMI1 get clock source
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SWPMI1_CLKSOURCE            RCC_CCIPR_SWPMI1SEL /*!< SWPMI1 Clock source selection *
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SWPMI1 */
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_ADFSDM1SEL)
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1_AUDIO  Peripheral DFSDM1 Audio get clock source
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 53


 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_CCIPR2_ADFSDM1SEL /* DFSDM1 Audio Clock source selec
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_ADFSDM1SEL */
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1  Peripheral DFSDM1 get clock source
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_DFSDM1SEL)
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE            RCC_CCIPR2_DFSDM1SEL /*!< DFSDM1 Clock source selection 
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE            RCC_CCIPR_DFSDM1SEL /*!< DFSDM1 Clock source selection *
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_DFSDM1SEL */
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DSI)
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DSI  Peripheral DSI get clock source
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE               RCC_CCIPR2_DSISEL      /*!< DSI Clock source selection *
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DSI */
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(LTDC)
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LTDC  Peripheral LTDC get clock source
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE              RCC_CCIPR2_PLLSAI2DIVR /*!< LTDC Clock source selection 
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* LTDC */
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(OCTOSPI1)
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OCTOSPI  Peripheral OCTOSPI get clock source
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_OCTOSPI_CLKSOURCE           RCC_CCIPR2_OSPISEL    /*!< OctoSPI Clock source selectio
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* OCTOSPI1 */
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
ARM GAS  C:\Temp\cciy28VF.s 			page 54


 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL, PLLSAI1 and PLLSAI2 entry clock source
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_MSI  /*!< MSI clock selected as PLL e
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                             
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                                    
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                                    
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)               
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                                    
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)               
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)               
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLM_DIV_1_16_SUPPORT)
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3)                                    
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)               
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)               
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)               
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLM_DIV_1_16_SUPPORT */
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  0x00000000U            /*!< Main PLL division factor for
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   /*!< Main PLL division factor for
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   /*!< Main PLL division factor for
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     /*!< Main PLL division factor for
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_SUPPORT)
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
ARM GAS  C:\Temp\cciy28VF.s 			page 55


 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                 
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)           
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                 
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)           
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)           
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                 
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)           
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)           
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)           
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                 
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)           
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)           
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)           
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)           
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  0x00000000U            /*!< Main PLL division factor for
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP)     /*!< Main PLL division factor for
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_SUPPORT */
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  0x00000000U             /*!< Main PLL division factor fo
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    /*!< Main PLL division factor fo
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    /*!< Main PLL division factor fo
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      /*!< Main PLL division factor fo
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1M  PLLSAI1 division factor (PLLSAI1M)
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_1              0x00000000U                                             
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_2              (RCC_PLLSAI1CFGR_PLLSAI1M_0)                            
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_3              (RCC_PLLSAI1CFGR_PLLSAI1M_1)                            
ARM GAS  C:\Temp\cciy28VF.s 			page 56


 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) 
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_5              (RCC_PLLSAI1CFGR_PLLSAI1M_2)                            
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0) 
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_7              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1) 
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|R
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_9              (RCC_PLLSAI1CFGR_PLLSAI1M_3)                            
 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_10             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_0) 
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_11             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1) 
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_12             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1|R
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_13             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2) 
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_14             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|R
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_15             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|R
 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1M_DIV_16             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|R
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1Q  PLLSAI1 division factor (PLLSAI1Q)
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_2              0x00000000U                  /*!< PLLSAI1 division facto
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1Q_0) /*!< PLLSAI1 division facto
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1Q_1) /*!< PLLSAI1 division facto
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1Q_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1Q)   /*!< PLLSAI1 division facto
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1P  PLLSAI1 division factor (PLLSAI1P)
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_2              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)                         
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_3              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PD
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2)                         
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_5              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PD
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PD
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_7              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PD
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3)                         
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_9              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PD
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_10             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PD
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_11             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PD
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_12             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PD
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_13             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PD
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_14             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PD
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_15             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PD
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_16             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4)                         
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_17             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_18             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_19             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_20             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_21             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_22             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_23             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_24             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
ARM GAS  C:\Temp\cciy28VF.s 			page 57


1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_25             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_26             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_27             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_28             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_29             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_30             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_31             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PD
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_7              0x00000000U                /*!< PLLSAI1 division factor 
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1P_DIV_17             (RCC_PLLSAI1CFGR_PLLSAI1P) /*!< PLLSAI1 division factor 
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI1R  PLLSAI1 division factor (PLLSAI1R)
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_2              0x00000000U                  /*!< PLLSAI1 division facto
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1R_0) /*!< PLLSAI1 division facto
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1R_1) /*!< PLLSAI1 division facto
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI1R_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1R)   /*!< PLLSAI1 division facto
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2_SUPPORT)
1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI2M  PLLSAI1 division factor (PLLSAI2M)
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_1              0x00000000U                                             
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_2              (RCC_PLLSAI2CFGR_PLLSAI2M_0)                            
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_3              (RCC_PLLSAI2CFGR_PLLSAI2M_1)                            
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) 
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_5              (RCC_PLLSAI2CFGR_PLLSAI2M_2)                            
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0) 
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_7              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1) 
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|R
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_9              (RCC_PLLSAI2CFGR_PLLSAI2M_3)                            
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_10             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_0) 
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_11             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1) 
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_12             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1|R
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_13             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2) 
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_14             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|R
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_15             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|R
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2M_DIV_16             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|R
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI2Q  PLLSAI2 division factor (PLLSAI2Q)
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 58


1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2Q_DIV_2              0x00000000U                  /*!< PLLSAI2 division facto
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2Q_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2Q_0) /*!< PLLSAI2 division facto
1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2Q_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2Q_1) /*!< PLLSAI2 division facto
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2Q_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2Q)   /*!< PLLSAI2 division facto
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI2P  PLLSAI2 division factor (PLLSAI2P)
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_2              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)                         
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_3              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PD
1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2)                         
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_5              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PD
1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PD
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_7              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PD
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3)                         
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_9              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PD
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_10             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PD
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_11             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PD
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_12             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PD
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_13             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PD
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_14             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PD
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_15             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PD
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_16             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4)                         
1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_17             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_18             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_19             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_20             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_21             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_22             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_23             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_24             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_25             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_26             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_27             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_28             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_29             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_30             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_31             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PD
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_7              0x00000000U                /*!< PLLSAI2 division factor 
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2P_DIV_17             (RCC_PLLSAI2CFGR_PLLSAI2P) /*!< PLLSAI2 division factor 
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI2R  PLLSAI2 division factor (PLLSAI2R)
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2R_DIV_2              0x00000000U                  /*!< PLLSAI2 division facto
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2R_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2R_0) /*!< PLLSAI2 division facto
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2R_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2R_1) /*!< PLLSAI2 division facto
ARM GAS  C:\Temp\cciy28VF.s 			page 59


1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2R_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2R)   /*!< PLLSAI2 division facto
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_PLLSAI2DIVR)
1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAI2DIVR  PLLSAI2DIVR division factor (PLLSAI2DIVR)
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2DIVR_DIV_2           0x00000000U                     /*!< PLLSAI2 division fa
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2DIVR_DIV_4           RCC_CCIPR2_PLLSAI2DIVR_0        /*!< PLLSAI2 division fa
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2DIVR_DIV_8           RCC_CCIPR2_PLLSAI2DIVR_1        /*!< PLLSAI2 division fa
1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_PLLSAI2DIVR_DIV_16          (RCC_CCIPR2_PLLSAI2DIVR_1 | RCC_CCIPR2_PLLSAI2DIVR_0) /*
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_PLLSAI2DIVR */
1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2_SUPPORT */
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGESEL  MSI clock range selection
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGESEL_STANDBY         0U                  /*!< MSI Range is provided by MSISRA
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_MSIRANGESEL_RUN             1U                  /*!< MSI Range is provided by MSIRAN
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CSR_LSIPREDIV)
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSIPREDIV  LSI division factor
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSI_PREDIV_1                0x00000000U         /*!< LSI division factor by 1   */
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_LSI_PREDIV_128              RCC_CSR_LSIPREDIV   /*!< LSI division factor by 128 */
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CSR_LSIPREDIV */
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** Legacy definitions for compatibility purpose
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** @cond 0
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** */
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_PCLK       LL_RCC_DFSDM1_CLKSOURCE_PCLK2
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM_CLKSOURCE_PCLK        LL_RCC_DFSDM1_CLKSOURCE_PCLK2
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM_CLKSOURCE_SYSCLK      LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_DFSDM_CLKSOURCE             LL_RCC_DFSDM1_CLKSOURCE
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SWPMI1)
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_SWPMI1_CLKSOURCE_PCLK       LL_RCC_SWPMI1_CLKSOURCE_PCLK1
1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SWPMI1 */
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** @endcond
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 60


1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Write a value in RCC register
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __REG__ Register to be written
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Read a value in RCC register
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __REG__ Register to be read
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Register value
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
1247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9 (*)
1260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10 (*)
1261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11 (*)
1262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12 (*)
1263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13 (*)
1264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14 (*)
1265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15 (*)
1266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
1267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
1268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
ARM GAS  C:\Temp\cciy28VF.s 			page 61


1269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLN__ Between 8 and 86 or 127 depending on devices
1270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
1275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (
1278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))
1279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
1281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
1282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on SAI domain
1284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
1286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9 (*)
1297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10 (*)
1298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11 (*)
1299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12 (*)
1300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13 (*)
1301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14 (*)
1302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15 (*)
1303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
1304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
1305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLN__ Between 8 and 86 or 127 depending on devices
1307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
1308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
1309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
1310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
1311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
1312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
1313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
1314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
1315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
1316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
1317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
1318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
1319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
1320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
1321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
1322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
1323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
1324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
1325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
ARM GAS  C:\Temp\cciy28VF.s 			page 62


1326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
1327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
1328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
1329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
1330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
1331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
1332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
1333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
1334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
1335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
1336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
1337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
1338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
1341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__PLLP__) >> RCC_PLLCFGR_PLLPDIV_Pos))
1342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
1344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on SAI domain
1346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
1348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLN__ Between 8 and 86
1359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
1360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
1361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
1362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
1365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    (((__PLLP__) == LL_RCC_PLLP_DIV_7) ? 7U : 17U))
1366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
1368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
1369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
1372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
ARM GAS  C:\Temp\cciy28VF.s 			page 63


1383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9 (*)
1385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10 (*)
1386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11 (*)
1387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12 (*)
1388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13 (*)
1389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14 (*)
1390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15 (*)
1391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
1392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
1393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLN__ Between 8 and 86 or 127 depending on devices
1395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
1403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U))
1404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
1406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
1407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1 frequency used for SAI domain
1409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI1_GetDivider (),
1410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ());
1411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1M__ This parameter can be one of the following values:
1413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_1
1414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_2
1415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_3
1416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_4
1417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_5
1418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_6
1419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_7
1420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_8
1421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_9
1422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_10
1423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_11
1424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_12
1425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_13
1426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_14
1427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_15
1428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_16
1429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 8 and 86 or 127 depending on devices
1430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1P__ This parameter can be one of the following values:
1431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
1432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
1433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
1434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
1435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
1436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
1437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
1438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
1439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
ARM GAS  C:\Temp\cciy28VF.s 			page 64


1440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
1441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
1442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
1443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
1444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
1445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
1446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
1447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
1448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
1449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
1450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
1451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
1452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
1453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
1454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
1455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
1456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
1457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
1458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
1459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
1460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
1461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__) \
1464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLSAI1M__) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (
1465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))
1466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
1468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1 frequency used for SAI domain
1470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ());
1472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 8 and 86 or 127 depending on devices
1483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1P__ This parameter can be one of the following values:
1484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
1485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
1486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
1487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
1488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
1489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
1490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
1491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
1492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
1493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
1494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
1495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
1496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
ARM GAS  C:\Temp\cciy28VF.s 			page 65


1497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
1498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
1499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
1500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
1501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
1502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
1503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
1504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
1505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
1506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
1507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
1508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
1509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
1510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
1511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
1512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
1513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
1514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \
1517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__)
1518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))
1519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
1521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1 frequency used for SAI domain
1523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ());
1525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 8 and 86
1536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1P__ This parameter can be one of the following values:
1537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
1538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
1539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \
1542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__)
1543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     (((__PLLSAI1P__) == LL_RCC_PLLSAI1P_DIV_7) ? 7U : 17U))
1544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
1546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1 frequency used on 48M domain
1550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI1_GetDivider (),
1551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ());
1552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1M__ This parameter can be one of the following values:
ARM GAS  C:\Temp\cciy28VF.s 			page 66


1554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_1
1555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_2
1556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_3
1557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_4
1558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_5
1559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_6
1560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_7
1561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_8
1562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_9
1563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_10
1564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_11
1565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_12
1566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_13
1567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_14
1568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_15
1569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_16
1570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 8 and 86 or 127 depending on devices
1571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1Q__ This parameter can be one of the following values:
1572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
1573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
1574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
1575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
1576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1Q__) \
1579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLSAI1M__) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (
1580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U))
1581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
1583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1 frequency used on 48M domain
1585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ());
1587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 8 and 86
1598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1Q__ This parameter can be one of the following values:
1599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
1600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
1601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
1602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
1603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \
1606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__)
1607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U))
1608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
1610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 67


1611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1 frequency used on ADC domain
1614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI1_GetDivider (),
1615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ());
1616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1M__ This parameter can be one of the following values:
1618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_1
1619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_2
1620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_3
1621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_4
1622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_5
1623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_6
1624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_7
1625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_8
1626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_9
1627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_10
1628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_11
1629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_12
1630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_13
1631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_14
1632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_15
1633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_16
1634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 8 and 86 or 127 depending on devices
1635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1R__ This parameter can be one of the following values:
1636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
1637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
1638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
1639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
1640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
1641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1R__) \
1643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLSAI1M__) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (
1644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U))
1645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
1647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI1 frequency used on ADC domain
1649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ());
1651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1N__ Between 8 and 86
1662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI1R__ This parameter can be one of the following values:
1663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
1664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
1665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
1666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
1667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI1 clock frequency (in Hz)
ARM GAS  C:\Temp\cciy28VF.s 			page 68


1668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \
1670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__)
1671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U))
1672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
1674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1_SUPPORT */
1675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
1677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI2 frequency used for SAI domain
1679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI2_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI2_GetDivider (),
1680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetP ());
1681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2M__ This parameter can be one of the following values:
1683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_1
1684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_2
1685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_3
1686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_4
1687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_5
1688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_6
1689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_7
1690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_8
1691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_9
1692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_10
1693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_11
1694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_12
1695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_13
1696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_14
1697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_15
1698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_16
1699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2N__ Between 8 and 86 or 127 depending on devices
1700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2P__ This parameter can be one of the following values:
1701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_2
1702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_3
1703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_4
1704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_5
1705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_6
1706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_7
1707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_8
1708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_9
1709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_10
1710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_11
1711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_12
1712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_13
1713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_14
1714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_15
1715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_16
1716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_17
1717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_18
1718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_19
1719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_20
1720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_21
1721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_22
1722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_23
1723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_24
1724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_25
ARM GAS  C:\Temp\cciy28VF.s 			page 69


1725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_26
1726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_27
1727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_28
1728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_29
1729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_30
1730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_31
1731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI2 clock frequency (in Hz)
1732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__) \
1734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLSAI2M__) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (
1735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((__PLLSAI2P__) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))
1736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
1738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI2 frequency used for SAI domain
1740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI2_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetP ());
1742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2N__ Between 8 and 86 or 127 depending on devices
1753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2P__ This parameter can be one of the following values:
1754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_2
1755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_3
1756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_4
1757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_5
1758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_6
1759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_7
1760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_8
1761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_9
1762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_10
1763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_11
1764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_12
1765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_13
1766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_14
1767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_15
1768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_16
1769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_17
1770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_18
1771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_19
1772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_20
1773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_21
1774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_22
1775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_23
1776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_24
1777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_25
1778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_26
1779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_27
1780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_28
1781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_29
ARM GAS  C:\Temp\cciy28VF.s 			page 70


1782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_30
1783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_31
1784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI2 clock frequency (in Hz)
1785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \
1787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__)
1788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((__PLLSAI2P__) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))
1789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
1791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI2 frequency used for SAI domain
1793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI2_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetP ());
1795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2N__ Between 8 and 86
1806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2P__ This parameter can be one of the following values:
1807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_7
1808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2P_DIV_17
1809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI2 clock frequency (in Hz)
1810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \
1812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1)) * (__PLLSAI2N__) 
1813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     (((__PLLSAI2P__) == LL_RCC_PLLSAI2P_DIV_7) ? 7U : 17U))
1814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
1816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(LTDC)
1818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI2 frequency used for LTDC domain
1820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI2_LTDC_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI2_GetDivider (),
1821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetR (), @ref LL_RCC_PLLSAI2_GetDI
1822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/MSI)
1823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2M__ This parameter can be one of the following values:
1824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_1
1825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_2
1826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_3
1827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_4
1828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_5
1829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_6
1830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_7
1831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_8
1832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_9
1833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_10
1834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_11
1835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_12
1836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_13
1837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_14
1838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_15
ARM GAS  C:\Temp\cciy28VF.s 			page 71


1839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_16
1840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2N__ Between 8 and 127
1841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2R__ This parameter can be one of the following values:
1842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_2
1843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_4
1844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_6
1845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_8
1846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2DIVR__ This parameter can be one of the following values:
1847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2DIVR_DIV_2
1848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2DIVR_DIV_4
1849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2DIVR_DIV_8
1850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2DIVR_DIV_16
1851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI2 clock frequency (in Hz)
1852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI2_LTDC_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2R__, __
1854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    (((__INPUTFREQ__) / (((__PLLSAI2M__)>> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (_
1855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     (((((__PLLSAI2R__) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) << 1U) * (2UL << ((_
1856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #elif defined(RCC_PLLSAI2_SUPPORT)
1857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI2 frequency used on ADC domain
1859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI2_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetR ());
1861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
1862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
1864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2N__ Between 8 and 86
1872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2R__ This parameter can be one of the following values:
1873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_2
1874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_4
1875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_6
1876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2R_DIV_8
1877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLLSAI2 clock frequency (in Hz)
1878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI2_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2R__) \
1880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__)
1881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((((__PLLSAI2R__) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) << 1U))
1882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* LTDC */
1884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DSI)
1886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLDSICLK frequency used on DSI
1888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI2_DSI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI2_GetDivider (),
1889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI2_GetN (), @ref LL_RCC_PLLSAI2_GetQ ());
1890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI/MSI)
1891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2M__ This parameter can be one of the following values:
1892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_1
1893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_2
1894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_3
1895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_4
ARM GAS  C:\Temp\cciy28VF.s 			page 72


1896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_5
1897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_6
1898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_7
1899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_8
1900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_9
1901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_10
1902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_11
1903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_12
1904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_13
1905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_14
1906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_15
1907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2M_DIV_16
1908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2N__ Between 8 and 127
1909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __PLLSAI2Q__ This parameter can be one of the following values:
1910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2Q_DIV_2
1911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2Q_DIV_4
1912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2Q_DIV_6
1913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI2Q_DIV_8
1914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI2_DSI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2Q__) \
1917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                    ((__INPUTFREQ__) / ((((__PLLSAI2M__) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (
1918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                     ((((__PLLSAI2Q__) >> RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) << 1U))
1919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DSI */
1920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
1925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
1926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
1927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
1937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
1939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
1942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
1944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
1950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
1952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 73


1953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
1955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
1956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
1957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
1963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
1965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
1966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
1967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
1968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note __MSISEL__ can be retrieved thanks to function LL_RCC_MSI_IsEnabledRangeSelect()
1969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note if __MSISEL__ is equal to LL_RCC_MSIRANGESEL_STANDBY,
1970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *        __MSIRANGE__can be retrieved by LL_RCC_MSI_GetRangeAfterStandby()
1971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *        else by LL_RCC_MSI_GetRange()
1972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
1973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *              (LL_RCC_MSI_IsEnabledRangeSelect()?
1974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *               LL_RCC_MSI_GetRange():
1975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *               LL_RCC_MSI_GetRangeAfterStandby()))
1976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __MSISEL__ This parameter can be one of the following values:
1977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGESEL_STANDBY
1978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGESEL_RUN
1979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
1980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_4
1993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_5
1994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_6
1995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_7
1996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
1997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
1998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSISEL__, __MSIRANGE__)   (((__MSISEL__) == LL_RCC_MSIRANGESEL_STA
1999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                            (MSIRangeTable[(__MSIRANGE__) >> 8U]) : \
2000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****                            (MSIRangeTable[(__MSIRANGE__) >> 4U]))
2001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 74


2010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
2011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
2012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
2016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
2021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
2022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
2025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
2027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
2031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
2032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
2035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
2037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
2041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
2042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
2045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
2047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
2051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
2052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
2055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
2057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
2061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
2062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
2065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
ARM GAS  C:\Temp\cciy28VF.s 			page 75


2067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
2071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
2072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
2075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == RCC_CR_HSERDY) ? 1UL : 0UL);
2077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
2084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
2089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
2090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
2091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
2094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
2096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
2100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
2101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
2104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
2106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if HSI is enabled in stop mode
2110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
2111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
2114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == RCC_CR_HSIKERON) ? 1UL : 0UL);
2116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
2120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
2121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
ARM GAS  C:\Temp\cciy28VF.s 			page 76


2124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
2126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
2130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
2131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
2134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
2136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
2140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
2141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
2144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
2146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable HSI Automatic from stop mode
2150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
2151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
2154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIASFS);
2156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable HSI Automatic from stop mode
2160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_DisableAutoFromStop
2161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)
2164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS);
2166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
2169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
2170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
2171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
2172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
2173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
2175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
2177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
ARM GAS  C:\Temp\cciy28VF.s 			page 77


2181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
2182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Default value is 16 on STM32L43x/STM32L44x/STM32L47x/STM32L48x or 64 on other devices,
2183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       which, when added to the HSICAL value, should trim the HSI to 16 MHz +/- 1 %
2184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
2185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 31 on STM32L43x/STM32L44x/STM32L47x/STM32L48x
2186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *               between Min_Data = 0 and Max_Data = 127 on other devices
2187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
2190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
2192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
2196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
2197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 31 on STM32L43x/STM32L44x/STM32L47x/STM32L48x or
2198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         between Min_Data = 0 and Max_Data = 127 on other devices
2199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
2201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
2203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_HSI48_SUPPORT)
2210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
2211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable HSI48
2216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
2217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
2220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
2222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable HSI48
2226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
2227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
2230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
2232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
2236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
2237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Temp\cciy28VF.s 			page 78


2238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
2240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY) ? 1UL : 0UL);
2242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
2246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
2247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
2248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
2250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
2252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_HSI48_SUPPORT */
2258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
2260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
2265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
2266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
2269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
2275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
2276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
2279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
2281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
2285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
2286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
2289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
ARM GAS  C:\Temp\cciy28VF.s 			page 79


2295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
2296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
2299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
2301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
2305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
2306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
2307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
2308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
2309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
2310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
2311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
2312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
2315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
2317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
2321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
2322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
2324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
2325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
2326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
2327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
2329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
2331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
2335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
2336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
2339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
2341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
2345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
2346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
2347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
2348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
2351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 80


2352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
2353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
2357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
2358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
2361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
2363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
2367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
2368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
2371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == RCC_BDCR_LSECSSD) ? 1UL : 0UL);
2373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_BDCR_LSESYSDIS)
2376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable LSE oscillator propagation
2378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note LSE clock is not propagated to any peripheral except to RTC which remains clocked
2379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note A 2 LSE-clock delay is needed for LSESYSDIS setting to be taken into account
2380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSESYSDIS     LL_RCC_LSE_DisablePropagation
2381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisablePropagation(void)
2384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
2386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable LSE oscillator propagation
2390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note A 2 LSE-clock delay is needed for LSESYSDIS resetting to be taken into account
2391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSESYSDIS     LL_RCC_LSE_EnablePropagation
2392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnablePropagation(void)
2395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
2397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator propagation is enabled
2401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSESYSDIS     LL_RCC_LSE_IsPropagationEnabled
2402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsPropagationEnabled(void)
2405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS) == 0U) ? 1UL : 0UL);
2407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_BDCR_LSESYSDIS */
ARM GAS  C:\Temp\cciy28VF.s 			page 81


2409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
2414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
2419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
2420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
2423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
2425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
2429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
2430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
2433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
2435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
2439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
2440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
2443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) ? 1UL : 0UL);
2445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CSR_LSIPREDIV)
2448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set LSI division factor
2450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CSR          LSIPREDIV     LL_RCC_LSI_SetPrediv
2451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  LSI_PREDIV This parameter can be one of the following values:
2452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_1
2453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_128
2454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_SetPrediv(uint32_t LSI_PREDIV)
2457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, LSI_PREDIV);
2459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get LSI division factor
2463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CSR          LSIPREDIV     LL_RCC_LSI_GetPrediv
2464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_1
ARM GAS  C:\Temp\cciy28VF.s 			page 82


2466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_128
2467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_GetPrediv(void)
2469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIPREDIV));
2471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CSR_LSIPREDIV */
2473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
2479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable MSI oscillator
2484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
2485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
2488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
2490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable MSI oscillator
2494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
2495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
2498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
2500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
2504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
2505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
2508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
2510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable MSI PLL-mode (Hardware auto calibration with LSE)
2514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note MSIPLLEN must be enabled after LSE is enabled (LSEON enabled)
2515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       and ready (LSERDY set by hardware)
2516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note hardware protection to avoid enabling MSIPLLEN if LSE is not
2517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       ready
2518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
2519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
2522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 83


2523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
2524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable MSI-PLL mode
2528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note cleared by hardware when LSE is disabled (LSEON = 0) or when
2529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       the Clock Security System on LSE detects a LSE failure
2530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_DisablePLLMode
2531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void)
2534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
2536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable MSI clock range selection with MSIRANGE register
2540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Write 0 has no effect. After a standby or a reset
2541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       MSIRGSEL is at 0 and the MSI range value is provided by
2542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       MSISRANGE
2543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
2544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
2547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
2549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if MSI clock range is selected with MSIRANGE register
2553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
2554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
2557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
2559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
2563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_SetRange
2564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
2565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
2566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
2567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
2568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
2569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
2570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
2571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
2572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
2573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
2574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
2575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
2576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
2577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
ARM GAS  C:\Temp\cciy28VF.s 			page 84


2580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
2582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
2586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_GetRange
2587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
2589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
2590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
2591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
2592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
2593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
2594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
2595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
2596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
2597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
2598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
2599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
2600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
2602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
2604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure MSI range used after standby
2608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CSR          MSISRANGE     LL_RCC_MSI_SetRangeAfterStandby
2609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
2610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_4
2611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_5
2612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_6
2613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_7
2614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRangeAfterStandby(uint32_t Range)
2617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_MSISRANGE, Range);
2619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get MSI range used after standby
2623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CSR          MSISRANGE     LL_RCC_MSI_GetRangeAfterStandby
2624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_4
2626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_5
2627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_6
2628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_7
2629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
2631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
2633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get MSI Calibration value
ARM GAS  C:\Temp\cciy28VF.s 			page 85


2637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
2638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       MSITRIM and the factory trim value
2639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
2640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 255
2641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
2643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
2645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
2649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
2650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
2651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 255
2652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
2655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
2657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
2661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
2662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Between 0 and 255
2663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
2665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
2667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
2674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable Low speed clock
2679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
2680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
2683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable Low speed clock
2689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
2690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
2693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 86


2694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
2699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
2700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
2706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
2708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Low speed clock selection
2712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
2713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
2715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
2716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
2718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
2720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
2727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure the system clock source
2732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
2733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
2735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
2736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
2737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
2738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
2741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
2743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get the system clock source
2747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
2748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
2750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
ARM GAS  C:\Temp\cciy28VF.s 			page 87


2751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
2752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
2753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
2755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
2757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set AHB prescaler
2761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
2762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
2775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
2777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
2781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
2782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
2791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
2793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
2797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
2798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
2799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
2807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 88


2808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
2809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get AHB prescaler
2813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
2814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
2826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
2828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
2832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
2833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
2841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
2843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
2847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
2848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
2856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
2858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
2862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
2863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
2864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
ARM GAS  C:\Temp\cciy28VF.s 			page 89


2865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
2869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
2871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
2875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
2876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
2878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
2879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
2881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
2883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
2890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure MCOx
2895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
2896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
2897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
2898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
2899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
2900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
2901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
2902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
2903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48 (*)
2904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
2905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
2906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
2907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
2908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
2910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
2911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
2912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
2913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
2914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
2915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
2918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
2920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 90


2922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
2924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
2927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
2928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
2932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
2933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
2934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
2939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
2940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
2941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
2942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
2943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
2944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
2945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
2946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
2947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
2951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
2953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(UART4) || defined(UART5)
2956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
2958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_SetUARTClockSource
2959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
2960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
2961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
2962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
2963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
2964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
2965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
2966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
2967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
2968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
2971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU));
2973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* UART4 || UART5 */
2975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
2978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
ARM GAS  C:\Temp\cciy28VF.s 			page 91


2979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
2980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
2985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
2986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
2987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
2988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
2989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
2990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
2991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
2992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
2993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
2994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
2995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1 (*)
2999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
3000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
3001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
3002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
3003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
3004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
3005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
3006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
3007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
3012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
3014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2C
3015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
3019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
3020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
3021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
3022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
3023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
3024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
3025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
3026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
3027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
3028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
3029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
3032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16U));
3034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 92


3036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)
3037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure SAIx clock source
3039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @if STM32L4S9xx
3040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2       SAIxSEL       LL_RCC_SetSAIClockSource
3041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @else
3042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAIxSEL       LL_RCC_SetSAIClockSource
3043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @endif
3044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
3045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
3046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI2 (*)
3047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
3048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
3049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI1 (*)
3050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI2 (*)
3051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL (*)
3052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PIN (*)
3053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
3058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SAI1SEL)
3060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, (SAIxSource >> 16U), (SAIxSource & 0x0000FFFFU));
3061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
3062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (SAIxSource & 0xFFFF0000U), (SAIxSource << 16U));
3063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SAI1SEL */
3064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */
3066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SDMMCSEL)
3068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure SDMMC1 kernel clock source
3070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2       SDMMCSEL      LL_RCC_SetSDMMCKernelClockSource
3071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SDMMCxSource This parameter can be one of the following values:
3072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK (*)
3073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_PLLP (*)
3074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDMMCKernelClockSource(uint32_t SDMMCxSource)
3079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL, SDMMCxSource);
3081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SDMMCSEL */
3083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure SDMMC1 clock source
3086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetSDMMCClockSource
3087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SDMMCxSource This parameter can be one of the following values:
3088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_NONE (*)
3089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_HSI48 (*)
3090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1 (*)
3091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLL
3092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_MSI (*)
ARM GAS  C:\Temp\cciy28VF.s 			page 93


3093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDMMCClockSource(uint32_t SDMMCxSource)
3098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, SDMMCxSource);
3100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure RNG clock source
3104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetRNGClockSource
3105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
3106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_NONE (*)
3107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48 (*)
3108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI1 (*)
3109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
3110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_MSI
3111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
3116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);
3118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
3121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure USB clock source
3123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
3124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
3125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*)
3126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*)
3127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1 (*)
3128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
3129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
3130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
3135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
3137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
3139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADCSEL)
3141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure ADC clock source
3143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_SetADCClockSource
3144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
3145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
3146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
3147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI2 (*)
3148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
3149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
ARM GAS  C:\Temp\cciy28VF.s 			page 94


3150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
3154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
3156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADCSEL */
3158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SWPMI1)
3160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure SWPMI clock source
3162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        SWPMI1SEL     LL_RCC_SetSWPMIClockSource
3163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SWPMIxSource This parameter can be one of the following values:
3164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SWPMI1_CLKSOURCE_PCLK1
3165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SWPMI1_CLKSOURCE_HSI
3166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSWPMIClockSource(uint32_t SWPMIxSource)
3169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SWPMI1SEL, SWPMIxSource);
3171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SWPMI1 */
3173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
3175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_ADFSDM1SEL)
3176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure DFSDM Audio clock source
3178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2        ADFSDM1SEL        LL_RCC_SetDFSDMAudioClockSource
3179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1
3181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI
3182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI
3183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)
3186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ADFSDM1SEL, Source);
3188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_ADFSDM1SEL */
3190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure DFSDM Kernel clock source
3193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @if STM32L4S9xx
3194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2       DFSDM1SEL     LL_RCC_SetDFSDMClockSource
3195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @else
3196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        DFSDM1SEL     LL_RCC_SetDFSDMClockSource
3197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @endif
3198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  DFSDMxSource This parameter can be one of the following values:
3199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
3200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
3201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t DFSDMxSource)
3204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_DFSDM1SEL)
3206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DFSDM1SEL, DFSDMxSource);
ARM GAS  C:\Temp\cciy28VF.s 			page 95


3207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
3208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_DFSDM1SEL, DFSDMxSource);
3209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_DFSDM1SEL */
3210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
3212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DSI)
3214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure DSI clock source
3216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2         DSISEL        LL_RCC_SetDSIClockSource
3217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
3219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
3220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t Source)
3223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_DSISEL, Source);
3225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DSI */
3227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(LTDC)
3229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure LTDC Clock Source
3231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2         PLLSAI2DIVR        LL_RCC_SetLTDCClockSource
3232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2
3234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4
3235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8
3236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16
3237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****  */
3239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLTDCClockSource(uint32_t Source)
3240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, Source);
3242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* LTDC */
3244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(OCTOSPI1)
3246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure OCTOSPI clock source
3248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2         OSPISEL        LL_RCC_SetOCTOSPIClockSource
3249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK
3251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_MSI
3252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_PLL
3253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetOCTOSPIClockSource(uint32_t Source)
3256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_OSPISEL, Source);
3258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* OCTOSPI1 */
3260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get USARTx clock source
3263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
ARM GAS  C:\Temp\cciy28VF.s 			page 96


3264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
3265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
3266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
3267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE (*)
3268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
3272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
3273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
3274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
3275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
3276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
3277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
3278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
3279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1 (*)
3280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK (*)
3281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
3282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
3283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
3287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
3289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(UART4) || defined(UART5)
3292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get UARTx clock source
3294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_GetUARTClockSource
3295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
3296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE
3297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE
3298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1
3300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK
3301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI
3302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE
3303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1
3304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK
3305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI
3306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE
3307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
3309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
3311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* UART4 || UART5 */
3313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
3316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
3317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
3318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
3319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
ARM GAS  C:\Temp\cciy28VF.s 			page 97


3321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
3322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
3323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
3324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
3326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
3328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
3332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
3333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
3334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
3335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE (*)
3336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
3337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE (*)
3338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
3342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
3343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
3344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1 (*)
3345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK (*)
3346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
3347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
3348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
3349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
3350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
3351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
3352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
3353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****  */
3356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
3357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   __IO const uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx >> 24U));
3359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(*reg, 3UL << ((I2Cx & 0x001F0000U) >> 16U)) >> ((I2Cx & 0x001F0000U) 
3360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
3364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
3365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
3366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
3367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
3368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
3370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
3371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
3372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
3373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
3374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
3375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
3376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
3377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 98


3378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
3379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16U) | LPTIMx);
3381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)
3384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SAIx clock source
3386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @if STM32L4S9xx
3387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2       SAIxSEL       LL_RCC_GetSAIClockSource
3388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @else
3389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAIxSEL       LL_RCC_GetSAIClockSource
3390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @endif
3391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
3392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
3393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE (*)
3394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1
3398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI2 (*)
3399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
3400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
3401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI1 (*)
3402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI2 (*)
3403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL (*)
3404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PIN (*)
3405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
3409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SAI1SEL)
3411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, SAIx) | (SAIx << 16U));
3412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
3413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx) >> 16U | SAIx);
3414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SAI1SEL */
3415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */
3417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SDMMC1)
3419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_SDMMCSEL)
3420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SDMMCx kernel clock source
3422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2       SDMMCSEL      LL_RCC_GetSDMMCKernelClockSource
3423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SDMMCx This parameter can be one of the following values:
3424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE
3425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK (*)
3427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_KERNELCLKSOURCE_PLL (*)
3428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDMMCKernelClockSource(uint32_t SDMMCx)
3432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, SDMMCx));
3434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 99


3435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_SDMMCSEL */
3436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SDMMCx clock source
3439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetSDMMCClockSource
3440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SDMMCx This parameter can be one of the following values:
3441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE
3442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_NONE (*)
3444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_HSI48 (*)
3445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1 (*)
3446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_PLL
3447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDMMC1_CLKSOURCE_MSI (*)
3448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDMMCClockSource(uint32_t SDMMCx)
3452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SDMMCx));
3454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SDMMC1 */
3456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get RNGx clock source
3459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetRNGClockSource
3460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
3461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
3462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_NONE (*)
3464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48 (*)
3465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI1 (*)
3466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
3467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_MSI
3468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
3472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
3474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB)
3477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get USBx clock source
3479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
3480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
3481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
3482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_NONE (*)
3484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 (*)
3485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1 (*)
3486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
3487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_MSI
3488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
ARM GAS  C:\Temp\cciy28VF.s 			page 100


3492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USBx));
3494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB */
3496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get ADCx clock source
3499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
3500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
3501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
3502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
3504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*)
3505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI2 (*)
3506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
3507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
3511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADCSEL)
3513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
3514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
3515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   (void)ADCx;  /* unused */
3516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_ADCEN) != 0U) ? LL_RCC_ADC_CLKSOURCE_SYSCLK : LL_RCC_
3517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADCSEL */
3518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(SWPMI1)
3521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SWPMIx clock source
3523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        SWPMI1SEL     LL_RCC_GetSWPMIClockSource
3524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  SPWMIx This parameter can be one of the following values:
3525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SWPMI1_CLKSOURCE
3526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SWPMI1_CLKSOURCE_PCLK1
3528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SWPMI1_CLKSOURCE_HSI
3529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSWPMIClockSource(uint32_t SPWMIx)
3531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SPWMIx));
3533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* SWPMI1 */
3535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
3537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_ADFSDM1SEL)
3538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get DFSDM Audio Clock Source
3540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2         ADFSDM1SEL        LL_RCC_GetDFSDMAudioClockSource
3541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  DFSDMx This parameter can be one of the following values:
3542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE
3543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1
3545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI
3546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI
3547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)
ARM GAS  C:\Temp\cciy28VF.s 			page 101


3549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, DFSDMx));
3551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_ADFSDM1SEL */
3553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get DFSDMx Kernel clock source
3556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @if STM32L4S9xx
3557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2       DFSDM1SEL     LL_RCC_GetDFSDMClockSource
3558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @else
3559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR        DFSDM1SEL     LL_RCC_GetDFSDMClockSource
3560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   @endif
3561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  DFSDMx This parameter can be one of the following values:
3562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE
3563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
3565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
3566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)
3568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_DFSDM1SEL)
3570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, DFSDMx));
3571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
3572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, DFSDMx));
3573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_DFSDM1SEL */
3574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
3576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(DSI)
3578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get DSI Clock Source
3580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2         DSISEL        LL_RCC_GetDSIClockSource
3581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  DSIx This parameter can be one of the following values:
3582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE
3583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
3585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
3586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)
3588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, DSIx));
3590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* DSI */
3592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(LTDC)
3594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get LTDC Clock Source
3596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2         PLLSAI2DIVR        LL_RCC_GetLTDCClockSource
3597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  LTDCx This parameter can be one of the following values:
3598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE
3599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2
3601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4
3602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8
3603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16
3604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLTDCClockSource(uint32_t LTDCx)
ARM GAS  C:\Temp\cciy28VF.s 			page 102


3606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, LTDCx));
3608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* LTDC */
3610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(OCTOSPI1)
3612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get OCTOSPI clock source
3614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CCIPR2         OSPISEL        LL_RCC_GetOCTOSPIClockSource
3615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  OCTOSPIx This parameter can be one of the following values:
3616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_OCTOSPI_CLKSOURCE
3617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK
3619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_MSI
3620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_OCTOSPI_CLKSOURCE_PLL
3621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetOCTOSPIClockSource(uint32_t OCTOSPIx)
3623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, OCTOSPIx));
3625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* OCTOSPI1 */
3627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
3629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
3632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
3633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
3637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
3638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
3639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
3640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
3641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
3643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
3644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
3645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
3646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
3649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
3651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
3655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
3656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
3658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
3659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
3660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
3661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
ARM GAS  C:\Temp\cciy28VF.s 			page 103


3663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
3665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable RTC
3669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
3670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
3673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
3675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable RTC
3679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
3680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
3683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
3685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
3689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
3690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
3693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == RCC_BDCR_RTCEN) ? 1UL : 0UL);
3695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
3699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
3700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
3703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
3705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
3709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
3710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
3713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
3715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
3719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 104


3720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
3723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
3724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable PLL
3728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
3729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
3732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
3734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable PLL
3738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
3739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
3740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
3743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
3745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if PLL Ready
3749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
3750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
3753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
3755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
3759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
3760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       PLLSAI1 and PLLSAI2 (*) are disabled.
3761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled.
3762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
3763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
3764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
3765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
3766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
ARM GAS  C:\Temp\cciy28VF.s 			page 105


3777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9 (*)
3781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10 (*)
3782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11 (*)
3783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12 (*)
3784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13 (*)
3785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14 (*)
3786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15 (*)
3787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
3788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
3791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
3792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
3793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
3794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
3795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
3796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
3802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_SUPPORT)
3805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLL used for SAI domain clock
3808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
3809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       PLLSAI1 and PLLSAI2 (*) are disabled.
3810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled.
3811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for SAI1 or SAI2 (*)
3812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SAI\n
3813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SAI\n
3814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SAI\n
3815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLPDIV       LL_RCC_PLL_ConfigDomain_SAI
3816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9 (*)
3831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10 (*)
3832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11 (*)
3833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12 (*)
ARM GAS  C:\Temp\cciy28VF.s 			page 106


3834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13 (*)
3835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14 (*)
3836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15 (*)
3837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
3838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
3841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
3843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
3844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
3845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
3846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
3847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
3849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
3850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
3851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
3852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
3853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
3854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
3855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
3856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
3857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
3859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
3860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
3861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
3862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
3863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
3864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
3865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
3866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
3867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
3868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
3869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
3870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
3871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
3872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
3875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLL used for SAI domain clock
3877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note   PLL Source and PLLM Divider can be written only when PLL,
3878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1 and PLLSAI2 (*) are disabled.
3879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note   PLLN/PLLP can be written only when PLL is disabled.
3880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note   This  can be selected for SAI1 or SAI2 (*)
3881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SAI\n
3882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SAI\n
3883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SAI\n
3884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_SAI
3885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
ARM GAS  C:\Temp\cciy28VF.s 			page 107


3891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
3900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
3901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
3902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
3903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
3906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
3912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
3914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
3915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_SUPPORT */
3917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
3920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
3921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       PLLSAI1 and PLLSAI2 (*) are disabled.
3922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled.
3923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG, SDMMC
3924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
3925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
3926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
3927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
3928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
3934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
3935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
3936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
3937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
3938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
3939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
3940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
3941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
3942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9 (*)
3943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10 (*)
3944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11 (*)
3945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12 (*)
3946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13 (*)
3947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14 (*)
ARM GAS  C:\Temp\cciy28VF.s 			page 108


3948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15 (*)
3949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
3950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
3951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
3953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
3954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
3955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
3956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
3957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
3958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
3961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
3963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
3964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLL clock source
3968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
3969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLSource This parameter can be one of the following values:
3970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
3975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
3977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
3979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
3983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
3984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
3986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
3987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
3988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
3989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
3990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
3991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
3992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
3993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
3994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
3995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
3996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
3997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
3998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Between 8 and 86 or 127 depending on devices
3999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
4001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
4003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 109


4005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_SUPPORT)
4006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
4007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
4009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used for PLLSAI3CLK (SAI1 and SAI2 clock)
4010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPDIV       LL_RCC_PLL_GetP
4011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
4013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
4014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
4015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
4016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
4017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
4018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
4019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
4020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
4021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
4022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
4023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
4024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
4025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
4026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
4027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
4028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
4029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
4030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
4031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
4032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
4033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
4034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
4035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
4036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
4037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
4038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
4039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
4040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
4041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
4042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
4044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV));
4046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
4048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
4050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used for PLLSAI3CLK (SAI1 and SAI2 clock)
4051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP          LL_RCC_PLL_GetP
4052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
4054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
4055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
4057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
4059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_DIV_2_31_SUPPORT */
4061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_SUPPORT */
ARM GAS  C:\Temp\cciy28VF.s 			page 110


4062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
4065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used for PLL48M1CLK selected for USB, RNG, SDMMC (48 MHz clock)
4066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
4067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
4069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
4070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
4071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
4072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
4074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
4076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
4080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used for PLLCLK (system clock)
4081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
4082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
4084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
4085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
4086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
4087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
4089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
4091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
4095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
4096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
4098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9 (*)
4106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10 (*)
4107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11 (*)
4108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12 (*)
4109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13 (*)
4110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14 (*)
4111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15 (*)
4112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
4113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *
4114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
4115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
4117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
ARM GAS  C:\Temp\cciy28VF.s 			page 111


4119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLP_SUPPORT)
4122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SAI domain clock
4124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_SAI
4125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SAI(void)
4128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
4130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SAI domain clock
4134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
4135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       clock
4136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
4137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       not used,  should be 0
4138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_SAI
4139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SAI(void)
4142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
4144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SAI domain clock is enabled
4148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_IsEnabledDomain_SAI
4149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SAI(void)
4152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN) == (RCC_PLLCFGR_PLLPEN)) ? 1UL : 0UL);
4154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLP_SUPPORT */
4157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
4160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
4161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
4164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
4166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
4170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
4171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       clock
4172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
4173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       not used,  should be 0
4174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
4175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
ARM GAS  C:\Temp\cciy28VF.s 			page 112


4176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
4178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
4180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if PLL output mapped on 48MHz domain clock is enabled
4184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_IsEnabledDomain_48M
4185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_48M(void)
4188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN) == (RCC_PLLCFGR_PLLQEN)) ? 1UL : 0UL);
4190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
4194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
4195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
4198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
4200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on SYSCLK domain
4204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
4205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       clock
4206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
4207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       not used, Main PLL  should be 0
4208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_DisableDomain_SYS
4209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void)
4212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
4214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if PLL output mapped on SYSCLK domain clock is enabled
4218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_IsEnabledDomain_SYS
4219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(void)
4222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN) == (RCC_PLLCFGR_PLLREN)) ? 1UL : 0UL);
4224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @}
4228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1_SUPPORT)
4231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLLSAI1 PLLSAI1
4232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @{
ARM GAS  C:\Temp\cciy28VF.s 			page 113


4233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable PLLSAI1
4237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Enable
4238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Enable(void)
4241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
4243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable PLLSAI1
4247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1ON     LL_RCC_PLLSAI1_Disable
4248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_Disable(void)
4251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
4253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if PLLSAI1 Ready
4257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll CR           PLLSAI1RDY    LL_RCC_PLLSAI1_IsReady
4258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void)
4261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RCC_CR_PLLSAI1RDY) ? 1UL : 0UL);
4263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
4266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for 48Mhz domain clock
4268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled.
4269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLSAI1M/PLLSAI1N/PLLSAI1Q can be written only when PLLSAI1 is disabled.
4270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG, SDMMC
4271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_48M\n
4272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1M      LL_RCC_PLLSAI1_ConfigDomain_48M\n
4273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_ConfigDomain_48M\n
4274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1Q      LL_RCC_PLLSAI1_ConfigDomain_48M
4275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
4277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
4278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_1
4282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_2
4283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_3
4284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_4
4285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_5
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_6
4287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_7
4288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_8
4289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_9
ARM GAS  C:\Temp\cciy28VF.s 			page 114


4290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_10
4291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_11
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_12
4293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_13
4294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_14
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_15
4296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_16
4297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
4298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
4299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
4300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
4301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
4302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
4303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
4306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
4308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFG
4309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              PLLM | (PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLQ);
4310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
4312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for 48Mhz domain clock
4314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       PLLSAI1 and PLLSAI2 (*) are disabled.
4316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLSAI1N/PLLSAI1Q can be written only when PLLSAI1 is disabled.
4317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG, SDMMC
4318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_48M\n
4319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_48M\n
4320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_ConfigDomain_48M\n
4321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1Q      LL_RCC_PLLSAI1_ConfigDomain_48M
4322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
4324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
4325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
4329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
4337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
4338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
4339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
4340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
4341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
4342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
 106              		.loc 3 4344 22 view .LVU22
 107              	.LBB295:
ARM GAS  C:\Temp\cciy28VF.s 			page 115


4345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
 108              		.loc 3 4346 3 view .LVU23
 109 0000 104B     		ldr	r3, .L9
 110 0002 DA68     		ldr	r2, [r3, #12]
 111 0004 22F07302 		bic	r2, r2, #115
 112 0008 42F00302 		orr	r2, r2, #3
 113 000c DA60     		str	r2, [r3, #12]
4347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q, PLLN << RCC_PLL
 114              		.loc 3 4347 3 view .LVU24
 115 000e 1A69     		ldr	r2, [r3, #16]
 116 0010 22F4C002 		bic	r2, r2, #6291456
 117 0014 22F4FE42 		bic	r2, r2, #32512
 118 0018 42F44062 		orr	r2, r2, #3072
 119 001c 1A61     		str	r2, [r3, #16]
 120              	.LVL9:
 121              		.loc 3 4347 3 is_stmt 0 view .LVU25
 122              	.LBE295:
 123              	.LBE294:
 181:Core/Src/main.c ****   LL_RCC_PLLSAI1_EnableDomain_48M();
 124              		.loc 1 181 3 is_stmt 1 view .LVU26
 125              	.LBB296:
 126              	.LBI296:
4348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
4350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
4352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for SAI domain clock
4354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled.
4355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLSAI1M/PLLSAI1N/PLLSAI1PDIV can be written only when PLLSAI1 is disabled.
4356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for SAI1 or SAI2
4357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1M      LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1PDIV   LL_RCC_PLLSAI1_ConfigDomain_SAI
4361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
4363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
4364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_1
4368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_2
4369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_3
4370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_4
4371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_5
4372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_6
4373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_7
4374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_8
4375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_9
4376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_10
4377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_11
4378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_12
4379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_13
4380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_14
4381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_15
ARM GAS  C:\Temp\cciy28VF.s 			page 116


4382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_16
4383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
4384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
4385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
4386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
4387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
4388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
4389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
4390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
4391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
4392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
4393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
4394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
4395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
4396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
4397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
4398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
4399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
4400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
4401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
4402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
4403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
4404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
4405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
4406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
4407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
4408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
4409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
4410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
4411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
4412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
4413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
4414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
4415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
4418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
4420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFG
4421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              PLLM | (PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLP);
4422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
4424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for SAI domain clock
4426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       PLLSAI1 and PLLSAI2 (*) are disabled.
4428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLSAI1N/PLLSAI1PDIV can be written only when PLLSAI1 is disabled.
4429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for SAI1 or SAI2 (*)
4430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1PDIV   LL_RCC_PLLSAI1_ConfigDomain_SAI
4434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
4436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
4437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
ARM GAS  C:\Temp\cciy28VF.s 			page 117


4439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
4441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
4449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
4450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
4451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
4452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
4453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
4454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
4455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
4456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
4457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
4458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
4459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
4460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
4461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
4462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
4463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
4464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
4465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
4466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
4467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
4468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
4469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
4470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
4471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
4472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
4473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
4474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
4475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
4476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
4477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
4478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
4479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
4480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
4483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
4485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
4486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos | PLLP);
4487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
4489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for SAI domain clock
4491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       PLLSAI1 and PLLSAI2 (*) are disabled.
4493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLSAI1N/PLLSAI1P can be written only when PLLSAI1 is disabled.
4494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for SAI1 or SAI2 (*)
4495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_SAI\n
ARM GAS  C:\Temp\cciy28VF.s 			page 118


4496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_ConfigDomain_SAI\n
4498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1P      LL_RCC_PLLSAI1_ConfigDomain_SAI
4499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
4501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
4502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
4506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86
4514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
4515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
4516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
4517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
4520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
4522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, PLLN << RCC_PLL
4523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT && RCC_PLLSAI1P_DIV_2_31_SUPPORT */
4525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
4527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for ADC domain clock
4529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source can be written only when PLL, PLLSAI1 and PLLSAI2 (*) are disabled.
4530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLSAI1M/PLLSAI1N/PLLSAI1R can be written only when PLLSAI1 is disabled.
4531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for ADC
4532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_ADC\n
4533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1M      LL_RCC_PLLSAI1_ConfigDomain_ADC\n
4534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_ConfigDomain_ADC\n
4535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1R      LL_RCC_PLLSAI1_ConfigDomain_ADC
4536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
4538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
4539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_1
4543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_2
4544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_3
4545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_4
4546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_5
4547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_6
4548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_7
4549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_8
4550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_9
4551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_10
4552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_11
ARM GAS  C:\Temp\cciy28VF.s 			page 119


4553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_12
4554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_13
4555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_14
4556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_15
4557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_16
4558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
4559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
4560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
4561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
4562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
4563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
4564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
4567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
4569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFG
4570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              PLLM | (PLLN << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) | PLLR);
4571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
4573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Configure PLLSAI1 used for ADC domain clock
4575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       PLLSAI1 and PLLSAI2 (*) are disabled.
4577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLLSAI1 is disabled.
4578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note This  can be selected for ADC
4579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI1_ConfigDomain_ADC\n
4580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI1_ConfigDomain_ADC\n
4581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_ConfigDomain_ADC\n
4582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         PLLSAI1CFGR  PLLSAI1R      LL_RCC_PLLSAI1_ConfigDomain_ADC
4583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
4585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_MSI
4586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
4590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLN Between 8 and 86 or 127 depending on devices
4598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
4599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
4600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
4601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
4602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
4603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
4606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
4608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R, PLLN << RCC_PLL
4609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 120


4610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
4611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SAI1PLL multiplication factor for VCO
4614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1N      LL_RCC_PLLSAI1_GetN
4615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Between 8 and 86 or 127 depending on devices
4616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN(void)
4618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1
4620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
4623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLSAI1P
4625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used for PLLSAI1CLK (SAI1 or SAI2 (*) clock).
4626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1PDIV      LL_RCC_PLLSAI1_GetP
4627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_2
4629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_3
4630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_4
4631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_5
4632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_6
4633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
4634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_8
4635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_9
4636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_10
4637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_11
4638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_12
4639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_13
4640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_14
4641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_15
4642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_16
4643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
4644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_18
4645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_19
4646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_20
4647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_21
4648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_22
4649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_23
4650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_24
4651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_25
4652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_26
4653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_27
4654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_28
4655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_29
4656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_30
4657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_31
4658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void)
4660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV));
4662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #else
4664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLSAI1P
4666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used for PLLSAI1CLK (SAI1 or SAI2 (*) clock).
ARM GAS  C:\Temp\cciy28VF.s 			page 121


4667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1P      LL_RCC_PLLSAI1_GetP
4668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_7
4670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1P_DIV_17
4671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void)
4673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P));
4675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
4677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get SAI1PLL division factor for PLLSAI1Q
4680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used PLL48M2CLK selected for USB, RNG, SDMMC (48 MHz clock)
4681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1Q      LL_RCC_PLLSAI1_GetQ
4682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_2
4684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_4
4685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_6
4686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1Q_DIV_8
4687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ(void)
4689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q));
4691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get PLLSAI1 division factor for PLLSAIR
4695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note Used for PLLADC1CLK (ADC clock)
4696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1R      LL_RCC_PLLSAI1_GetR
4697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_2
4699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_4
4700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_6
4701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1R_DIV_8
4702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR(void)
4704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R));
4706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #if  defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
4709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Get Division factor for the PLLSAI1
4711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1M      LL_RCC_PLLSAI1_GetDivider
4712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_1
4714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_2
4715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_3
4716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_4
4717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_5
4718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_6
4719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_7
4720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_8
4721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_9
4722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_10
4723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_11
ARM GAS  C:\Temp\cciy28VF.s 			page 122


4724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_12
4725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_13
4726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_14
4727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_15
4728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAI1M_DIV_16
4729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetDivider(void)
4731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M));
4733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
4735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on SAI domain clock
4738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1PEN    LL_RCC_PLLSAI1_EnableDomain_SAI
4739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI(void)
4742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN);
4744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Disable PLLSAI1 output mapped on SAI domain clock
4748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @note In order to save power, when  of the PLLSAI1 is
4749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   *       not used,  should be 0
4750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1PEN    LL_RCC_PLLSAI1_DisableDomain_SAI
4751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI(void)
4754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN);
4756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Check if PLLSAI1 output mapped on SAI domain clock is enabled
4760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR      PLLSAI1PEN        LL_RCC_PLLSAI1_IsEnabledDomain_SAI
4761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_SAI(void)
4764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   return ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PEN) == (RCC_PLLSAI1CFGR_PLLSAI1PEN)) 
4766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
4767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
4768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** /**
4769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @brief  Enable PLLSAI1 output mapped on 48MHz domain clock
4770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @rmtoll PLLSAI1CFGR  PLLSAI1QEN    LL_RCC_PLLSAI1_EnableDomain_48M
4771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   * @retval None
4772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   */
4773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void)
 127              		.loc 3 4773 22 view .LVU27
 128              	.LBB297:
4774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
4775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****   SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN);
 129              		.loc 3 4775 3 view .LVU28
 130 001e 1A69     		ldr	r2, [r3, #16]
 131 0020 42F48012 		orr	r2, r2, #1048576
ARM GAS  C:\Temp\cciy28VF.s 			page 123


 132 0024 1A61     		str	r2, [r3, #16]
 133              	.LBE297:
 134              	.LBE296:
 182:Core/Src/main.c ****   LL_RCC_PLLSAI1_Enable();
 135              		.loc 1 182 3 view .LVU29
 136              	.LBB298:
 137              	.LBI298:
4240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 138              		.loc 3 4240 22 view .LVU30
 139              	.LBB299:
4242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 140              		.loc 3 4242 3 view .LVU31
 141 0026 1A68     		ldr	r2, [r3]
 142 0028 42F08062 		orr	r2, r2, #67108864
 143 002c 1A60     		str	r2, [r3]
4243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 144              		.loc 3 4243 1 is_stmt 0 view .LVU32
 145 002e 01E0     		b	.L7
 146              	.L6:
 147              	.LBE299:
 148              	.LBE298:
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****    /* Wait till PLLSAI1 is ready */
 185:Core/Src/main.c ****   while(LL_RCC_PLLSAI1_IsReady() != 1)
 149              		.loc 1 185 34 view .LVU33
 150 0030 012B     		cmp	r3, #1
 151 0032 06D0     		beq	.L8
 152              	.L7:
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   }
 153              		.loc 1 188 3 is_stmt 1 discriminator 1 view .LVU34
 185:Core/Src/main.c ****   {
 154              		.loc 1 185 34 discriminator 1 view .LVU35
 155              	.LBB300:
 156              	.LBI300:
4260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 157              		.loc 3 4260 26 discriminator 1 view .LVU36
 158              	.LBB301:
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 159              		.loc 3 4262 3 discriminator 1 view .LVU37
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 160              		.loc 3 4262 12 is_stmt 0 discriminator 1 view .LVU38
 161 0034 034B     		ldr	r3, .L9
 162 0036 1B68     		ldr	r3, [r3]
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 163              		.loc 3 4262 77 discriminator 1 view .LVU39
 164 0038 13F00063 		ands	r3, r3, #134217728
 165 003c F8D0     		beq	.L6
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 166              		.loc 3 4262 77 view .LVU40
 167 003e 0123     		movs	r3, #1
 168 0040 F6E7     		b	.L6
 169              	.L8:
 170              	.LBE301:
 171              	.LBE300:
 189:Core/Src/main.c **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 124


 172              		.loc 1 189 1 view .LVU41
 173 0042 7047     		bx	lr
 174              	.L10:
 175              		.align	2
 176              	.L9:
 177 0044 00100240 		.word	1073876992
 178              		.cfi_endproc
 179              	.LFE911:
 181              		.section	.text.MX_ADC1_Init,"ax",%progbits
 182              		.align	1
 183              		.global	MX_ADC1_Init
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	MX_ADC1_Init:
 189              	.LFB912:
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /**
 192:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 193:Core/Src/main.c ****   * @param None
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** void MX_ADC1_Init(void)
 197:Core/Src/main.c **** {
 190              		.loc 1 197 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 96
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 195              		.cfi_def_cfa_offset 20
 196              		.cfi_offset 4, -20
 197              		.cfi_offset 5, -16
 198              		.cfi_offset 6, -12
 199              		.cfi_offset 7, -8
 200              		.cfi_offset 14, -4
 201 0002 99B0     		sub	sp, sp, #100
 202              		.cfi_def_cfa_offset 120
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   LL_ADC_InitTypeDef ADC_InitStruct = {0};
 203              		.loc 1 203 3 view .LVU43
 204              		.loc 1 203 22 is_stmt 0 view .LVU44
 205 0004 0024     		movs	r4, #0
 206 0006 1594     		str	r4, [sp, #84]
 207 0008 1694     		str	r4, [sp, #88]
 208 000a 1794     		str	r4, [sp, #92]
 204:Core/Src/main.c ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 209              		.loc 1 204 3 is_stmt 1 view .LVU45
 210              		.loc 1 204 26 is_stmt 0 view .LVU46
 211 000c 0F94     		str	r4, [sp, #60]
 212 000e 1094     		str	r4, [sp, #64]
 213 0010 1194     		str	r4, [sp, #68]
 214 0012 1294     		str	r4, [sp, #72]
 215 0014 1394     		str	r4, [sp, #76]
ARM GAS  C:\Temp\cciy28VF.s 			page 125


 216 0016 1494     		str	r4, [sp, #80]
 205:Core/Src/main.c ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 217              		.loc 1 205 3 is_stmt 1 view .LVU47
 218              		.loc 1 205 28 is_stmt 0 view .LVU48
 219 0018 0B94     		str	r4, [sp, #44]
 220 001a 0C94     		str	r4, [sp, #48]
 221 001c 0D94     		str	r4, [sp, #52]
 222 001e 0E94     		str	r4, [sp, #56]
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 223              		.loc 1 207 3 is_stmt 1 view .LVU49
 224              		.loc 1 207 23 is_stmt 0 view .LVU50
 225 0020 0594     		str	r4, [sp, #20]
 226 0022 0694     		str	r4, [sp, #24]
 227 0024 0794     		str	r4, [sp, #28]
 228 0026 0894     		str	r4, [sp, #32]
 229 0028 0994     		str	r4, [sp, #36]
 230 002a 0A94     		str	r4, [sp, #40]
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 231              		.loc 1 209 3 is_stmt 1 view .LVU51
 232              	.LVL10:
 233              	.LBB302:
 234              	.LBI302:
3153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 235              		.loc 3 3153 22 view .LVU52
 236              	.LBB303:
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 237              		.loc 3 3155 3 view .LVU53
 238 002c B44B     		ldr	r3, .L15
 239 002e D3F88820 		ldr	r2, [r3, #136]
 240 0032 42F04052 		orr	r2, r2, #805306368
 241 0036 C3F88820 		str	r2, [r3, #136]
 242              	.LVL11:
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 243              		.loc 3 3155 3 is_stmt 0 view .LVU54
 244              	.LBE303:
 245              	.LBE302:
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* Peripheral clock enable */
 212:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 246              		.loc 1 212 3 is_stmt 1 view .LVU55
 247              	.LBB304:
 248              	.LBI304:
 249              		.file 4 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @file    stm32l4xx_ll_bus.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****     [..]
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
ARM GAS  C:\Temp\cciy28VF.s 			page 126


  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****     [..]
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @attention
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * Copyright (c) 2017 STMicroelectronics.
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * All rights reserved.
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * the root directory of this software component.
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   ******************************************************************************
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #ifndef STM32L4xx_LL_BUS_H
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define STM32L4xx_LL_BUS_H
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #ifdef __cplusplus
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** extern "C" {
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #include "stm32l4xx.h"
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @addtogroup STM32L4xx_LL_Driver
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(RCC)
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
ARM GAS  C:\Temp\cciy28VF.s 			page 127


  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(DMAMUX1)
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* DMAMUX1 */
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHB1ENR_TSCEN
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(DMA2D)
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2D          RCC_AHB1ENR_DMA2DEN
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* DMA2D */
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(GFXMMU)
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GFXMMU         RCC_AHB1ENR_GFXMMUEN
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* GFXMMU */
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(GPIOD)
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /*GPIOD*/
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(GPIOE)
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /*GPIOE*/
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(GPIOF)
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* GPIOF */
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(GPIOG)
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* GPIOG */
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(GPIOI)
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOI          RCC_AHB2ENR_GPIOIEN
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* GPIOI */
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(USB_OTG_FS)
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* USB_OTG_FS */
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC            RCC_AHB2ENR_ADCEN
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(DCMI)
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* DCMI */
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(AES)
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* AES */
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(HASH)
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
ARM GAS  C:\Temp\cciy28VF.s 			page 128


 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* HASH */
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(OCTOSPIM)
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OSPIM          RCC_AHB2ENR_OSPIMEN
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* OCTOSPIM */
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(PKA)
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_PKA            RCC_AHB2ENR_PKAEN
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* PKA */
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(SDMMC1) && defined(RCC_AHB2ENR_SDMMC1EN)
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SDMMC1         RCC_AHB2ENR_SDMMC1EN
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* SDMMC1 && RCC_AHB2ENR_SDMMC1EN */
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(SRAM3_BASE)
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM3          RCC_AHB2SMENR_SRAM3SMEN
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* SRAM3_BASE */
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(QUADSPI)
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* QUADSPI */
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(OCTOSPI1)
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_OSPI1          RCC_AHB3ENR_OSPI1EN
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* OCTOSPI1 */
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(OCTOSPI2)
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_OSPI2          RCC_AHB3ENR_OSPI2EN
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* OCTOSPI2 */
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(TIM3)
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* TIM3 */
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(TIM4)
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* TIM4 */
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(TIM5)
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* TIM5 */
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(LCD)
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR1_LCDEN
ARM GAS  C:\Temp\cciy28VF.s 			page 129


 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* LCD */
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(RCC_APB1ENR1_RTCAPBEN)
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* RCC_APB1ENR1_RTCAPBEN */
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(SPI2)
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* SPI2 */
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(USART3)
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* USART3 */
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(UART4)
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* UART4 */
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(UART5)
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* UART5 */
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(I2C2)
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* I2C2 */
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(CRS)
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* CRS */
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR1_CAN1EN
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(CAN2)
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR1_CAN2EN
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* CAN2 */
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(USB)
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBFSEN
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* USB */
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR1_DAC1EN
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_OPAMP          RCC_APB1ENR1_OPAMPEN
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(I2C4)
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* I2C4 */
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(SWPMI1)
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_SWPMI1         RCC_APB1ENR2_SWPMI1EN
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* SWPMI1 */
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 130


 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_FW             RCC_APB2ENR_FWEN
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(SDMMC1) && defined(RCC_APB2ENR_SDMMC1EN)
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDMMC1         RCC_APB2ENR_SDMMC1EN
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* SDMMC1 && RCC_APB2ENR_SDMMC1EN */
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(TIM8)
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* TIM8 */
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(TIM17)
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* TIM17 */
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(SAI2)
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* SAI2 */
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM1         RCC_APB2ENR_DFSDM1EN
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(LTDC)
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_LTDC           RCC_APB2ENR_LTDCEN
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* LTDC */
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(DSI)
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DSI            RCC_APB2ENR_DSIEN
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* DSI */
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** Legacy definitions for compatibility purpose
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** @cond 0
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM          LL_APB2_GRP1_PERIPH_DFSDM1
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** @endcond
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
ARM GAS  C:\Temp\cciy28VF.s 			page 131


 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_EnableClock\n
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_EnableClock\n
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_EnableClock
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval None
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_IsEnabledClock\n
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_IsEnabledClock
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
ARM GAS  C:\Temp\cciy28VF.s 			page 132


 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_DisableClock\n
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN       LL_AHB1_GRP1_DisableClock\n
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1ENR      GFXMMUEN      LL_AHB1_GRP1_DisableClock
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval None
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ForceReset\n
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ForceReset\n
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ForceReset\n
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     GFXMMURST     LL_AHB1_GRP1_ForceReset
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
ARM GAS  C:\Temp\cciy28VF.s 			page 133


 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval None
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ReleaseReset\n
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ReleaseReset\n
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1RSTR     GFXMMURST     LL_AHB1_GRP1_ReleaseReset
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval None
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockStopSleep\n
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2DSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    GFXMMUSMEN    LL_AHB1_GRP1_EnableClockStopSleep
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
ARM GAS  C:\Temp\cciy28VF.s 			page 134


 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval None
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockStopSleep\n
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    DMA2DSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB1SMENR    GFXMMUSMEN    LL_AHB1_GRP1_DisableClockStopSleep
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 (*)
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GFXMMU (*)
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval None
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @}
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @{
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   */
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** 
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** /**
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
ARM GAS  C:\Temp\cciy28VF.s 			page 135


 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      GPIOIEN       LL_AHB2_GRP1_EnableClock\n
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN       LL_AHB2_GRP1_EnableClock\n
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_EnableClock\n
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      DCMIEN        LL_AHB2_GRP1_EnableClock\n
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_EnableClock\n
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock\n
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      OSPIMEN       LL_AHB2_GRP1_EnableClock\n
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_EnableClock
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD (*)
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE (*)
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF (*)
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG (*)
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOI (*)
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OSPIM (*)
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1 (*)
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   * @retval None
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** */
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 250              		.loc 4 563 22 view .LVU56
 251              	.LBB305:
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 252              		.loc 4 565 3 view .LVU57
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 253              		.loc 4 566 3 view .LVU58
 254 003a DA6C     		ldr	r2, [r3, #76]
 255 003c 42F40052 		orr	r2, r2, #8192
 256 0040 DA64     		str	r2, [r3, #76]
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 257              		.loc 4 568 3 view .LVU59
 258              		.loc 4 568 12 is_stmt 0 view .LVU60
 259 0042 DA6C     		ldr	r2, [r3, #76]
 260 0044 02F40052 		and	r2, r2, #8192
 261              		.loc 4 568 10 view .LVU61
 262 0048 0492     		str	r2, [sp, #16]
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
ARM GAS  C:\Temp\cciy28VF.s 			page 136


 263              		.loc 4 569 3 is_stmt 1 view .LVU62
 264 004a 049A     		ldr	r2, [sp, #16]
 265              	.LVL12:
 266              		.loc 4 569 3 is_stmt 0 view .LVU63
 267              	.LBE305:
 268              	.LBE304:
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 269              		.loc 1 214 3 is_stmt 1 view .LVU64
 270              	.LBB306:
 271              	.LBI306:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 272              		.loc 4 563 22 view .LVU65
 273              	.LBB307:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 274              		.loc 4 565 3 view .LVU66
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 275              		.loc 4 566 3 view .LVU67
 276 004c DA6C     		ldr	r2, [r3, #76]
 277 004e 42F00102 		orr	r2, r2, #1
 278 0052 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 279              		.loc 4 568 3 view .LVU68
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 280              		.loc 4 568 12 is_stmt 0 view .LVU69
 281 0054 DA6C     		ldr	r2, [r3, #76]
 282 0056 02F00102 		and	r2, r2, #1
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 283              		.loc 4 568 10 view .LVU70
 284 005a 0392     		str	r2, [sp, #12]
 285              		.loc 4 569 3 is_stmt 1 view .LVU71
 286 005c 039A     		ldr	r2, [sp, #12]
 287              	.LVL13:
 288              		.loc 4 569 3 is_stmt 0 view .LVU72
 289              	.LBE307:
 290              	.LBE306:
 215:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 291              		.loc 1 215 3 is_stmt 1 view .LVU73
 292              	.LBB308:
 293              	.LBI308:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 294              		.loc 4 563 22 view .LVU74
 295              	.LBB309:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 296              		.loc 4 565 3 view .LVU75
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 297              		.loc 4 566 3 view .LVU76
 298 005e DA6C     		ldr	r2, [r3, #76]
 299 0060 42F00402 		orr	r2, r2, #4
 300 0064 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 301              		.loc 4 568 3 view .LVU77
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 302              		.loc 4 568 12 is_stmt 0 view .LVU78
 303 0066 DA6C     		ldr	r2, [r3, #76]
 304 0068 02F00402 		and	r2, r2, #4
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
ARM GAS  C:\Temp\cciy28VF.s 			page 137


 305              		.loc 4 568 10 view .LVU79
 306 006c 0292     		str	r2, [sp, #8]
 307              		.loc 4 569 3 is_stmt 1 view .LVU80
 308 006e 029A     		ldr	r2, [sp, #8]
 309              	.LVL14:
 310              		.loc 4 569 3 is_stmt 0 view .LVU81
 311              	.LBE309:
 312              	.LBE308:
 216:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 313              		.loc 1 216 3 is_stmt 1 view .LVU82
 314              	.LBB310:
 315              	.LBI310:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 316              		.loc 4 563 22 view .LVU83
 317              	.LBB311:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 318              		.loc 4 565 3 view .LVU84
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 319              		.loc 4 566 3 view .LVU85
 320 0070 DA6C     		ldr	r2, [r3, #76]
 321 0072 42F00202 		orr	r2, r2, #2
 322 0076 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 323              		.loc 4 568 3 view .LVU86
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 324              		.loc 4 568 12 is_stmt 0 view .LVU87
 325 0078 DB6C     		ldr	r3, [r3, #76]
 326 007a 03F00203 		and	r3, r3, #2
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 327              		.loc 4 568 10 view .LVU88
 328 007e 0193     		str	r3, [sp, #4]
 329              		.loc 4 569 3 is_stmt 1 view .LVU89
 330 0080 019B     		ldr	r3, [sp, #4]
 331              	.LVL15:
 332              		.loc 4 569 3 is_stmt 0 view .LVU90
 333              	.LBE311:
 334              	.LBE310:
 217:Core/Src/main.c ****   /**ADC1 GPIO Configuration
 218:Core/Src/main.c ****   PA3   ------> ADC1_IN8
 219:Core/Src/main.c ****   PA4   ------> ADC1_IN9
 220:Core/Src/main.c ****   PA5   ------> ADC1_IN10
 221:Core/Src/main.c ****   PA6   ------> ADC1_IN11
 222:Core/Src/main.c ****   PA7   ------> ADC1_IN12
 223:Core/Src/main.c ****   PC4   ------> ADC1_IN13
 224:Core/Src/main.c ****   PC5   ------> ADC1_IN14
 225:Core/Src/main.c ****   PB0   ------> ADC1_IN15
 226:Core/Src/main.c ****   PB1   ------> ADC1_IN16
 227:Core/Src/main.c ****   */
 228:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6
 335              		.loc 1 228 3 is_stmt 1 view .LVU91
 336              		.loc 1 228 23 is_stmt 0 view .LVU92
 337 0082 F823     		movs	r3, #248
 338 0084 0593     		str	r3, [sp, #20]
 229:Core/Src/main.c ****                           |LL_GPIO_PIN_7;
 230:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 339              		.loc 1 230 3 is_stmt 1 view .LVU93
 340              		.loc 1 230 24 is_stmt 0 view .LVU94
ARM GAS  C:\Temp\cciy28VF.s 			page 138


 341 0086 0326     		movs	r6, #3
 342 0088 0696     		str	r6, [sp, #24]
 231:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 343              		.loc 1 231 3 is_stmt 1 view .LVU95
 232:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 344              		.loc 1 232 3 view .LVU96
 345 008a 05A9     		add	r1, sp, #20
 346 008c 4FF09040 		mov	r0, #1207959552
 347 0090 FFF7FEFF 		bl	LL_GPIO_Init
 348              	.LVL16:
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 349              		.loc 1 234 3 view .LVU97
 350              		.loc 1 234 23 is_stmt 0 view .LVU98
 351 0094 3023     		movs	r3, #48
 352 0096 0593     		str	r3, [sp, #20]
 235:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 353              		.loc 1 235 3 is_stmt 1 view .LVU99
 354              		.loc 1 235 24 is_stmt 0 view .LVU100
 355 0098 0696     		str	r6, [sp, #24]
 236:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 356              		.loc 1 236 3 is_stmt 1 view .LVU101
 357              		.loc 1 236 24 is_stmt 0 view .LVU102
 358 009a 0994     		str	r4, [sp, #36]
 237:Core/Src/main.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 359              		.loc 1 237 3 is_stmt 1 view .LVU103
 360 009c 994F     		ldr	r7, .L15+4
 361 009e 05A9     		add	r1, sp, #20
 362 00a0 3846     		mov	r0, r7
 363 00a2 FFF7FEFF 		bl	LL_GPIO_Init
 364              	.LVL17:
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 365              		.loc 1 239 3 view .LVU104
 366              		.loc 1 239 23 is_stmt 0 view .LVU105
 367 00a6 0596     		str	r6, [sp, #20]
 240:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 368              		.loc 1 240 3 is_stmt 1 view .LVU106
 369              		.loc 1 240 24 is_stmt 0 view .LVU107
 370 00a8 0696     		str	r6, [sp, #24]
 241:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 371              		.loc 1 241 3 is_stmt 1 view .LVU108
 372              		.loc 1 241 24 is_stmt 0 view .LVU109
 373 00aa 0994     		str	r4, [sp, #36]
 242:Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 374              		.loc 1 242 3 is_stmt 1 view .LVU110
 375 00ac 964D     		ldr	r5, .L15+8
 376 00ae 05A9     		add	r1, sp, #20
 377 00b0 2846     		mov	r0, r5
 378 00b2 FFF7FEFF 		bl	LL_GPIO_Init
 379              	.LVL18:
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   LL_GPIO_EnablePinAnalogControl(GPIOA, LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6
 380              		.loc 1 244 3 view .LVU111
 381              	.LBB312:
 382              	.LBI312:
 383              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h"
ARM GAS  C:\Temp\cciy28VF.s 			page 139


   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @file    stm32l4xx_ll_gpio.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * in the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   ******************************************************************************
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #ifndef STM32L4xx_LL_GPIO_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define STM32L4xx_LL_GPIO_H
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #ifdef __cplusplus
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** extern "C" {
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #include "stm32l4xx.h"
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @addtogroup STM32L4xx_LL_Driver
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
ARM GAS  C:\Temp\cciy28VF.s 			page 140


  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** typedef struct
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 141


 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
ARM GAS  C:\Temp\cciy28VF.s 			page 142


 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 143


 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Register value
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
ARM GAS  C:\Temp\cciy28VF.s 			page 144


 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
ARM GAS  C:\Temp\cciy28VF.s 			page 145


 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
ARM GAS  C:\Temp\cciy28VF.s 			page 146


 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Temp\cciy28VF.s 			page 147


 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
ARM GAS  C:\Temp\cciy28VF.s 			page 148


 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
ARM GAS  C:\Temp\cciy28VF.s 			page 149


 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
ARM GAS  C:\Temp\cciy28VF.s 			page 150


 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 151


 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #if defined(GPIO_ASCR_ASC0)
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Connect analog switch to ADC input of several pins for a dedicated port.
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   This bit must be set prior to the ADC conversion.
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         Only the IO which connected to the ADC input are effective.
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         Other IO must be kept reset value
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ASCR         ASCy          LL_GPIO_EnablePinAnalogControl
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_EnablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 384              		.loc 5 717 22 view .LVU112
 385              	.LBB313:
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   SET_BIT(GPIOx->ASCR, PinMask);
 386              		.loc 5 719 3 view .LVU113
 387 00b6 4FF09042 		mov	r2, #1207959552
 388 00ba D36A     		ldr	r3, [r2, #44]
 389 00bc 43F0F803 		orr	r3, r3, #248
 390 00c0 D362     		str	r3, [r2, #44]
 391              	.LVL19:
 392              		.loc 5 719 3 is_stmt 0 view .LVU114
 393              	.LBE313:
 394              	.LBE312:
 245:Core/Src/main.c ****                           |LL_GPIO_PIN_7);
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   LL_GPIO_EnablePinAnalogControl(GPIOC, LL_GPIO_PIN_4|LL_GPIO_PIN_5);
 395              		.loc 1 247 3 is_stmt 1 view .LVU115
 396              	.LBB314:
 397              	.LBI314:
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 398              		.loc 5 717 22 view .LVU116
 399              	.LBB315:
 400              		.loc 5 719 3 view .LVU117
 401 00c2 FB6A     		ldr	r3, [r7, #44]
ARM GAS  C:\Temp\cciy28VF.s 			page 152


 402 00c4 43F03003 		orr	r3, r3, #48
 403 00c8 FB62     		str	r3, [r7, #44]
 404              	.LVL20:
 405              		.loc 5 719 3 is_stmt 0 view .LVU118
 406              	.LBE315:
 407              	.LBE314:
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   LL_GPIO_EnablePinAnalogControl(GPIOB, LL_GPIO_PIN_0|LL_GPIO_PIN_1);
 408              		.loc 1 249 3 is_stmt 1 view .LVU119
 409              	.LBB316:
 410              	.LBI316:
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 411              		.loc 5 717 22 view .LVU120
 412              	.LBB317:
 413              		.loc 5 719 3 view .LVU121
 414 00ca EB6A     		ldr	r3, [r5, #44]
 415 00cc 3343     		orrs	r3, r3, r6
 416 00ce EB62     		str	r3, [r5, #44]
 417              	.LVL21:
 418              		.loc 5 719 3 is_stmt 0 view .LVU122
 419              	.LBE317:
 420              	.LBE316:
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* ADC1 DMA Init */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* ADC1 Init */
 254:Core/Src/main.c ****   LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMA_REQUEST_0);
 421              		.loc 1 254 3 is_stmt 1 view .LVU123
 422              	.LBB318:
 423              	.LBI318:
 424              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @file    stm32l4xx_ll_dma.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * in the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   ******************************************************************************
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #ifndef STM32L4xx_LL_DMA_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define STM32L4xx_LL_DMA_H
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #ifdef __cplusplus
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** extern "C" {
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 153


  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #include "stm32l4xx.h"
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #include "stm32l4xx_ll_dmamux.h"
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @addtogroup STM32L4xx_LL_Driver
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** };
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Constants DMA Private Constants
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Define used to get CSELR register offset */
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Defines used for the bit position in the register and perform offsets */
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define DMA_POSITION_CSELR_CXS            POSITION_VAL(DMA_CSELR_C1S << (Channel*4U))
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 154


  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Helper macro to convert DMA Instance DMAx into DMAMUX channel
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7.
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Channel_Offset (LL_DMA_CHANNEL_7 or 0).
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)   \
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** (((__DMA_INSTANCE__) == DMA1) ? 0x00000000U : LL_DMA_CHANNEL_7)
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** typedef struct
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         is incremented or not.
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 155


 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         is incremented or not.
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_REQUEST
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
ARM GAS  C:\Temp\cciy28VF.s 			page 156


 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
ARM GAS  C:\Temp\cciy28VF.s 			page 157


 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000000U /*!< DMA Channel 1 */
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000001U /*!< DMA Channel 2 */
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000002U /*!< DMA Channel 3 */
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000003U /*!< DMA Channel 4 */
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000004U /*!< DMA Channel 5 */
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000005U /*!< DMA Channel 6 */
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000006U /*!< DMA Channel 7 */
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 158


 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if !defined  (DMAMUX1)
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_REQUEST Transfer peripheral request
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_0                  0x00000000U /*!< DMA peripheral request 0  */
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_1                  0x00000001U /*!< DMA peripheral request 1  */
ARM GAS  C:\Temp\cciy28VF.s 			page 159


 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_2                  0x00000002U /*!< DMA peripheral request 2  */
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_3                  0x00000003U /*!< DMA peripheral request 3  */
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_4                  0x00000004U /*!< DMA peripheral request 4  */
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_5                  0x00000005U /*!< DMA peripheral request 5  */
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_6                  0x00000006U /*!< DMA peripheral request 6  */
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_7                  0x00000007U /*!< DMA peripheral request 7  */
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif /* !defined DMAMUX1 */
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Write a value in DMA register
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __REG__ Register to be written
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Read a value in DMA register
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __REG__ Register to be read
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Register value
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval DMAx
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(DMA2)
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 160


 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined (DMA2)
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval DMAx_Channely
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined (DMA2)
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
ARM GAS  C:\Temp\cciy28VF.s 			page 161


 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  DMA2_Channel7)
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  DMA1_Channel7)
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  DMA1_Channel7)
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #endif
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @}
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  * @{
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****  */
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @{
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Enable DMA channel.
ARM GAS  C:\Temp\cciy28VF.s 			page 162


 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Disable DMA channel.
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                     DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
ARM GAS  C:\Temp\cciy28VF.s 			page 163


 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Configuration);
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
ARM GAS  C:\Temp\cciy28VF.s 			page 164


 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_C
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Mode);
ARM GAS  C:\Temp\cciy28VF.s 			page 165


 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CCR_CIRC));
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
ARM GAS  C:\Temp\cciy28VF.s 			page 166


 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CCR_PINC));
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 167


 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CCR_MINC));
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set Peripheral size.
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Peripheral size.
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set Memory size.
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
ARM GAS  C:\Temp\cciy28VF.s 			page 168


 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Memory size.
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set Channel priority level.
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
ARM GAS  C:\Temp\cciy28VF.s 			page 169


 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Priority);
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Channel priority level.
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CCR_PL));
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set Number of data to transfer.
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   This action has no effect if
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         channel is enabled.
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 170


 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Number of data to transfer.
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Once the channel is enabled, the return value indicate the
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         remaining bytes to be transmitted.
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                    DMA_CNDTR_NDT));
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Configure the Source and Destination addresses.
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Each peripheral using DMA provides an API to get directly the register address (LL_PPP_
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CMAR         MA            LL_DMA_ConfigAddresses
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddres
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****                                             uint32_t DstAddress, uint32_t Direction)
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
ARM GAS  C:\Temp\cciy28VF.s 			page 171


1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   /* Direction Memory to Periph */
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   {
1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddr
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddr
1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   }
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   else
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   {
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddr
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddr
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   }
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set the Memory address.
1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAdd
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set the Peripheral address.
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetPeriphAddress
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAd
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
ARM GAS  C:\Temp\cciy28VF.s 			page 172


1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAdd
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Memory address.
1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetMemoryAddress
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR));
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get Peripheral address.
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetPeriphAddress
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR));
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set the Memory to Memory Source address.
1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetM2MSrcAddress
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
ARM GAS  C:\Temp\cciy28VF.s 			page 173


1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, MemoryAdd
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set the Memory to Memory Destination address.
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetM2MDstAddress
1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAdd
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get the Memory to Memory Source address.
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetM2MSrcAddress
1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR));
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get the Memory to Memory Destination address.
ARM GAS  C:\Temp\cciy28VF.s 			page 174


1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetM2MDstAddress
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR));
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
1244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set DMA request for DMA Channels on DMAMUX Channel x.
1246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
1247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7.
1248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CxCR         DMAREQ_ID     LL_DMA_SetPeriphRequest
1249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Request This parameter can be one of the following values:
1259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
1260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
1261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
1262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
1263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
1264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC1
1265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC2
1266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
1267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
1268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
1269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
1270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
1271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
1272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
1273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
1274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_RX
1275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_TX
1276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
1277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
1278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
1279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
1280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_RX
ARM GAS  C:\Temp\cciy28VF.s 			page 175


1281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_TX
1282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_RX
1283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_TX
1284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_RX
1285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_TX
1286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_RX
1287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_TX
1288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_RX
1289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_TX
1290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_RX
1291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_TX
1292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_RX
1293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_TX
1294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
1295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
1296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_A
1297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_B
1298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_A
1299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_B
1300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI1
1301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI2
1302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
1303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
1304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
1305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
1306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
1307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG
1308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_COM
1309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH1
1310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH2
1311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH3
1312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH4
1313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_UP
1314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_TRIG
1315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_COM
1316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
1317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
1318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
1319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
1320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
1321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
1322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
1323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
1324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
1325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
1326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
1327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH1
1328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH2
1329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH3
1330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH4
1331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_UP
1332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH1
1333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH2
1334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH3
1335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH4
1336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_UP
1337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_TRIG
ARM GAS  C:\Temp\cciy28VF.s 			page 176


1338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
1339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
1340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG
1341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_COM
1342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
1343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
1344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
1345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
1346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0
1347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1
1348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2
1349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3
1350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI
1351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI_PSSI
1352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_IN
1353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_OUT
1354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_HASH_IN
1355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
1356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
1358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
1360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request)
1361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Get DMA request for DMA Channels on DMAMUX Channel x.
1365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
1366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7.
1367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CxCR         DMAREQ_ID     LL_DMA_GetPeriphRequest
1368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
1379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
1380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
1381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
1382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
1383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC1
1384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC2
1385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
1386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
1387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
1388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
1389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
1390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
1391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
1392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
1393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_RX
1394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_TX
ARM GAS  C:\Temp\cciy28VF.s 			page 177


1395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
1396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
1397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
1398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
1399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_RX
1400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_TX
1401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_RX
1402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_TX
1403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_RX
1404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_TX
1405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_RX
1406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_TX
1407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_RX
1408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_TX
1409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_RX
1410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_TX
1411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_RX
1412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_TX
1413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
1414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
1415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_A
1416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_B
1417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_A
1418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_B
1419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI1
1420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI2
1421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
1422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
1423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
1424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
1425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
1426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG
1427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_COM
1428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH1
1429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH2
1430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH3
1431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH4
1432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_UP
1433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_TRIG
1434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_COM
1435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
1436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
1437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
1438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
1439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
1440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
1441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
1442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
1443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
1444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
1445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
1446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH1
1447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH2
1448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH3
1449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH4
1450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_UP
1451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH1
ARM GAS  C:\Temp\cciy28VF.s 			page 178


1452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH2
1453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH3
1454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH4
1455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_UP
1456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_TRIG
1457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
1458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
1459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG
1460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_COM
1461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
1462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
1463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
1464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
1465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0
1466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1
1467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2
1468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3
1469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI
1470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI_PSSI
1471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_IN
1472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_OUT
1473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_HASH_IN
1474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)
1476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
1478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   return (READ_BIT((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID));
1479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** }
1480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** 
1481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** #else
1482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** /**
1483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @brief  Set DMA request for DMA instance on Channel x.
1484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @note   Please refer to Reference Manual to get the available mapping of Request value link to 
1485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @rmtoll CSELR        C1S           LL_DMA_SetPeriphRequest\n
1486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CSELR        C2S           LL_DMA_SetPeriphRequest\n
1487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CSELR        C3S           LL_DMA_SetPeriphRequest\n
1488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CSELR        C4S           LL_DMA_SetPeriphRequest\n
1489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CSELR        C5S           LL_DMA_SetPeriphRequest\n
1490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CSELR        C6S           LL_DMA_SetPeriphRequest\n
1491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         CSELR        C7S           LL_DMA_SetPeriphRequest
1492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @param  PeriphRequest This parameter can be one of the following values:
1502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_0
1503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_1
1504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_2
1505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_3
1506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_4
1507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_5
1508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_6
ARM GAS  C:\Temp\cciy28VF.s 			page 179


1509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_7
1510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   * @retval None
1511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   */
1512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRe
 425              		.loc 6 1512 22 view .LVU124
 426              	.LBB319:
1513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
1514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
 427              		.loc 6 1514 3 view .LVU125
 428 00d0 8E4B     		ldr	r3, .L15+12
 429 00d2 D3F8A820 		ldr	r2, [r3, #168]
 430 00d6 22F00F02 		bic	r2, r2, #15
 431              	.LVL22:
 432              	.LBB320:
 433              	.LBI320:
 434              		.file 7 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  C:\Temp\cciy28VF.s 			page 180


  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  C:\Temp\cciy28VF.s 			page 181


  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Temp\cciy28VF.s 			page 182


 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 183


 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
ARM GAS  C:\Temp\cciy28VF.s 			page 184


 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
ARM GAS  C:\Temp\cciy28VF.s 			page 185


 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
ARM GAS  C:\Temp\cciy28VF.s 			page 186


 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 187


 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 188


 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
ARM GAS  C:\Temp\cciy28VF.s 			page 189


 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Temp\cciy28VF.s 			page 190


 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
ARM GAS  C:\Temp\cciy28VF.s 			page 191


 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
ARM GAS  C:\Temp\cciy28VF.s 			page 192


 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 193


 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
ARM GAS  C:\Temp\cciy28VF.s 			page 194


 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  C:\Temp\cciy28VF.s 			page 195


 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
ARM GAS  C:\Temp\cciy28VF.s 			page 196


 954:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 969:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Temp\cciy28VF.s 			page 197


1011:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 435              		.loc 7 1048 31 view .LVU126
 436              	.LBB321:
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 437              		.loc 7 1050 3 view .LVU127
1051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 438              		.loc 7 1055 4 view .LVU128
 439 00da 0F21     		movs	r1, #15
 440              		.syntax unified
 441              	@ 1055 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 442 00dc 91FAA1F1 		rbit r1, r1
 443              	@ 0 "" 2
 444              	.LVL23:
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
ARM GAS  C:\Temp\cciy28VF.s 			page 198


1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 445              		.loc 7 1068 3 view .LVU129
 446              		.loc 7 1068 3 is_stmt 0 view .LVU130
 447              		.thumb
 448              		.syntax unified
 449              	.LBE321:
 450              	.LBE320:
 451              		.loc 6 1514 3 view .LVU131
 452 00e0 C3F8A820 		str	r2, [r3, #168]
 453              	.LVL24:
 454              		.loc 6 1514 3 view .LVU132
 455              	.LBE319:
 456              	.LBE318:
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 457              		.loc 1 256 3 is_stmt 1 view .LVU133
 458              	.LBB322:
 459              	.LBI322:
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 460              		.loc 6 655 22 view .LVU134
 461              	.LBB323:
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 462              		.loc 6 657 3 view .LVU135
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 463              		.loc 6 658 3 view .LVU136
 464 00e4 9A68     		ldr	r2, [r3, #8]
 465 00e6 22F48042 		bic	r2, r2, #16384
 466 00ea 22F01002 		bic	r2, r2, #16
 467 00ee 9A60     		str	r2, [r3, #8]
 468              	.LVL25:
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 469              		.loc 6 658 3 is_stmt 0 view .LVU137
 470              	.LBE323:
 471              	.LBE322:
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 472              		.loc 1 258 3 is_stmt 1 view .LVU138
 473              	.LBB324:
 474              	.LBI324:
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 475              		.loc 6 947 22 view .LVU139
 476              	.LBB325:
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 477              		.loc 6 949 3 view .LVU140
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Priority);
 478              		.loc 6 950 3 view .LVU141
 479 00f0 9A68     		ldr	r2, [r3, #8]
ARM GAS  C:\Temp\cciy28VF.s 			page 199


 480 00f2 22F44052 		bic	r2, r2, #12288
 481 00f6 9A60     		str	r2, [r3, #8]
 482              	.LVL26:
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Priority);
 483              		.loc 6 950 3 is_stmt 0 view .LVU142
 484              	.LBE325:
 485              	.LBE324:
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 486              		.loc 1 260 3 is_stmt 1 view .LVU143
 487              	.LBB326:
 488              	.LBI326:
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 489              		.loc 6 706 22 view .LVU144
 490              	.LBB327:
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_C
 491              		.loc 6 708 3 view .LVU145
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Mode);
 492              		.loc 6 709 3 view .LVU146
 493 00f8 9A68     		ldr	r2, [r3, #8]
 494 00fa 42F02002 		orr	r2, r2, #32
 495 00fe 9A60     		str	r2, [r3, #8]
 496              	.LVL27:
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Mode);
 497              		.loc 6 709 3 is_stmt 0 view .LVU147
 498              	.LBE327:
 499              	.LBE326:
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 500              		.loc 1 262 3 is_stmt 1 view .LVU148
 501              	.LBB328:
 502              	.LBI328:
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 503              		.loc 6 753 22 view .LVU149
 504              	.LBB329:
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 505              		.loc 6 755 3 view .LVU150
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 506              		.loc 6 756 3 view .LVU151
 507 0100 9A68     		ldr	r2, [r3, #8]
 508 0102 22F04002 		bic	r2, r2, #64
 509 0106 9A60     		str	r2, [r3, #8]
 510              	.LVL28:
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 511              		.loc 6 756 3 is_stmt 0 view .LVU152
 512              	.LBE329:
 513              	.LBE328:
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 514              		.loc 1 264 3 is_stmt 1 view .LVU153
 515              	.LBB330:
 516              	.LBI330:
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 517              		.loc 6 800 22 view .LVU154
 518              	.LBB331:
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 519              		.loc 6 802 3 view .LVU155
ARM GAS  C:\Temp\cciy28VF.s 			page 200


 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 520              		.loc 6 803 3 view .LVU156
 521 0108 9A68     		ldr	r2, [r3, #8]
 522 010a 42F08002 		orr	r2, r2, #128
 523 010e 9A60     		str	r2, [r3, #8]
 524              	.LVL29:
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 525              		.loc 6 803 3 is_stmt 0 view .LVU157
 526              	.LBE331:
 527              	.LBE330:
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 528              		.loc 1 266 3 is_stmt 1 view .LVU158
 529              	.LBB332:
 530              	.LBI332:
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 531              		.loc 6 848 22 view .LVU159
 532              	.LBB333:
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 533              		.loc 6 850 3 view .LVU160
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 534              		.loc 6 851 3 view .LVU161
 535 0110 9A68     		ldr	r2, [r3, #8]
 536 0112 22F44072 		bic	r2, r2, #768
 537 0116 42F48072 		orr	r2, r2, #256
 538 011a 9A60     		str	r2, [r3, #8]
 539              	.LVL30:
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 540              		.loc 6 851 3 is_stmt 0 view .LVU162
 541              	.LBE333:
 542              	.LBE332:
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 543              		.loc 1 268 3 is_stmt 1 view .LVU163
 544              	.LBB334:
 545              	.LBI334:
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 546              		.loc 6 897 22 view .LVU164
 547              	.LBB335:
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 548              		.loc 6 899 3 view .LVU165
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 549              		.loc 6 900 3 view .LVU166
 550 011c 9A68     		ldr	r2, [r3, #8]
 551 011e 22F44062 		bic	r2, r2, #3072
 552 0122 42F48062 		orr	r2, r2, #1024
 553 0126 9A60     		str	r2, [r3, #8]
 554              	.LVL31:
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 555              		.loc 6 900 3 is_stmt 0 view .LVU167
 556              	.LBE335:
 557              	.LBE334:
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* ADC1 interrupt Init */
 271:Core/Src/main.c ****   NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 558              		.loc 1 271 3 is_stmt 1 view .LVU168
 559              	.LBB336:
ARM GAS  C:\Temp\cciy28VF.s 			page 201


 560              	.LBI336:
1667:Drivers/CMSIS/Include/core_cm4.h **** {
 561              		.loc 2 1667 26 view .LVU169
 562              	.LBB337:
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 563              		.loc 2 1669 3 view .LVU170
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 564              		.loc 2 1669 26 is_stmt 0 view .LVU171
 565 0128 794B     		ldr	r3, .L15+16
 566 012a D868     		ldr	r0, [r3, #12]
 567              	.LBE337:
 568              	.LBE336:
 569              		.loc 1 271 3 view .LVU172
 570 012c 2246     		mov	r2, r4
 571 012e 2146     		mov	r1, r4
 572 0130 C0F30220 		ubfx	r0, r0, #8, #3
 573 0134 FFF7FEFF 		bl	NVIC_EncodePriority
 574              	.LVL32:
 575              	.LBB338:
 576              	.LBI338:
1809:Drivers/CMSIS/Include/core_cm4.h **** {
 577              		.loc 2 1809 22 is_stmt 1 view .LVU173
 578              	.LBB339:
1811:Drivers/CMSIS/Include/core_cm4.h ****   {
 579              		.loc 2 1811 3 view .LVU174
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 580              		.loc 2 1813 5 view .LVU175
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 581              		.loc 2 1813 48 is_stmt 0 view .LVU176
 582 0138 0001     		lsls	r0, r0, #4
 583              	.LVL33:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 584              		.loc 2 1813 48 view .LVU177
 585 013a C0B2     		uxtb	r0, r0
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 586              		.loc 2 1813 46 view .LVU178
 587 013c 754B     		ldr	r3, .L15+20
 588 013e 83F81203 		strb	r0, [r3, #786]
 589              	.LVL34:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 590              		.loc 2 1813 46 view .LVU179
 591              	.LBE339:
 592              	.LBE338:
 272:Core/Src/main.c ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 593              		.loc 1 272 3 is_stmt 1 view .LVU180
 594              	.LBB340:
 595              	.LBI340:
1679:Drivers/CMSIS/Include/core_cm4.h **** {
 596              		.loc 2 1679 22 view .LVU181
 597              	.LBB341:
1681:Drivers/CMSIS/Include/core_cm4.h ****   {
 598              		.loc 2 1681 3 view .LVU182
1683:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 599              		.loc 2 1683 5 view .LVU183
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 600              		.loc 2 1684 5 view .LVU184
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
ARM GAS  C:\Temp\cciy28VF.s 			page 202


 601              		.loc 2 1684 43 is_stmt 0 view .LVU185
 602 0142 4FF48022 		mov	r2, #262144
 603 0146 1A60     		str	r2, [r3]
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 604              		.loc 2 1685 5 is_stmt 1 view .LVU186
 605              	.LVL35:
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 606              		.loc 2 1685 5 is_stmt 0 view .LVU187
 607              	.LBE341:
 608              	.LBE340:
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /** Common config
 279:Core/Src/main.c ****   */
 280:Core/Src/main.c ****   ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 609              		.loc 1 280 3 is_stmt 1 view .LVU188
 610              		.loc 1 280 29 is_stmt 0 view .LVU189
 611 0148 1594     		str	r4, [sp, #84]
 281:Core/Src/main.c ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 612              		.loc 1 281 3 is_stmt 1 view .LVU190
 613              		.loc 1 281 32 is_stmt 0 view .LVU191
 614 014a 1694     		str	r4, [sp, #88]
 282:Core/Src/main.c ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 615              		.loc 1 282 3 is_stmt 1 view .LVU192
 616              		.loc 1 282 31 is_stmt 0 view .LVU193
 617 014c 1794     		str	r4, [sp, #92]
 283:Core/Src/main.c ****   LL_ADC_Init(ADC1, &ADC_InitStruct);
 618              		.loc 1 283 3 is_stmt 1 view .LVU194
 619 014e 724D     		ldr	r5, .L15+24
 620 0150 15A9     		add	r1, sp, #84
 621 0152 2846     		mov	r0, r5
 622 0154 FFF7FEFF 		bl	LL_ADC_Init
 623              	.LVL36:
 284:Core/Src/main.c ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 624              		.loc 1 284 3 view .LVU195
 625              		.loc 1 284 36 is_stmt 0 view .LVU196
 626 0158 0F94     		str	r4, [sp, #60]
 285:Core/Src/main.c ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS;
 627              		.loc 1 285 3 is_stmt 1 view .LVU197
 628              		.loc 1 285 38 is_stmt 0 view .LVU198
 629 015a 0823     		movs	r3, #8
 630 015c 1093     		str	r3, [sp, #64]
 286:Core/Src/main.c ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 631              		.loc 1 286 3 is_stmt 1 view .LVU199
 632              		.loc 1 286 39 is_stmt 0 view .LVU200
 633 015e 1194     		str	r4, [sp, #68]
 287:Core/Src/main.c ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 634              		.loc 1 287 3 is_stmt 1 view .LVU201
 635              		.loc 1 287 37 is_stmt 0 view .LVU202
 636 0160 1294     		str	r4, [sp, #72]
 288:Core/Src/main.c ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 637              		.loc 1 288 3 is_stmt 1 view .LVU203
 638              		.loc 1 288 34 is_stmt 0 view .LVU204
 639 0162 1396     		str	r6, [sp, #76]
ARM GAS  C:\Temp\cciy28VF.s 			page 203


 289:Core/Src/main.c ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 640              		.loc 1 289 3 is_stmt 1 view .LVU205
 641              		.loc 1 289 30 is_stmt 0 view .LVU206
 642 0164 1494     		str	r4, [sp, #80]
 290:Core/Src/main.c ****   LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 643              		.loc 1 290 3 is_stmt 1 view .LVU207
 644 0166 0FA9     		add	r1, sp, #60
 645 0168 2846     		mov	r0, r5
 646 016a FFF7FEFF 		bl	LL_ADC_REG_Init
 647              	.LVL37:
 291:Core/Src/main.c ****   LL_ADC_ConfigOverSamplingRatioShift(ADC1, LL_ADC_OVS_RATIO_16, LL_ADC_OVS_SHIFT_NONE);
 648              		.loc 1 291 3 view .LVU208
 649              	.LBB342:
 650              	.LBI342:
 651              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @file    stm32l4xx_ll_adc.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * in the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ******************************************************************************
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #ifndef STM32L4xx_LL_ADC_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define STM32L4xx_LL_ADC_H
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #ifdef __cplusplus
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** extern "C" {
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #include "stm32l4xx.h"
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @addtogroup STM32L4xx_LL_Driver
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2) || defined (ADC3)
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 204


  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - sequencer register offset                                                */
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET                 (0x00000000UL)
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET                 (0x00000100UL)
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET                 (0x00000200UL)
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET                 (0x00000300UL)
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET \
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SQRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_SQR1_SQ1" position
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (12UL) /* Equivalent to bitfield "ADC_SQR1_SQ2" position
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (18UL) /* Equivalent to bitfield "ADC_SQR1_SQ3" position
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (24UL) /* Equivalent to bitfield "ADC_SQR1_SQ4" position
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  ( 0UL) /* Equivalent to bitfield "ADC_SQR2_SQ5" position
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_SQR2_SQ6" position
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (12UL) /* Equivalent to bitfield "ADC_SQR2_SQ7" position
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (18UL) /* Equivalent to bitfield "ADC_SQR2_SQ8" position
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (24UL) /* Equivalent to bitfield "ADC_SQR2_SQ9" position
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_SQR3_SQ10" positio
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_SQR3_SQ11" positio
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (12UL) /* Equivalent to bitfield "ADC_SQR3_SQ12" positio
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (18UL) /* Equivalent to bitfield "ADC_SQR3_SQ13" positio
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (24UL) /* Equivalent to bitfield "ADC_SQR3_SQ14" positio
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS ( 0UL) /* Equivalent to bitfield "ADC_SQR4_SQ15" positio
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS ( 6UL) /* Equivalent to bitfield "ADC_SQR4_SQ16" positio
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - data register offset                                                     */
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET                 (0x00000000UL)
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET                 (0x00000100UL)
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET                 (0x00000200UL)
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET                 (0x00000300UL)
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET \
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)
ARM GAS  C:\Temp\cciy28VF.s 			page 205


 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_JDRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  ( 8UL) /* Equivalent to bitfield "ADC_JSQR_JSQ1" positio
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (14UL) /* Equivalent to bitfield "ADC_JSQR_JSQ2" positio
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (20UL) /* Equivalent to bitfield "ADC_JSQR_JSQ3" positio
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (26UL) /* Equivalent to bitfield "ADC_JSQR_JSQ4" positio
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - regular trigger source                                                   */
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - regular trigger edge                                                     */
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT      (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (d
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  compatibility with some ADC on oth
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  having this setting set by HW defa
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK           (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U * 
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK             (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 0
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 1
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 2
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 3
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ( 6UL) /* Equivalent to bitfield "ADC_CFGR_EXTSEL" posit
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (10UL) /* Equivalent to bitfield "ADC_CFGR_EXTEN" positi
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - injected trigger source                                                  */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - injected trigger edge                                                    */
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                   compatibility with some ADC on ot
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                   having this setting set by HW def
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK           (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL)  << (4U 
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
ARM GAS  C:\Temp\cciy28VF.s 			page 206


 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK             (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U * 
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  ( 2UL) /* Equivalent to bitfield "ADC_JSQR_JEXTSEL" posi
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   ( 6UL) /* Equivalent to bitfield "ADC_JSQR_JEXTEN" posit
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL)              /* Equivalent to bitfield "ADC_CHAN
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    position in register            
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MA
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_ID_INTERNAL_CH_MASK)
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   >> [Position of bitfield "ADC_CHANNEL_NUMBER_MASK" in register]) */
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) /* Marker of internal channel for other A
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                              of different ADC internal channels map
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                              number on different ADC instances */
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                (0x00000000UL)
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                (0x02000000UL)
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SMPRX_REGOFFSET_POS            (25UL)           /* Position of bits ADC_SMPRx_REGOFFSET
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                in ADC_CHANNEL_SMPRX_REGOFFSET_MASK 
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           /* Equivalent to bitfield "ADC_CHANNEL_
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                position in register */
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* channels literals definition.                                              */
ARM GAS  C:\Temp\cciy28VF.s 			page 207


 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER               (0x00000000UL)
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER               (ADC_CFGR_AWD1CH_0)
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER               (ADC_CFGR_AWD1CH_1)
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER               (ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER               (ADC_CFGR_AWD1CH_2)
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0)
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1)
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER               (ADC_CFGR_AWD1CH_3)
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER               (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_0)
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1)
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2)
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | \
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4)
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* channels literals definition.                                              */
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* channels literals definition.                                              */
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Value shifted are equivalent to bitfield "ADC_SMPRx_SMPy" position         */
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* in register.                                                               */
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOF
ARM GAS  C:\Temp\cciy28VF.s 			page 208


 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* the relevant bits for:                                                     */
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* B
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to perform of shift when single mode is selected, shift 
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channels bits range. */
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL) /* Selection of 1 bit to discriminate di
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mask of bit */
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)         /* Selection of 1 bit to discriminate di
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            position of bit */
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bi
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_SINGLEDIFF_CALIB_F_BIT_D to perform a shift of 4 ran
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 series)).         */
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*   selection on groups.                                                     */
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | 
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_POS          (20UL)                      /* Position of bits ADC_AWD_
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                           in ADC_AWD_CRX_REGOFFSET_
ARM GAS  C:\Temp\cciy28VF.s 			page 209


 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)      /* Position of bits ADC
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                in ADC_AWD_TRX_REGOF
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   /* Selection of 1 bit t
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                threshold high: mask
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           /* Selection of 1 bit t
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                threshold high: posi
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                                position to perform 
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal register offset for ADC offset instance configuration */
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 (0x00000000UL)
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 (0x00000001UL)
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 (0x00000002UL)
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 (0x00000003UL)
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET \
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET)
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* ADC registers bits positions */
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS         ( 3UL) /* Equivalent to bitfield "ADC_CFGR_RES" position
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (22UL) /* Equivalent to bitfield "ADC_CFGR_AWD1SGL" posi
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS      (23UL) /* Equivalent to bitfield "ADC_CFGR_AWD1EN" posit
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (24UL) /* Equivalent to bitfield "ADC_CFGR_JAWD1EN" posi
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS          (16UL) /* Equivalent to bitfield "ADC_TR1_HT1" position 
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* ADC registers bits groups */
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADEN | ADC_CR_ADDIS \
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CR_JADSTART | ADC_CR_JADSTP \
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CR_ADSTART | ADC_CR_ADSTP)            /* ADC regi
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            HW property "rs": Software can read as well as set this 
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Writing '0' has no effect on the bit value. */
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* ADC internal channels related definitions */
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage referen
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            parameter VREFINT_CAL: VrefInt ADC raw data acquired at 
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define VREFINT_CAL_VREF                   ( 3000UL)                    /* Analog voltage reference
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with which VrefInt has been calibrated in production
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-10 mV) (unit: mV). */
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Temperature sensor */
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF75A8UL)) /* Address of parameter TS_
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            temperature sensor ADC raw data acquired at temperature 
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF75CAUL)) /* Address of parameter TS_
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            temperature sensor ADC raw data acquired at temperature 
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            TEMPSENSOR_CAL2_TEMP (tolerance: +-5 DegC), Vref+ = 3.0 
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30L)           /* Temperature at which tem
ARM GAS  C:\Temp\cciy28VF.s 			page 210


 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (110L)                       /* Temperature at which tem
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (130L)                       /* Temperature at which tem
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG          (3000UL)                     /* Analog voltage reference
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with which temperature sensor has been calibrated in pro
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (tolerance +-10 mV) (unit: mV). */
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a register from a register basis from which an offset
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is applied.
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Pointer to register address
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and multimode
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sharing the same ADC common instance):
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         disabled.
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 211


 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note On this STM32 series, if ADC group injected is u
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    constraints between ADC clock and AHB clock must
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    Refer to reference manual.
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetCommonClock(). */
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              (for devices with several ADC instances).
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetMultimode(). */
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiDMATransfer(). */
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiTwoSamplingDelay(). */
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of ADC group injected depends on STM32 series).
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC state:
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance must be disabled.
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         refer to description of each function for setting
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         conditioned to ADC state.
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t Resolution;                  /*!< Set ADC resolution.
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_RESOLU
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetResolution(). */
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 212


 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_DATA_A
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetDataAlignment(). */
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t LowPowerMode;                /*!< Set ADC low power mode.
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_LP_MOD
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_SetLowPowerMode(). */
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (functions with prefix "REG").
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC state:
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance must be disabled.
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         refer to description of each function for setting
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         conditioned to ADC state.
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              from external peripheral (timer event, external interr
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note On this STM32 series, setting trigger source to 
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    set trigger polarity to rising edge(default sett
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    with some ADC on other STM32 series having this 
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    default value).
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    @ref LL_ADC_REG_SetTriggerEdge().
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetTriggerSource(). */
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerLength(). */
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              and scan conversions interrupted every selected number
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                     enabled (scan length of 2 ranks or more).
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerDiscont(). */
ARM GAS  C:\Temp\cciy28VF.s 			page 213


 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are performed in single mode (one conversi
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              continuous mode (after the first trigger, following co
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              successively automatically).
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    and discontinuous mode.
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetContinuousMode(). */
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              by DMA, and DMA requests mode.
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetDMATransfer(). */
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              data preserved or overwritten.
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetOverrun(). */
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (functions with prefix "INJ").
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is conditioned to ADC state:
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance must be disabled.
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         refer to description of each function for setting
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         conditioned to ADC state.
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** typedef struct
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: inte
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              or from external peripheral (timer event, external int
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note On this STM32 series, setting trigger source to 
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    set trigger polarity to rising edge (default set
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    compatibility with some ADC on other STM32 serie
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    setting set by HW default value).
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    @ref LL_ADC_INJ_SetTriggerEdge().
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetTriggerSource(). */
ARM GAS  C:\Temp\cciy28VF.s 			page 214


 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetSequencerLength(). */
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: s
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              and scan conversions interrupted every selected number
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @note This parameter has an effect only if group injec
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    enabled (scan length of 2 ranks or more).
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetSequencerDiscont(). */
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              regular.
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Note: This parameter must be set to set to independent
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    trigger source is set to an external trigger.
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetTrigAuto(). */
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end o
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion */
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end o
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversions */
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overr
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end o
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       /*!< ADC flag ADC group injected end 
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversion */
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       /*!< ADC flag ADC group injected end 
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversions */
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      /*!< ADC flag ADC group injected cont
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overflow */
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 *
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 *
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 *
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master in
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave ins
ARM GAS  C:\Temp\cciy28VF.s 			page 215


 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master gr
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave gro
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master gr
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave gro
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master gr
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overrun */
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave gro
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overrun */
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master gr
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sampling phase */
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave gro
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sampling phase */
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master gr
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave gro
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    unitary conversion */
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master gr
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave gro
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    sequence conversions */
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  /*!< ADC flag ADC multimode master gr
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    contexts queue overflow */
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  /*!< ADC flag ADC multimode slave gro
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    contexts queue overflow */
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master an
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC master */
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave ana
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC slave */
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master an
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC master */
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave ana
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC slave */
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master an
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC master */
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave ana
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    of the ADC slave */
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance re
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regul
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversion */
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regul
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversions */
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regul
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regul
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    phase */
ARM GAS  C:\Temp\cciy28VF.s 			page 216


 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     /*!< ADC interruption ADC group injec
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversion */
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     /*!< ADC interruption ADC group injec
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    conversions */
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    /*!< ADC interruption ADC group injec
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    overflow */
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watc
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watc
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watc
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* DMA transfer.                                                              */
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA        (0x00000000UL)      /* ADC group regular conversion data
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (corresponding to register DR) to be used with ADC confi
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mode. Without DMA transfer, register accessed by LL func
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            @ref LL_ADC_REG_ReadConversionData32() and other
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            functions @ref LL_ADC_REG_ReadConversionDatax() */
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI  (0x00000001UL)      /* ADC group regular conversion data
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (corresponding to register CDR) to be used with ADC conf
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (available on STM32 devices with several ADC instances).
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Without DMA transfer, register accessed by LL function
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            @ref LL_ADC_REG_ReadMultiConversionData32() */
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                    /*!< ADC synchrono
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            AHB clock without prescaler */
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1)                    /*!< ADC synchrono
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            AHB clock with prescaler division by 2 */
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0) /*!< ADC synchrono
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            AHB clock with prescaler division by 4 */
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                      /*!< ADC asynchronou
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler */
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                   /*!< ADC asynchronou
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 2 */
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1)                   /*!< ADC asynchronou
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 4 */
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 6 */
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2)                   /*!< ADC asynchronou
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 8 */
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 10 */
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1) /*!< ADC asynchronou
ARM GAS  C:\Temp\cciy28VF.s 			page 217


 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 12 */
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 \
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_PRESC_0)                  /*!< ADC asynchrono
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 16  */
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                   /*!< ADC asynchronou
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 32 */
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 64 */
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) /*!< ADC asynchronou
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 128 */
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 \
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_PRESC_0)                  /*!< ADC asynchrono
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            prescaler division by 256 */
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)       /*!< ADC measurement paths all disa
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)     /*!< ADC measurement path to intern
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)       /*!< ADC measurement path to intern
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                      temperature sensor */
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)     /*!< ADC measurement path to intern
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      /*!< ADC resolution 
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   /*!< ADC resolution 
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   /*!< ADC resolution 
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   /*!< ADC resolution 
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)     /*!< ADC conversion data alignment: r
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (alignment on data register LSB bit 0)*/
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)   /*!< ADC conversion data alignment: l
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (alignment on data register MSB bit 15)*/
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
ARM GAS  C:\Temp\cciy28VF.s 			page 218


 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                (0x00000000UL)     /*!< No ADC low power mode activated 
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)  /*!< ADC low power mode auto delay: D
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mode, ADC conversions are performed only when necessary
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (when previous ADC conversion data is read).
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            See description with function @ref LL_ADC_SetLowPowerMod
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset instance
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset instance 1: ADC chann
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset instance 2: ADC chann
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset instance 3: ADC chann
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset instance 4: ADC chann
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         /*!< ADC offset disabled
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (setting offset instance wise) */
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  /*!< ADC offset enabled
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (setting offset instance wise) */
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               (0x00000001UL)     /*!< ADC group regular (available on 
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              (0x00000002UL)     /*!< ADC group injected (not availabl
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            devices)*/
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL)     /*!< ADC both groups regular and inje
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP \
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_0_BITFIELD)                       /*!< AD
ARM GAS  C:\Temp\cciy28VF.s 			page 219


 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP \
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_1_BITFIELD)                       /*!< AD
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP \
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_2_BITFIELD)                       /*!< AD
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP \
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_3_BITFIELD)                       /*!< AD
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP \
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_4_BITFIELD)                       /*!< AD
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP \
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_5_BITFIELD)                       /*!< AD
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP \
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_6_BITFIELD)                       /*!< AD
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP \
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_7_BITFIELD)                       /*!< AD
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP \
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_8_BITFIELD)                       /*!< AD
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP \
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_9_BITFIELD)                       /*!< AD
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP \
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_10_BITFIELD)                      /*!< AD
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP \
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_11_BITFIELD)                      /*!< AD
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP \
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_12_BITFIELD)                      /*!< AD
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP \
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_13_BITFIELD)                      /*!< AD
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP \
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_14_BITFIELD)                      /*!< AD
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP \
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CHANNEL_15_BITFIELD)                      /*!< AD
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | \
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_16_BITFIELD)                        /*!< ADC
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | \
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_17_BITFIELD)                        /*!< ADC
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | \
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_18_BITFIELD)                        /*!< ADC
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_0  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to VrefInt: Internal voltage reference.
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            On STM32L4, ADC channel available only on ADC instance: 
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to internal temperature sensor.
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            On STM32L4, ADC channel available only on ADC instances:
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to Vbat/3: Vbat voltage through a divider ladd
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to have channel voltage always below Vdda.
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            On STM32L4, ADC channel available only on ADC instances:
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && !defined(ADC2)
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH1             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | \
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 1, channel specific to ADC1. T
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            shared with ADC internal channel connected to internal t
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            selection is done using function @ref LL_ADC_SetCommonPa
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH2             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | \
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 2, channel specific to ADC1. T
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            shared with ADC internal channel connected to Vbat,
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            selection is done using function @ref LL_ADC_SetCommonPa
ARM GAS  C:\Temp\cciy28VF.s 			page 220


 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC2)
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH1_ADC2        (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | \
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 1, channel specific to ADC2 */
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH2_ADC2        (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | \
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CHANNEL_ID_INTERNAL_CH_2)                      /*!< 
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 2, channel specific to ADC2 */
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC3)
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH1_ADC3        (LL_ADC_CHANNEL_14 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 1, channel specific to ADC3 */
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_CHANNEL_DAC1CH2_ADC3        (LL_ADC_CHANNEL_15 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            connected to DAC1 channel 2, channel specific to ADC3 */
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC3 */
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC1 && !ADC2 */
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                        /*
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger internal: SW start. */
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | \
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO. 
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | \
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO2.
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       /*
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | \
 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 TRGO. 
1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | \
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 channe
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 TRGO. 
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | \
ARM GAS  C:\Temp\cciy28VF.s 			page 221


1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 TRGO. 
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | \
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 channe
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM6 TRGO. 
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | \
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO. 
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO2.
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | \
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)    /*
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM15 TRGO.
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | \
1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_REG_TRIG_EXT_EDGE_DEFAULT)                        /*
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: external in
1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (ADC_CFGR_EXTEN_0)                      /*!< ADC group r
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to rising edge */
1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1)                      /*!< ADC group r
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to falling edge */
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   /*!< ADC group r
1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to both rising and falling edges */
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)     /*!< ADC conversions performed in sin
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            one conversion per trigger */
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)    /*!< ADC conversions performed in con
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            after the first trigger, following conversions launched 
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            automatically */
ARM GAS  C:\Temp\cciy28VF.s 			page 222


1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)     /*!< ADC conversions are not transfer
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (ADC_CFGR_DMAEN)   /*!< ADC conversion data are transfer
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            in limited mode (one shot mode): DMA transfer requests a
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            number of DMA data transfers (number of ADC conversions)
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            This ADC mode is intended to be used with DMA mode non-c
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    /*!< ADC conversio
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            transferred by DMA, in unlimited mode: DMA transfer requ
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            whatever number of DMA data transferred (number of ADC c
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            This ADC mode is intended to be used with DMA mode circu
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_CFGR_DFSDMCFG) &&defined(DFSDM1_Channel0)
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DFSDM_TRANSFER ADC group regular - DFSDM transfer of ADC conversion dat
1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DFSDM_TRANSFER_NONE     (0x00000000UL)      /*!< ADC conversions are not transfe
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_DFSDM_TRANSFER_ENABLE   (ADC_CFGR_DFSDMCFG) /*!< ADC conversion data are transfe
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            post processing. The ADC conversion data format must be 
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            right aligned, refer to reference manual.
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            DFSDM transfer cannot be used if DMA transfer is enabled
1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_CFGR_DFSDMCFG */
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON_CONFIG ADC instance - ADC sampling time common configur
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      /*!< ADC sampling time let to d
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) /*!< ADC additional sampling ti
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            cycles replacing 2.5 ADC clock cycles (this applies to a
1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with selection sampling time 2.5 ADC clock cycles, whate
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            on ADC groups regular or injected). */
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)     /*!< ADC group regular behavior in ca
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    data preserved */
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)  /*!< ADC group regular behavior in ca
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    data overwritten */
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 223


1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                 /*!< ADC group regular se
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (equivalent to sequencer of 1 rank: ADC conversion on on
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (ADC_SQR1_L_0)                 /*!< ADC group regular se
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 2 ranks in the sequence */
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (ADC_SQR1_L_1)                 /*!< ADC group regular se
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 3 ranks in the sequence */
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (ADC_SQR1_L_1 | ADC_SQR1_L_0)  /*!< ADC group regular se
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 4 ranks in the sequence */
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (ADC_SQR1_L_2)                 /*!< ADC group regular se
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 5 ranks in the sequence */
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_0)  /*!< ADC group regular se
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 6 ranks in the sequence */
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1) /*!< ADC group regular seq
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 7 ranks in the sequence */
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1 \
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 8 ranks in the sequence */
1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3)                 /*!< ADC group regular se
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 9 ranks in the sequence */
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0)  /*!< ADC group regular se
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 10 ranks in the sequence */
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1)  /*!< ADC group regular se
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 11 ranks in the sequence */
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 \
1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 12 ranks in the sequence */
1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2)  /*!< ADC group regular se
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 13 ranks in the sequence */
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 14 ranks in the sequence */
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_1)                /*!< ADC group regular s
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 15 ranks in the sequence */
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular s
1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                               with 16 ranks in the 
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                          /*!< ADC group r
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode disable */
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR_DISCEN)                       /*!< ADC group r
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  /*!< ADC group r
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enabled with sequence interruption ev
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN)  /*!< ADC group r
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
ARM GAS  C:\Temp\cciy28VF.s 			page 224


1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 \
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCEN)   /*!< ADC group 
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_0 \
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  /*!< ADC group
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 1 */
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 2 */
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 3 */
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 4 */
1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 5 */
1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 6 */
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 7 */
1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 8 */
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 9 */
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 10 */
1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 11 */
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 12 */
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 13 */
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 14 */
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 15 */
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular sequencer rank 16 */
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 225


1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                        /*
1244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger internal: SW start. */
1245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       /*
1246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO. 
1247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO2.
1250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
1253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 TRGO. 
1257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | \
1259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 channe
1261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
1264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 TRGO. 
1266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
1268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | \
1273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | \
1282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 TRGO. 
1284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
1286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM6 TRGO. 
1288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | \
1290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)   /*
1291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 channe
1292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (default setting). */
1294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | \
1295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO. 
ARM GAS  C:\Temp\cciy28VF.s 			page 226


1297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | \
1299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO2.
1301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | \
1303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | \
1304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM15 TRGO.
1306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            rising edge (default setting). */
1307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | \
1308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                        /*
1309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion trigger from external peripheral: external in
1310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to rising edge */
1320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to falling edge */
1322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            trigger polarity set to both rising and falling edges */
1324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)     /*!< ADC group injected conversion tr
1332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            Setting mandatory if ADC group injected injected trigger
1333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            an external trigger. */
1334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)   /*!< ADC group injected conversion tr
1335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular. Setting compliant only with group injected trig
1336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            SW start, without any further action on  ADC group injec
1337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            or stop: in this case, ADC group injected is controlled 
1338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular. */
1339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE  ADC group injected - Context queue mode
1344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)   /* Group injected sequence context 
1347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            and can contain up to 2 contexts. When all contexts have
1348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            the queue maintains the last context active perpetually.
1349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)   /* Group injected sequence context 
1350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            and can contain up to 2 contexts. When all contexts have
1351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            the queue is empty and injected group triggers are disab
1352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS) /* Group injected sequence context 
1353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            only 1 sequence can be configured and is active perpetua
ARM GAS  C:\Temp\cciy28VF.s 			page 227


1354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  /*!< ADC group injected 
1362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (equivalent to sequencer of 1 rank: ADC conversion on on
1363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 2 ranks in the sequence */
1365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 3 ranks in the sequence */
1367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            with 4 ranks in the sequence */
1369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)     /*!< ADC group injected sequencer dis
1377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            disable */
1378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN) /*!< ADC group injected sequencer dis
1379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            enable with sequence interruption every rank */
1380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET \
1388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) /*!< ADC group inj
1389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET \
1390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) /*!< ADC group inj
1391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET \
1392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) /*!< ADC group inj
1393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET \
1394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) /*!< ADC group inj
1395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)       /*!< Sampling time 2.5 ADC clock cy
1403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_6CYCLES_5      (ADC_SMPR2_SMP10_0)  /*!< Sampling time 6.5 ADC clock cy
1404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_12CYCLES_5     (ADC_SMPR2_SMP10_1)  /*!< Sampling time 12.5 ADC clock c
1405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_24CYCLES_5     (ADC_SMPR2_SMP10_1 \
1406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 24.5 ADC clock 
1407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2)  /*!< Sampling time 47.5 ADC clock c
1408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2 \
1409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 92.5 ADC clock 
1410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 \
ARM GAS  C:\Temp\cciy28VF.s 			page 228


1411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_1) /*!< Sampling time 247.5 ADC clock
1412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 \
1413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_1 \
1414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 640.5 ADC clock
1415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         /*!< A
1423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            set to single ended (literal also used to set calibratio
1424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         /*!< A
1425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            set to differential (literal also used to set calibratio
1426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            set to both single ended and differential (literal used 
1428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            calibration factors) */
1429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK \
1437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog numbe
1438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK \
1439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_AWD_CR2_REGOFFSET) /*!< ADC analog watchdog numbe
1440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK \
1441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_AWD_CR3_REGOFFSET) /*!< ADC analog watchdog numbe
1442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
1447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 (0x00000000UL)                           /*!< ADC analog
1450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            disabled */
1451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK \
1452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN)                       /*!< ADC analo
1453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of all channels, converted by group regular only */
1454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK \
1455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN)                      /*!< ADC analo
1456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of all channels, converted by group injected only */
1457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK \
1458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN)    /*!< ADC analo
1459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of all channels, converted by either group regular or in
1460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by group regular only
1463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by group injected onl
1466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
ARM GAS  C:\Temp\cciy28VF.s 			page 229


1468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by either group regul
1470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by group regular only
1473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by group injected onl
1476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by either group regul
1480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by group regular only
1483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by group injected onl
1486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by either group regul
1490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by group regular only
1493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by group injected onl
1496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by either group regul
1500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by group regular only
1503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by group injected onl
1506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by either group regul
1510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by group regular only
1513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by group injected onl
1516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by either group regul
1520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by group regular only
1523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
ARM GAS  C:\Temp\cciy28VF.s 			page 230


1525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by group injected onl
1526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by either group regul
1530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by group regular only
1533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by group injected onl
1536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by either group regul
1540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by group regular only
1543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by group injected onl
1546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by either group regul
1550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by group regular only
1553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by group injected onl
1556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by either group regul
1560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) \
1561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by group regular onl
1563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) \
1564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by group injected on
1566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)\
1567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by either group regu
1570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by group regular onl
1573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by group injected on
1576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by either group regu
1580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
ARM GAS  C:\Temp\cciy28VF.s 			page 231


1582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by group regular onl
1583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by group injected on
1586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by either group regu
1590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by group regular onl
1593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by group injected on
1596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by either group regu
1600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by group regular onl
1603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by group only */
1606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by either group regu
1610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            monitoring of ADC channel ADCx_IN15, converted by group 
1613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN15, converted by group injected on
1616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN15, converted by either group
1620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular or injected */
1621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by group regular onl
1624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by group injected on
1627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by either group regu
1631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by group regular onl
1634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by group injected on
1637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
ARM GAS  C:\Temp\cciy28VF.s 			page 232


1639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by either group regu
1641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by group regular onl
1644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by group injected on
1647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by either group
1651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular or injected */
1652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) \
1653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal
1655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage reference, converted by group regular only */
1656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) \
1657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal
1659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage reference, converted by group injected only */
1660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) \
1661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal
1664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage reference, converted by either group regular or 
1665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR    & ADC_CHANNEL_ID_MASK) \
1666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            converted by group regular only */
1669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR    & ADC_CHANNEL_ID_MASK) \
1670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            converted by group injected only */
1673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR    & ADC_CHANNEL_ID_MASK) \
1674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            converted by either group regular or injected */
1678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) \
1679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/3: Vbat
1681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage through a divider ladder of factor 1/3 to have c
1682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            always below Vdda, converted by group regular only */
1683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) \
1684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/3: Vbat
1686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage through a divider ladder of factor 1/3 to have c
1687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            always below Vdda, converted by group injected only */
1688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) \
1689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL
1690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/3: Vbat
1691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            voltage through a divider ladder of factor 1/3 to have c
1692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            always below Vdda */
1693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && !defined(ADC2)
1694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_REG          ((LL_ADC_CHANNEL_DAC1CH1       & ADC_CHANNEL_ID_MASK) \
1695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
ARM GAS  C:\Temp\cciy28VF.s 			page 233


1696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group regular onl
1698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_INJ          ((LL_ADC_CHANNEL_DAC1CH1       & ADC_CHANNEL_ID_MASK) \
1699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group injected on
1702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_REG_INJ      ((LL_ADC_CHANNEL_DAC1CH1       & ADC_CHANNEL_ID_MASK) \
1703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by either group regu
1707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_REG          ((LL_ADC_CHANNEL_DAC1CH2       & ADC_CHANNEL_ID_MASK) \
1708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group regular onl
1711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_INJ          ((LL_ADC_CHANNEL_DAC1CH2       & ADC_CHANNEL_ID_MASK) \
1712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by group injected on
1715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_REG_INJ      ((LL_ADC_CHANNEL_DAC1CH2       & ADC_CHANNEL_ID_MASK) \
1716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC1, converted by either group regu
1720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC2)
1721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  & ADC_CHANNEL_ID_MASK) \
1722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group regular onl
1725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH1_ADC2  & ADC_CHANNEL_ID_MASK) \
1726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group injected on
1729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC2  & ADC_CHANNEL_ID_MASK) \
1730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by either group regu
1734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  & ADC_CHANNEL_ID_MASK) \
1735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group regular onl
1738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     ((LL_ADC_CHANNEL_DAC1CH2_ADC2  & ADC_CHANNEL_ID_MASK) \
1739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by group injected on
1742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC2  & ADC_CHANNEL_ID_MASK) \
1743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC2, converted by either group regu
1747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC3)
1748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC3_REG     ((LL_ADC_CHANNEL_DAC1CH1_ADC3  & ADC_CHANNEL_ID_MASK) \
1749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group regular onl
1752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ     ((LL_ADC_CHANNEL_DAC1CH1_ADC3  & ADC_CHANNEL_ID_MASK) \
ARM GAS  C:\Temp\cciy28VF.s 			page 234


1753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group injected on
1756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ ((LL_ADC_CHANNEL_DAC1CH1_ADC3  & ADC_CHANNEL_ID_MASK) \
1757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 1,
1760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by either group regu
1761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC3_REG     ((LL_ADC_CHANNEL_DAC1CH2_ADC3  & ADC_CHANNEL_ID_MASK) \
1762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group regular onl
1765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ     ((LL_ADC_CHANNEL_DAC1CH2_ADC3  & ADC_CHANNEL_ID_MASK) \
1766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by group injected on
1769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ ((LL_ADC_CHANNEL_DAC1CH2_ADC3  & ADC_CHANNEL_ID_MASK) \
1770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            of ADC internal channel connected to DAC1 channel 2,
1773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            channel specific to ADC3, converted by either group regu
1774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC3 */
1775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC1 && !ADC2 */
1776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1)      /*!< ADC analog watchdog threshold hi
1784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (ADC_TR1_LT1)      /*!< ADC analog watchdog threshold lo
1785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 \
1786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_TR1_LT1)     /*!< ADC analog watchdog both thresh
1787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            concatenated into the same data */
1788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
1793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DISABLE                 (0x00000000UL)                      /*!< ADC oversamplin
1796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (ADC_CFGR2_ROVSE)                   /*!< ADC oversamplin
1797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC group regular. If group injected interrupts group re
1798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            when ADC group injected is triggered, the oversampling o
1799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            is temporary stopped and continued afterwards. */
1800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM | ADC_CFGR2_ROVSE) /*!< ADC oversamplin
1801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC group regular. If group injected interrupts group re
1802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            when ADC group injected is triggered, the oversampling o
1803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            is resumed from start (oversampler buffer reset). */
1804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJECTED            (ADC_CFGR2_JOVSE)                   /*!< ADC oversamplin
1805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            ADC group injected. */
1806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*!< ADC oversamplin
1807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            both ADC groups regular and injected. If group injected 
1808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular: when ADC group injected is triggered, the overs
1809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular is resumed from start (oversampler buffer reset)
ARM GAS  C:\Temp\cciy28VF.s 			page 235


1810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
1815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_REG_CONT                (0x00000000UL)     /*!< ADC oversampling discontinuous m
1818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (all conversions of oversampling ratio are done from 1 trigger) */
1819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)  /*!< ADC oversampling discontinuous m
1820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            mode (each conversion of oversampling ratio needs a trig
1821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
1826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                        /*!< ADC oversampl
1829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_4                 (ADC_CFGR2_OVSR_0)                    /*!< ADC oversampl
1832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_8                 (ADC_CFGR2_OVSR_1)                    /*!< ADC oversampl
1835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_16                (ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampl
1838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2)                    /*!< ADC oversampl
1841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_0) /*!< ADC oversampl
1844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1) /*!< ADC oversampl
1847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 \
1850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR2_OVSR_0)                   /*!< ADC oversamp
1851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (before potential shift) */
1853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data right shift
1858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                        /*!< ADC oversampl
1861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data is not divided to resul
1862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            conversion data) */
1863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_1           (ADC_CFGR2_OVSS_0)                    /*!< ADC oversampl
1864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_2           (ADC_CFGR2_OVSS_1)                    /*!< ADC oversampl
ARM GAS  C:\Temp\cciy28VF.s 			page 236


1867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_3           (ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampl
1870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_4           (ADC_CFGR2_OVSS_2)                    /*!< ADC oversampl
1873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_5           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) /*!< ADC oversampl
1876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_6           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1) /*!< ADC oversampl
1879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_7           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 \
1882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CFGR2_OVSS_0)                   /*!< ADC oversamp
1883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3)                    /*!< ADC oversampl
1886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                    /*!< ADC dual mode dis
1897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            independent mode) */
1898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1) /*!< ADC dual mode ena
1899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            simultaneous */
1900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 \
1901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_DUAL_0)                  /*!< ADC dual mode e
1902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular interleaved */
1903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            simultaneous */
1905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            alternate trigger. Works only with external triggers (no
1907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (ADC_CCR_DUAL_0)                  /*!< ADC dual mode ena
1908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular simultaneous + group injected simultaneous */
1909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (ADC_CCR_DUAL_1)                  /*!< ADC dual mode ena
1910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular simultaneous + group injected alternate trigger 
1911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            regular interleaved + group injected simultaneous */
1913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                    /*!< ADC multimode g
1921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA: each ADC uses its 
1922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              with its individual DMA transfer settings */
1923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (ADC_CCR_MDMA_1)                  /*!< ADC multimode g
ARM GAS  C:\Temp\cciy28VF.s 			page 237


1924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in limited mode (one shot mode): DMA tran
1926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              are stopped when number of DMA data transfers (number 
1927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              is reached. This ADC mode is intended to be used with 
1928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              non-circular. Setting for ADC resolution of 12 and 10 
1929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!< ADC multimode g
1930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in limited mode (one shot mode): DMA tran
1932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              are stopped when number of DMA data transfers (number 
1933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              is reached. This ADC mode is intended to be used with 
1934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              non-circular. Setting for ADC resolution of 8 and 6 bi
1935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1) /*!< ADC multimode g
1936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in unlimited mode: DMA transfer requests 
1938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              whatever number of DMA data transferred (number of ADC
1939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This ADC mode is intended to be used with DMA mode cir
1940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Setting for ADC resolution of 12 and 10 bits */
1941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 \
1942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                               | ADC_CCR_MDMA_0)                 /*!< ADC multimode 
1943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ADC master), in unlimited mode: DMA transfer requests 
1945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              whatever number of DMA data transferred (number of ADC
1946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              This ADC mode is intended to be used with DMA mode cir
1947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              Setting for ADC resolution of 8 and 6 bits */
1948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                      /*!< ADC multimode d
1956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 1 ADC clock cycle */
1957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (ADC_CCR_DELAY_0)                   /*!< ADC multimode d
1958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 2 ADC clock cycles */
1959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (ADC_CCR_DELAY_1)                   /*!< ADC multimode d
1960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 3 ADC clock cycles */
1961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 4 ADC clock cycles */
1963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (ADC_CCR_DELAY_2)                   /*!< ADC multimode d
1964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 5 ADC clock cycles */
1965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 6 ADC clock cycles */
1967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1) /*!< ADC multimode d
1968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 7 ADC clock cycles */
1969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 \
1970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_DELAY_0)                  /*!< ADC multimode 
1971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 8 ADC clock cycles */
1972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3)                   /*!< ADC multimode d
1973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 9 ADC clock cycles */
1974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 10 ADC clock cycles */
1976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1) /*!< ADC multimode d
1977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 11 ADC clock cycles */
1978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 \
1979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CCR_DELAY_0)                  /*!< ADC multimode 
1980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            sampling phases: 12 ADC clock cycles */
ARM GAS  C:\Temp\cciy28VF.s 			page 238


1981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
1986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
1987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (ADC_CDR_RDATA_MST) /*!< In multimode, selection among s
1989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            instances: ADC master */
1990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV) /*!< In multimode, selection among s
1991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            instances: ADC slave */
1992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV \
1993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                             | ADC_CDR_RDATA_MST) /*!< In multimode, selection among
1994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                            instances: both ADC master and ADC slave */
1995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
1996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
1997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
1998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
1999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LEGACY ADC literals legacy naming
2002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SW_START           (LL_ADC_REG_TRIG_SOFTWARE)
2005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CC1       (LL_ADC_REG_TRIG_EXT_TIM1_CH1)
2006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CC2       (LL_ADC_REG_TRIG_EXT_TIM1_CH2)
2007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CC3       (LL_ADC_REG_TRIG_EXT_TIM1_CH3)
2008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CC2       (LL_ADC_REG_TRIG_EXT_TIM2_CH2)
2009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CC4       (LL_ADC_REG_TRIG_EXT_TIM3_CH4)
2010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CC4       (LL_ADC_REG_TRIG_EXT_TIM4_CH4)
2011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SW_START           (LL_ADC_INJ_TRIG_SOFTWARE)
2013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CC4       (LL_ADC_INJ_TRIG_EXT_TIM1_CH4)
2014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CC1       (LL_ADC_INJ_TRIG_EXT_TIM2_CH1)
2015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CC1       (LL_ADC_INJ_TRIG_EXT_TIM3_CH1)
2016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CC3       (LL_ADC_INJ_TRIG_EXT_TIM3_CH3)
2017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CC4       (LL_ADC_INJ_TRIG_EXT_TIM3_CH4)
2018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CC4       (LL_ADC_INJ_TRIG_EXT_TIM8_CH4)
2019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_NONE         (LL_ADC_OVS_SHIFT_NONE)
2021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_1            (LL_ADC_OVS_SHIFT_RIGHT_1)
2022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_2            (LL_ADC_OVS_SHIFT_RIGHT_2)
2023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_3            (LL_ADC_OVS_SHIFT_RIGHT_3)
2024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_4            (LL_ADC_OVS_SHIFT_RIGHT_4)
2025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_5            (LL_ADC_OVS_SHIFT_RIGHT_5)
2026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_6            (LL_ADC_OVS_SHIFT_RIGHT_6)
2027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_7            (LL_ADC_OVS_SHIFT_RIGHT_7)
2028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_OVS_DATA_SHIFT_8            (LL_ADC_OVS_SHIFT_RIGHT_8)
2029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HELPER_MACRO  Definitions of constants used by helper macro
2035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_TEMPERATURE_CALC_ERROR      ((int16_t)0x7FFF)  /* Temperature calculation error usin
ARM GAS  C:\Temp\cciy28VF.s 			page 239


2038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  @ref __LL_ADC_CALC_TEMPERATURE(), 
2039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  calibration parameters. This value
2040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  (to fit on signed word or double w
2041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  to an inconsistent temperature val
2042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
2047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
2048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         not timeout values.
2049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
2050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         above each literal definition.
2051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
2055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       not timeout values.                                                  */
2056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
2057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
2058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
2059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
2060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       STM32 series:                                                        */
2061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 112/fADC.                   */
2062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
2063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
2064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
2065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
2066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
2067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         cycles                                                             */
2068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
2069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         configuration.                                                     */
2070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
2071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
2073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
2074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
2075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: us                                                                   */
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL)           /*!< Delay for ADC stabilization time
2077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                               regulator start-up time) */
2078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
2080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
2081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* parameter "tstart_vrefint").                                               */
2082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: us                                                                   */
2083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US           ( 12UL)        /*!< Delay for internal voltage refer
2084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    time */
2085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
2087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
2088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* parameter "tSTART").                                                       */
2089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: us                                                                   */
2090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US        (120UL)        /*!< Delay for temperature sensor sta
2091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US ( 15UL)        /*!< Delay for temperature sensor buf
2092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    time (starting from ADC enable, 
2093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    @ref LL_ADC_Enable()) */
2094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 240


2095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
2096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: On this STM32 series, a minimum number of ADC clock cycles           */
2097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
2098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
2099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
2100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
2101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
2102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES   (  4UL)        /*!< Delay required between ADC end o
2103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                    and ADC enable */
2104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
2115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
2116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
2120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Write a value in ADC register
2125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
2126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG__ Register to be written
2127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
2128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
2129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
2131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Read a value in ADC register
2134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
2135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __REG__ Register to be read
2136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Register value
2137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
2139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
2141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
2144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
2145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
2149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
2150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Example:
2151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
ARM GAS  C:\Temp\cciy28VF.s 			page 241


2152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           will return decimal number "4".
2153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
2154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number is returned, either defined with number
2155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
2156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
2195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
2197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ?                               \
2198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                       \
2199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
2200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                       \
2201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                       \
2202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                       \
2203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (uint32_t)POSITION_VAL((__CHANNEL__))                                               \
2204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                       \
2205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
ARM GAS  C:\Temp\cciy28VF.s 			page 242


2209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from number in decimal format.
2210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Example:
2211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
2212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
2213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
2214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
2253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
2254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
2255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
2258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9UL) ?                                                                     
2259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                               
2260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |     
2261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                              |    
2262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))      
2263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                               
2264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                               
2265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                                               
ARM GAS  C:\Temp\cciy28VF.s 			page 243


2266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
2267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
2268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_PO
2269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                                               
2270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
2274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
2275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
2276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC internal channel:
2277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
2278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
2279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
2280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
2281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
2284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
2285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         returned from ADC registers,
2286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         because internal and external channels share the same channel
2287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         parameters definitions of driver.
2289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
ARM GAS  C:\Temp\cciy28VF.s 			page 244


2323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
2328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                       connected to a GPIO pin).
2329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
2330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
2332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
2333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
2336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
2339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
2340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
2341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
2342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
2343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a value defined from parameter definition of
2344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
2346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC registers.
2347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
ARM GAS  C:\Temp\cciy28VF.s 			page 245


2380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
2388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
2389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
2390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
2391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
2392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
2407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
2408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
2411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
2412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
2413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
2416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or a value from functions where a channel number is
2418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         returned from ADC registers,
2419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         because internal and external channels share the same channel
2420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         parameters definitions of driver.
2422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
ARM GAS  C:\Temp\cciy28VF.s 			page 246


2437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.
2440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
2441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
2442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined (ADC1) && defined (ADC2) && defined (ADC3)
2444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1) ?                                              \
2446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                           \
2447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
2448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
2449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \
2450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                           \
2451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                           \
2452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ((__ADC_INSTANCE__) == ADC2) ?                                              \
2453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (                                                                          \
2454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                         \
2455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                         \
2456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                            \
2457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     )                                                                          \
2458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     :                                                                          \
2459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__ADC_INSTANCE__) == ADC3) ?                                             \
2460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      (                                                                         \
2461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                        \
2462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)   ||                        \
2463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)         ||                        \
2464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC3) ||                        \
2465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC3)                           \
2466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      )                                                                         \
2467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      :                                                                         \
2468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      (0UL)                                                                     \
2469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined (ADC1) && defined (ADC2)
2471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__ADC_INSTANCE__) == ADC1) ?                                              \
2473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (                                                                           \
2474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
2475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
2476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \
2477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                           \
2478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                           \
2479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ((__ADC_INSTANCE__) == ADC2) ?                                              \
2480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (                                                                          \
2481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)      ||                         \
2482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1_ADC2) ||                         \
2483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****      ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2_ADC2)                            \
2484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     )                                                                          \
2485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     :                                                                          \
2486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (0UL)                                                                      \
2487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined (ADC1)
2489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (                                                                            \
2491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \
2492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \
2493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)       ||                            \
ARM GAS  C:\Temp\cciy28VF.s 			page 247


2494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH1)    ||                            \
2495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ((__CHANNEL__) == LL_ADC_CHANNEL_DAC1CH2)                                  \
2496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined (ADC1) && defined (ADC2) && defined (ADC3) */
2498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
2501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
2502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from sequencer channel and groups definition.
2503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
2504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example:
2505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
2506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
2507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
2508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
2511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
2512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
2513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
2514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
2515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
2530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
2531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
2532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
2533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
2534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
2535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
2536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
2537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
2542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
2544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
2545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
2546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
2547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
2548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
2549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
ARM GAS  C:\Temp\cciy28VF.s 			page 248


2551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
2552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
2553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
2554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
2556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
2557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
2558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
2559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
2560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
2561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
2562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
2563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
2564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
2565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
2566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
2567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
2568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
2569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
2570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
2571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
2572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
2573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
2574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
2575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
2576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
2577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
2578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
2579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
2580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
2581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
2582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
2583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
2584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
2585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
2586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
2587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
2588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
2589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
2590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
2591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
2592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
2593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
2594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
2595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
2597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
2600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
2605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
ARM GAS  C:\Temp\cciy28VF.s 			page 249


2608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
2617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
2618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
2619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(4)
2620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(4)
2621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (4)
2622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(4)
2623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(4)
2624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (4)
2625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG          (0)(2)(5)
2626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_INJ          (0)(2)(5)
2627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG_INJ         (2)(5)
2628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG          (0)(2)(5)
2629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_INJ          (0)(2)(5)
2630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG_INJ         (2)(5)
2631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     (0)(2)(6)
2632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     (0)(2)(6)
2633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ    (2)(6)
2634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     (0)(2)(6)
2635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     (0)(2)(6)
2636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ    (2)(6)
2637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG     (0)(3)(6)
2638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ     (0)(3)(6)
2639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ    (3)(6)
2640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG     (0)(3)(6)
2641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ     (0)(3)(6)
2642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ    (3)(6)
2643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
2644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (0) On STM32L4, parameter available only on analog watchdog number: AWD1.\n
2645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
2646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
2647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
2648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.
2649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
2650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.
2651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
2654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                  
2655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                               
2656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                          
2657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                 
2658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                                               
2659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) 
2660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
ARM GAS  C:\Temp\cciy28VF.s 			page 250


2665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         different of 12 bits.
2666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
2667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or @ref LL_ADC_SetAnalogWDThresholds().
2668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            (< ADCx param >,
2672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            );
2674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
2680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
2683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         different of 12 bits.
2689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *            );
2696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
2702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
2705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC analog watchdog threshold high
2709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or low from raw value containing both thresholds concatenated.
2710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, to get analog watchdog threshold high from the register raw value:
2712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both
2713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
2714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
2715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
2716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)          
2720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_
2721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    & LL_ADC_AWD_THRESHOLD_LOW)
ARM GAS  C:\Temp\cciy28VF.s 			page 251


2722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
2726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationFactor().
2727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and differential ended to 0x2A:
2729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_ADC_SetCalibrationFactor(
2730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC1,
2731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)
2738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
2743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
2754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_C
2755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to select, from a ADC instance, to which ADC instance
2760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         it has a dependence in multimode (ADC master of the corresponding
2761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC common instance).
2762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of device with multimode available and a mix of
2763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instances compliant and not compliant with multimode feature,
2764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instances not compliant with multimode feature are
2765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         considered as master instances (do not depend to
2766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         any other ADC instance).
2767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval __ADCx__ ADC instance master of the corresponding ADC common instance
2769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC2)
2771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ((((__ADCx__) == ADC2))?                                                   \
2773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (ADC1)                                                                    \
2774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    :                                                                         \
2775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    (__ADCx__)                                                                \
2776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   )
2777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
2778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
ARM GAS  C:\Temp\cciy28VF.s 			page 252


2779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (__ADCx__)
2780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC2 */
2781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
2786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
2789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC common register instance
2792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && defined(ADC2) && defined(ADC3)
2794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (ADC123_COMMON)
2796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC1) && defined(ADC2)
2797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (ADC12_COMMON)
2799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
2800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (ADC1_COMMON)
2802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined(ADC1) && defined(ADC2) && defined(ADC3) */
2803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC common instance are disabled.
2807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
2809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are disabled.
2818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled.
2820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC1) && defined(ADC2) && defined(ADC3)
2822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) |                                                    \
2824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    LL_ADC_IsEnabled(ADC2) |                                                    \
2825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    LL_ADC_IsEnabled(ADC3)  )
2826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #elif defined(ADC1) && defined(ADC2)
2827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) |                                                    \
2829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    LL_ADC_IsEnabled(ADC2)  )
2830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
2831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1))
2833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* defined(ADC1) && defined(ADC2) && defined(ADC3) */
2834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
ARM GAS  C:\Temp\cciy28VF.s 			page 253


2836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (refer to reference manual).
2841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion dat
2847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
2849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
2850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a resolution to another resolution.
2854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted
2855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
2856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
2870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)          \
2872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (((__DATA__)                                                                 \
2873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
2874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
2875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
2885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                       (unit: digital value).
2886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 254


2893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                       __ADC_DATA__,\
2895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                    \
2896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
2898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Legacy define */
2901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_VOLTAGE()  __LL_ADC_CALC_DATA_TO_VOLTAGE()
2902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         reference VrefInt.
2907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
2910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         connected to pin Vref+.
2911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of internal voltage reference
2914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 12 bits,
2915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
2920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
2929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                 \
2930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
2931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
2932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     (__ADC_RESOLUTION__),                    \
2933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     LL_ADC_RESOLUTION_12B)                   \
2934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
2936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
2937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Calculation formula:
2942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
2944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
ARM GAS  C:\Temp\cciy28VF.s 			page 255


2950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  parameters are correct (address and data).
2954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
2955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  less accurate than calibrated values),
2957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of temperature sensor
2964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         corresponds to a resolution of 12 bits,
2965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor.
2967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In case or error, value LL_ADC_TEMPERATURE_CALC_ERROR is returned (inconsistent tempera
2981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
2982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
2983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                   __ADC_RESOLUTION__)\
2985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** ((((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0) ?       \
2986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
2987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    (__ADC_RESOLUTION__),          \
2988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    LL_ADC_RESOLUTION_12B)         \
2989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                   * (__VREFANALOG_VOLTAGE__))                                     \
2990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                  / TEMPSENSOR_CAL_VREFANALOG)                                     \
2991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ) + TEMPSENSOR_CAL1_TEMP                                                        \
2995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  )                                                                                \
2996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  :                                                                                \
2997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  ((int32_t)LL_ADC_TEMPERATURE_CALC_ERROR)                                         \
2998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
2999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
3002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
3003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
3004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (refer to device datasheet).
3005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Calculation formula:
3006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
ARM GAS  C:\Temp\cciy28VF.s 			page 256


3007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
3008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
3009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                   (unit: digital value)
3010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
3011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
3012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
3013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
3014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
3015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  of the current device has characteristics in line with
3016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  datasheet typical values.
3017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
3018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
3019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
3020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
3021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
3022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
3023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
3024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
3025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
3026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 12 bits
3027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
3028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 12 bits.
3029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical v
3030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       (unit: uV/DegCelsius).
3031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       On STM32L4, refer to device datasheet parameter "Avg_Slop
3032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical
3033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       (at temperature and Vref+ defined in parameters below) (u
3034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       On STM32L4, refer to datasheet parameter "V30" (correspon
3035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature s
3036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                       (see parameter above) is corresponding (unit: mV)
3037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) value (unit: mV)
3038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit:
3039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor volta
3040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This parameter can be one of the following values:
3041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
3046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
3048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,\
3049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,\
3050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,\
3051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,\
3052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              __ADC_RESOLUTION__)            \
3053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** (((((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
3054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
3055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               * 1000UL)                                                     \
3056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     -                                                                       \
3057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
3058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               * 1000UL)                                                     \
3059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****    )                                                                        \
3060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                \
3061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****  ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                    \
3062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** )
3063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 257


3064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
3074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
3075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
3079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Note: LL ADC functions to set DMA transfer are located into sections of    */
3082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       configuration of ADC instance, groups and multimode (if available):  */
3083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
3084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
3087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
3088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
3089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   These ADC registers are data registers:
3090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
3091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
3092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
3093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
3094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example:
3095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
3096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
3097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
3098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
3099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
3100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
3101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
3102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
3103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
3104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
3105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
3106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
3107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Register This parameter can be one of the following values:
3109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
3110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
3111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
3112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
3113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval ADC register address
3114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
3116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t Register)
3117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t data_reg_addr;
3119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
ARM GAS  C:\Temp\cciy28VF.s 			page 258


3121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   {
3122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     /* Retrieve address of register DR */
3123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &(ADCx->DR);
3124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   }
3125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
3126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   {
3127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     /* Retrieve address of register CDR */
3128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
3129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   }
3130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return data_reg_addr;
3132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #else
3134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t Register)
3135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
3137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   (void)(Register);
3138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Retrieve address of register DR */
3140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) &(ADCx->DR);
3141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
3143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to
3149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC instances
3150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, if ADC group injected is used, some
3156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
3157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         must be respected.
3158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual.
3159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
3162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
3163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
3164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
3165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock\n
3166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
3167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
3170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
3171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
3172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
3173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
3174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
3175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
3176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
3177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
ARM GAS  C:\Temp\cciy28VF.s 			page 259


3178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
3179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
3180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
3181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
3182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
3183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
3184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
3188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
3190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
3194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock\n
3195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
3196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
3200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
3201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
3202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
3203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
3204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
3205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
3206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
3207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
3208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
3209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
3210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
3211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
3212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
3213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(const ADC_Common_TypeDef *ADCxy_COMMON)
3216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC));
3218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Configure all paths (overwrite current configuration).
3224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         The values not selected are removed from configuration.
3228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor stabilization time.
3232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
ARM GAS  C:\Temp\cciy28VF.s 			page 260


3235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
3236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a sampling time minimum value is required.
3239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
3241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalCh\n
3242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalCh
3243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
3253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
3255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Add paths to the current configuration.
3261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor stabilization time.
3268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
3271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
3272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a sampling time minimum value is required.
3275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
3276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChAdd\n
3277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalChAdd\n
3278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChAdd
3279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   SET_BIT(ADCxy_COMMON->CCR, PathInternal);
3291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 261


3292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Remove paths to the current configuration.
3297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChRem\n
3301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalChRem\n
3302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChRem
3303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCxy_COMMON->CCR, PathInternal);
3315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
3319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
3320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
3321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
3324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_GetCommonPathInternalCh\n
3325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_GetCommonPathInternalCh
3326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
3329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
3335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
3337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
3344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
ARM GAS  C:\Temp\cciy28VF.s 			page 262


3349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
3351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without having to perform a new calibration using
3352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
3353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with differential mode available:
3354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         single-ended and differential modes
3356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
3357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
3358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         requires their calibration).
3359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
3360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
3361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         both calibration factors must be concatenated.
3362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         To perform this processing, use helper macro
3363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
3364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
3367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on group regular.
3368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_SetCalibrationFactor\n
3369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_SetCalibrationFactor
3370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
3375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
3376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t C
3379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT,
3381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
3382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK)
3383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     >> ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4)
3384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    & ~(SingleDiff & ADC_CALFACT_CALFACT_S)));
3385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
3389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
3391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
3392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with differential mode available:
3393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         single-ended and differential modes
3395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_GetCalibrationFactor\n
3396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_GetCalibrationFactor
3397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7F
3402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(const ADC_TypeDef *ADCx, uint32_t SingleDiff)
3404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
ARM GAS  C:\Temp\cciy28VF.s 			page 263


3406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "SingleDiff".                                                            */
3407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
3408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
3409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CALFACT,
3410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK))
3411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                     >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >>
3412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                         ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));
3413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC resolution.
3417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
3424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
3426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
3433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
3435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC resolution.
3439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
3442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(const ADC_TypeDef *ADCx)
3450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
3452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
3456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_SetDataAlignment
ARM GAS  C:\Temp\cciy28VF.s 			page 264


3463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
3465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
3470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
3472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
3476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_GetDataAlignment
3479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(const ADC_TypeDef *ADCx)
3485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN));
3487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC low power mode.
3491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
3493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           in order to reduce power consumption.
3495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
3498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           has been retrieved by user software.
3499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           other conversion.
3501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           applications.
3505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           How to use this low power mode:
3506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
3509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC conversion start.
3517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of delay during which ADC was idle.
ARM GAS  C:\Temp\cciy28VF.s 			page 265


3520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
3523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
3528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
3530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
3535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
3537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC low power mode:
3541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
3543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           in order to reduce power consumption.
3545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
3548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           has been retrieved by user software.
3549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           other conversion.
3551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           applications.
3555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           How to use this low power mode:
3556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
3559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC conversion start.
3567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of delay during which ADC was idle.
3570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
3573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
3574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
ARM GAS  C:\Temp\cciy28VF.s 			page 266


3577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(const ADC_TypeDef *ADCx)
3580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY));
3582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC selected offset instance 1, 2, 3 or 4.
3586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
3587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
3588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
3589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or group injected)
3590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
3591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           converted data).
3592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are set to 0.
3595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
3596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
3597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
3598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
3599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
3604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset\n
3606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset\n
3607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset\n
3608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset\n
3609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset\n
3610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset\n
3611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset\n
3612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset\n
3613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset\n
3614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset\n
3615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset\n
3616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
3617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
3626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
3627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
3628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
3629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
3630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
ARM GAS  C:\Temp\cciy28VF.s 			page 267


3634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
3644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
3645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
3646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
3647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
3648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
3649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
3650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
3651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
3652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
3653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
3654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
3655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
3656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
3657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
3658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
3659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
3660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
3661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
3662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
3665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
3669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
3670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
3671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
3676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
3677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or group injected)
3678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
3680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
3686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
3688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
3690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
ARM GAS  C:\Temp\cciy28VF.s 			page 268


3691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel\n
3692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel\n
3693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel\n
3694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
3695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
3704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
3705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
3706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
3707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
3708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
3722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
3723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
3724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
3725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
3726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
3727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
3728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
3729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
3730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
3731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
3732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
3733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
3734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
3735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
3736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
3737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
3738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
3739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
3740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
3741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
3742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 269


3748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         converted data).
3755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are set to 0.
3758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel\n
3759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel\n
3760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel\n
3761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
3769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset instance 1, 2, 3 or 4:
3779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         force offset state disable or enable
3780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         without modifying offset channel or offset value.
3781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function should be needed only in case of offset to be
3782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled-disabled dynamically, and should not be needed in other cases:
3783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function LL_ADC_SetOffset() automatically enables the offset.
3784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_SetOffsetState\n
3789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffsetState\n
3790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffsetState\n
3791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffsetState
3792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OffsetState This parameter can be one of the following values:
3799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetStat
3804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 270


3805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
3808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
3809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              OffsetState);
3810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         offset state disabled or enabled.
3815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_GetOffsetState\n
3816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_GetOffsetState\n
3817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_GetOffsetState\n
3818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_GetOffsetState
3819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetState(const ADC_TypeDef *ADCx, uint32_t Offsety)
3830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN);
3834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
3837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC sampling time common configuration impacting
3839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
3844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_SetSamplingTimeCommonConfig
3845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SamplingTimeCommonConfig This parameter can be one of the following values:
3847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCom
3852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
3854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC sampling time common configuration impacting
3858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_GetSamplingTimeCommonConfig
3860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
ARM GAS  C:\Temp\cciy28VF.s 			page 271


3862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonConfig(const ADC_TypeDef *ADCx)
3866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SMPR1, ADC_SMPR1_SMPPLUS));
3868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
3870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
3873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
3876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
3877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
3881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
3883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
3884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
3885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         STM32 series having this setting set by HW default value).
3887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
3889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
3895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource\n
3896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
3897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
3903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
3904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
3907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
3909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
3911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
3916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
3917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
ARM GAS  C:\Temp\cciy28VF.s 			page 272


3919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
3921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
3925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
3927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
3928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
3929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
3930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (equivalent to
3931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
3932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
3933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource\n
3936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
3937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
3943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
3944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
3947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
3949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
3951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
3956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(const ADC_TypeDef *ADCx)
3958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN);
3960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
3962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
3963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t shift_exten = ((trigger_source & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 
3964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
3966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
3967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((trigger_source
3968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****            & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR_EXTSEL)
3969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****           | ((ADC_REG_TRIG_EDGE_MASK >> shift_exten) & ADC_CFGR_EXTEN)
3970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****          );
3971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
3975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or external.
ARM GAS  C:\Temp\cciy28VF.s 			page 273


3976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
3977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
3978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
3979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
3980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
3982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
3983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
3984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
3985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
3986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1
3987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
3988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
3989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
3990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
3991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
3994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
3996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
3997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
3998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
3999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
4007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
4011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
4012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
4013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(const ADC_TypeDef *ADCx)
4020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN));
4022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
4026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
4029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are configurable.
4031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function performs configuration of:
4032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
ARM GAS  C:\Temp\cciy28VF.s 			page 274


4033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are defined by channel number.
4041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function performs configuration of:
4042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             highest channel number).
4049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
4058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
4081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
4085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
4088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are configurable.
ARM GAS  C:\Temp\cciy28VF.s 			page 275


4090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function retrieves:
4091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
4092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are defined by channel number.
4100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This function retrieves:
4101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             highest channel number).
4108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Sequencer ranks are selected using
4109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
4113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(const ADC_TypeDef *ADCx)
4133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
4135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
4139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
4144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
4145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
ARM GAS  C:\Temp\cciy28VF.s 			page 276


4147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont\n
4150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
4151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
4154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont);
4167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
4171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont\n
4174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
4175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
4178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(const ADC_TypeDef *ADCx)
4188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM));
4190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
4194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         scan sequence rank.
4195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function performs configuration of:
4196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
4197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
4198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         affectation to a channel are configurable.
4201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
ARM GAS  C:\Temp\cciy28VF.s 			page 277


4204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled separately.
4207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks\n
4213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks\n
4214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks\n
4215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks\n
4216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks\n
4217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks\n
4218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
4219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
4220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
4221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks\n
4222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks\n
4223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks\n
4224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks\n
4225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks\n
4226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks\n
4227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
4228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
4251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
4253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
ARM GAS  C:\Temp\cciy28VF.s 			page 278


4261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
4273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
4275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
4290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
4293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
4294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
4296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
4299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
4303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         scan sequence rank.
4304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         affectation to a channel are configurable.
4307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
ARM GAS  C:\Temp\cciy28VF.s 			page 279


4318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
4320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks\n
4322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks\n
4323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks\n
4324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks\n
4325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks\n
4326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks\n
4327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
4328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
4329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
4330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks\n
4331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks\n
4332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks\n
4333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks\n
4334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks\n
4335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks\n
4336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
4337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
4360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
4362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
ARM GAS  C:\Temp\cciy28VF.s 			page 280


4375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
4382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
4384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
4394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
4395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
4399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
4401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQR
4402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(*preg,
4404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                               ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MA
4405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                      >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
4407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
4411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           conversions launched successively automatically.
4415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
4422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
4424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
4429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
4431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 281


4432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
4435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           conversions launched successively automatically.
4439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
4440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(const ADC_TypeDef *ADCx)
4446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT));
4448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
4452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode:
4455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
4458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
4462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
4465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
4468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
4470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
4476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
4477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_SetDMATransfer
4478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
4480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
4486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
4488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 282


4489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
4492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode:
4495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
4498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
4502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
4505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
4508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
4510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_GetDMATransfer\n
4513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_GetDMATransfer
4514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
4521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
4523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_CFGR_DFSDMCFG) &&defined(DFSDM1_Channel0)
4526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer to DFSDM.
4528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   DFSDM transfer cannot be used if DMA transfer is enabled.
4529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To configure DFSDM source address (peripheral address),
4530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use the same function as for DMA transfer:
4531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function @ref LL_ADC_DMA_GetRegAddr().
4532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
4536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DFSDMCFG       LL_ADC_REG_GetDFSDMTransfer
4537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  DFSDMTransfer This parameter can be one of the following values:
4539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_NONE
4540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_ENABLE
4541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDFSDMTransfer(ADC_TypeDef *ADCx, uint32_t DFSDMTransfer)
4544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DFSDMCFG, DFSDMTransfer);
ARM GAS  C:\Temp\cciy28VF.s 			page 283


4546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer to DFSDM.
4550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     DFSDMCFG       LL_ADC_REG_GetDFSDMTransfer
4551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_NONE
4554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DFSDM_TRANSFER_ENABLE
4555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDFSDMTransfer(const ADC_TypeDef *ADCx)
4557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DFSDMCFG));
4559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_CFGR_DFSDMCFG */
4561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
4564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         data preserved or overwritten.
4565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
4566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         other devices without this feature have a behavior
4567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         equivalent to data overwritten.
4568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
4569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
4570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         overrun should be set to data overwritten.
4571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
4575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
4576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
4578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
4583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
4585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
4589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         data preserved or overwritten.
4590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
4591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(const ADC_TypeDef *ADCx)
4597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD));
4599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
ARM GAS  C:\Temp\cciy28VF.s 			page 284


4603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
4606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
4607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
4611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
4613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
4614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
4615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
4616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         STM32 series having this setting set by HW default value).
4617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
4618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
4619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
4626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
4627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
4635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
4637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
4638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
4639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
4646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
4651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
4655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external interrupt line).
4657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
4658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
ARM GAS  C:\Temp\cciy28VF.s 			page 285


4660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (equivalent to
4661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
4662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
4663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
4666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
4667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
4675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
4677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
4678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
4679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
4686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(const ADC_TypeDef *ADCx)
4688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t trigger_source = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
4690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
4693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t shift_jexten = ((trigger_source & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS 
4694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
4696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((trigger_source
4698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> shift_jexten) & ADC_JSQR_JEXTSEL)
4699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> shift_jexten) & ADC_JSQR_JEXTEN)
4700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****          );
4701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
4705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****             or external
4706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
4707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
4709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
4710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
4715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ?
ARM GAS  C:\Temp\cciy28VF.s 			page 286


4717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
4721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
4727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
4737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
4741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
4743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(const ADC_TypeDef *ADCx)
4750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
4752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
4756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function performs configuration of:
4757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
4767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
ARM GAS  C:\Temp\cciy28VF.s 			page 287


4774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
4778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
4782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function retrieves:
4783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
4789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(const ADC_TypeDef *ADCx)
4797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
4799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
4803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
4808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
4817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
4821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         number of ranks.
4823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
4824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(const ADC_TypeDef *ADCx)
4830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 288


4831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN));
4832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
4836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence rank.
4837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled separately.
4842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
4844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
4847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
4850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
4851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
4852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
4853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
4864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
4866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
4886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
ARM GAS  C:\Temp\cciy28VF.s 			page 289


4888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
4898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
4903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
4906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              << (Rank & ADC_INJ_RANK_ID_JSQR_MASK),
4908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              << (Rank & ADC_INJ_RANK_ID_JSQR_MASK));
4910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
4914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sequence rank.
4915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
4925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
4927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks\n
4929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks\n
4930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks\n
4931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
4932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
4933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
4941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
4942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
4943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
4944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
ARM GAS  C:\Temp\cciy28VF.s 			page 290


4945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
4960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
4961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
4962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
4963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
4964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
4965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
4966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
4967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
4968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
4969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
4970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
4971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
4972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
4973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
4974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
4975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
4976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             4.21 Ms/s)).\n
4977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1, 2, 3, 4) For ADC channel read back from ADC register,
4978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
4981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
4982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
4983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
4984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                               << (Rank & ADC_INJ_RANK_ID_JSQR_MASK))
4986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
4988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
4989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
4990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
4991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
4992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         independent or from ADC group regular.
4993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
4994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data
4995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
4996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
4997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
4998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on ADC group injected.
4999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
5000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
5001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         independent trigger.
ARM GAS  C:\Temp\cciy28VF.s 			page 291


5002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with
5003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any
5004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop:
5005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only
5006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         from ADC group regular.
5007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
5008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
5009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
5014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
5016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
5017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
5018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
5021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto);
5023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
5027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         independent or from ADC group regular.
5028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
5029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
5032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
5033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(const ADC_TypeDef *ADCx)
5035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
5037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC group injected contexts queue mode.
5041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
5042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - group injected trigger
5043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer length
5044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer ranks
5045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If contexts queue is disabled:
5046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - only 1 sequence can be configured
5047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           and is active perpetually.
5048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If contexts queue is enabled:
5049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - up to 2 contexts can be queued
5050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           and are checked in and out as a FIFO stack (first-in, first-out).
5051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - If a new context is set when queues is full, error is triggered
5052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           by interruption "Injected Queue Overflow".
5053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Two behaviors are possible when all contexts have been processed:
5054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the contexts queue can maintain the last context active perpetually
5055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           or can be empty and injected group triggers are disabled.
5056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Triggers can be only external (not internal SW start)
5057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Caution: The sequence must be fully configured in one time
5058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           (one write of register JSQR makes a check-in of a new context
ARM GAS  C:\Temp\cciy28VF.s 			page 292


5059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           into the queue).
5060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Therefore functions to set separately injected trigger and
5061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           sequencer channels cannot be used, register JSQR must be set
5062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           using function @ref LL_ADC_INJ_ConfigQueueContext().
5063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This parameter can be modified only when no conversion is on going
5064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   A modification of the context mode (bit JQDIS) causes the contexts
5066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         queue to be flushed and the register JSQR is cleared.
5067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_SetQueueMode\n
5072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_SetQueueMode
5073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  QueueMode This parameter can be one of the following values:
5075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
5076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
5077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
5078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
5081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
5083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC group injected context queue mode.
5087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_GetQueueMode\n
5088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_GetQueueMode
5089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
5092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
5093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
5094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(const ADC_TypeDef *ADCx)
5096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS));
5098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
5102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         contexts queue.
5103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
5104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - group injected trigger
5105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer length
5106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - sequencer ranks
5107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
5108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
5109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
5110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         cannot be used):
5111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to function @ref LL_ADC_INJ_SetQueueMode().
5112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
5113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
5114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
5115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
ARM GAS  C:\Temp\cciy28VF.s 			page 293


5116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
5117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
5118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
5119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         enabled separately.
5120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
5121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, some fast channels are available: fast analog inputs
5122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
5123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
5126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on going on either groups regular or injected.
5127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext\n
5128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext\n
5129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext\n
5130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext\n
5131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext\n
5132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext\n
5133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
5134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
5136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
5137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
5138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
5139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
5140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
5141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
5142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
5143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
5144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
5145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
5146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
5147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
5148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
5149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
5150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
5151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
5152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
5153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
5154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
5155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
5156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
5157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
5159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
5160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
5161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
5162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
5163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
5164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
5165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
5166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
ARM GAS  C:\Temp\cciy28VF.s 			page 294


5173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
5204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
ARM GAS  C:\Temp\cciy28VF.s 			page 295


5230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
5242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
5280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
ARM GAS  C:\Temp\cciy28VF.s 			page 296


5287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
5320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t TriggerSource,
5321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
5322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
5323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
5324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
5325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
5326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
5327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
5329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
5330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
5331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
5332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
5333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
5334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);
5335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
5336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
5337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
5338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
5339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
5340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
5341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
5342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_JSQR_JL,
5343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (TriggerSource & ADC_JSQR_JEXTSEL)          |
ARM GAS  C:\Temp\cciy28VF.s 			page 297


5344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (ExternalTriggerEdge * (is_trigger_not_sw)) |
5345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_4 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_3 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_2 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_1 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              SequencerNbRanks
5354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****             );
5355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
5359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
5362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
5363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
5367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
5371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         converted:
5372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
5373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
5374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         setting).
5375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
5376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TS_temp, ...).
5377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
5379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
5384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
5385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is required.
5386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet.
5387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime\n
5392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime\n
5393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime\n
5394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime\n
5395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime\n
5396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime\n
5397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime\n
5398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime\n
5399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime\n
5400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime\n
ARM GAS  C:\Temp\cciy28VF.s 			page 298


5401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime\n
5402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime\n
5403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime\n
5404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime\n
5405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime\n
5406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime\n
5407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime\n
5408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime\n
5409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
5410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
5417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
5450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
ARM GAS  C:\Temp\cciy28VF.s 			page 299


5458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
5465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
5467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register and register position depending on parameter "Channel".      */
5468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
5471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
5472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
5474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
5480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
5485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime\n
5490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime\n
5491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime\n
5492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime\n
5493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime\n
5494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime\n
5495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime\n
5496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime\n
5497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime\n
5498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime\n
5499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime\n
5500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime\n
5501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime\n
5502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime\n
5503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime\n
5504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime\n
5505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime\n
5506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime\n
5507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
5508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1            (7)
5512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2            (7)
5513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3            (7)
5514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4            (7)
ARM GAS  C:\Temp\cciy28VF.s 			page 300


5515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5            (7)
5516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (4)
5531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (4)
5532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1         (5)
5533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2         (5)
5534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC2 (2)(6)
5535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC2 (2)(6)
5536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH1_ADC3 (3)(6)
5537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_DAC1CH2_ADC3 (3)(6)
5538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.\n
5543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.\n
5545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to
5546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion ra
5547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(const ADC_TypeDef *ADCx, uint32_t Channel)
5562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOF
5564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                                  >> ADC_SMPRX_REGOFFSET_POS));
5565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              ADC_SMPR1_SMP0
5568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BI
5569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                     >> ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_P
5570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                    );
5571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 301


5572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
5575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
5576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
5577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on ADC group regular or injected.
5578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
5579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
5580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
5581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
5582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         available in differential mode.
5584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         not available in differential mode.
5586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, channels 16, 17, 18 of ADC1, ADC2, ADC3 (if available)
5589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are internally fixed to single-ended inputs configuration.
5590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
5591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
5592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
5593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
5596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected.
5597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_SetChannelSingleDiff
5599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
5617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
5618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
5619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
5622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
5624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
5625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
5627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
5628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
ARM GAS  C:\Temp\cciy28VF.s 			page 302


5629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
5630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
5634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC channel.
5635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
5638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
5639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
5640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
5641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         available in differential mode.
5643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         not available in differential mode.
5645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On STM32L4, channels 16, 17, 18 of ADC1, ADC2, ADC3 (if available)
5648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         are internally fixed to single-ended inputs configuration.
5649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
5650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
5651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSingleDiff
5653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
5671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(const ADC_TypeDef *ADCx, uint32_t Channel)
5673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
5675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
5679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
5682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
5683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
ARM GAS  C:\Temp\cciy28VF.s 			page 303


5686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
5687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
5688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
5689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
5690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is enabled.
5691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
5692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
5693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
5694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
5695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
5696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
5701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
5706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
5709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
5720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
5721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
5722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels\n
5723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
5724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
5725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
5731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
ARM GAS  C:\Temp\cciy28VF.s 			page 304


5743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
5793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
5794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
5795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(4)
5796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(4)
5797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (4)
5798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(4)
5799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(4)
ARM GAS  C:\Temp\cciy28VF.s 			page 305


5800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (4)
5801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG          (0)(2)(5)
5802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_INJ          (0)(2)(5)
5803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_REG_INJ         (2)(5)
5804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG          (0)(2)(5)
5805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_INJ          (0)(2)(5)
5806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_REG_INJ         (2)(5)
5807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG     (0)(2)(6)
5808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_INJ     (0)(2)(6)
5809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC2_REG_INJ    (2)(6)
5810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG     (0)(2)(6)
5811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_INJ     (0)(2)(6)
5812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC2_REG_INJ    (2)(6)
5813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG     (0)(3)(6)
5814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_INJ     (0)(3)(6)
5815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH1_ADC3_REG_INJ    (3)(6)
5816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG     (0)(3)(6)
5817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_INJ     (0)(3)(6)
5818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_DAC1CH2_ADC3_REG_INJ    (3)(6)
5819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (0) On STM32L4, parameter available only on analog watchdog number: AWD1.\n
5821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On STM32L4, parameter available only on ADC instance: ADC1.\n
5822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) On STM32L4, parameter available only on ADC instance: ADC2.\n
5823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) On STM32L4, parameter available only on ADC instance: ADC3.\n
5824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (4) On STM32L4, parameter available only on ADC instances: ADC1, ADC3.
5825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (5) On STM32L4, parameter available on devices with only 1 ADC instance.\n
5826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (6) On STM32L4, parameter available on devices with several ADC instances.
5827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
5828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
5832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
5833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
5834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
5836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_RE
5837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
5838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                 * ADC_AWD_CR12_REGOFFSETGAP_VAL));
5839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
5841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
5842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              AWDChannelGroup & AWDy);
5843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
5844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
5846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
5847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           as parameter for another function.
5855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           process the returned value with the helper macro
ARM GAS  C:\Temp\cciy28VF.s 			page 306


5857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
5859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           one channel.
5860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
5861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
5862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
5867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
5872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
5875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
5883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
5885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
5886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
5887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
5888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels\n
5889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
5890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
5891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
5892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
5895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
5896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
5898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
5899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
5900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
5901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             by bitfield.
5902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
ARM GAS  C:\Temp\cciy28VF.s 			page 307


5914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
5965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (0) On STM32L4, parameter available only on analog watchdog number: AWD1.
5966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
5967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(const ADC_TypeDef *ADCx, uint32_t AWDy)
5968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
5969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
5970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_
ARM GAS  C:\Temp\cciy28VF.s 			page 308


5971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
5972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                       * ADC_AWD_CR12_REGOFFSETGAP_VAL));
5973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   uint32_t analog_wd_monit_channels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK);
5975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
5976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* If "analog_wd_monit_channels" == 0, then the selected AWD is disabled       */
5977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* (parameter value LL_ADC_AWD_DISABLE).                                    */
5978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Else, the selected AWD is enabled and is monitoring a group of channels  */
5979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* or a single channel.                                                     */
5980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   if (analog_wd_monit_channels != 0UL)
5981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   {
5982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
5983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     {
5984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       if ((analog_wd_monit_channels & ADC_CFGR_AWD1SGL) == 0UL)
5985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
5986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = ((analog_wd_monit_channels
5988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                      | (ADC_AWD_CR23_CHANNEL_MASK)
5989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     )
5990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     & (~(ADC_CFGR_AWD1CH))
5991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
5992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
5993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       else
5994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
5995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = (analog_wd_monit_channels
5997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | (ADC_AWD2CR_AWD2CH_0 << (analog_wd_monit_channels >> ADC_CFGR
5998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
5999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
6000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     }
6001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     else
6002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     {
6003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       if ((analog_wd_monit_channels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
6004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
6005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
6006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = (ADC_AWD_CR23_CHANNEL_MASK
6007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | ((ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN))
6008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
6009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
6010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       else
6011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       {
6012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a single channel */
6013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
6014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****         analog_wd_monit_channels = (analog_wd_monit_channels
6015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)
6016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                     | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) << 
6017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                    );
6018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****       }
6019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****     }
6020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   }
6021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return analog_wd_monit_channels;
6023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
6027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         high and low.
ARM GAS  C:\Temp\cciy28VF.s 			page 309


6028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
6029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
6030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
6033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
6035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
6040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
6045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
6048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
6053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
6054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
6055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
6056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
6057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
6058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Examples:
6059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
6061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 16.
6062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
6064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 4.
6065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
6067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds match directly to ADC data register.
6068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
6072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
6073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
6074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
6075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
6076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
6077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
6078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
6084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
ARM GAS  C:\Temp\cciy28VF.s 			page 310


6085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
6088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                      uint32_t AWDThresholdLowValue)
6089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
6091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
6092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "AWDy".                                                                  */
6093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
6094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
6095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_RE
6097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
6099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_TR1_HT1 | ADC_TR1_LT1,
6100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
6101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
6105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         high or low.
6106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If values of both thresholds high or low must be set,
6107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
6108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
6111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         instance:
6113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             ADC resolution configured).
6118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             be selected. For example:
6123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             groups regular and injected).
6126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
6131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *             the 2 LSB are ignored.
6132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
6133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
6134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
6135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
6136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Examples:
6137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
6139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 16.
6140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
ARM GAS  C:\Temp\cciy28VF.s 			page 311


6142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 4.
6143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
6145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC analog watchdog thresholds match directly to ADC data register.
6146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either ADC groups regular or injected.
6150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
6151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
6152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
6153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
6154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
6155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
6156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
6162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
6163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
6164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
6165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
6168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                   uint32_t AWDThresholdValue)
6169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
6171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
6172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
6173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
6174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
6175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_RE
6177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(*preg,
6179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              AWDThresholdsHighLow,
6180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TR
6181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
6185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
6186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         concatenated.
6187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If raw data with ADC thresholds high and low is retrieved,
6188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the data of each threshold high or low can be isolated
6189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         using helper macro:
6190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
6191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
6194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
6195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
6196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
6197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
6198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
ARM GAS  C:\Temp\cciy28VF.s 			page 312


6199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
6200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
6206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
6207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
6208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
6209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
6210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(const ADC_TypeDef *ADCx,
6212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                       uint32_t AWDy, uint32_t AWDThresholdsHighLow)
6213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                                    ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_
6216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
6218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                              (AWDThresholdsHighLow | ADC_TR1_LT1))
6219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                     >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH
6220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                         & ~(AWDThresholdsHighLow & ADC_TR1_LT1)));
6221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: over
6228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC oversampling scope: ADC groups regular and-or injected
6233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 series).
6234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (oversampler buffer reset).
6240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
6244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_SetOverSamplingScope\n
6245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_SetOverSamplingScope\n
6246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_SetOverSamplingScope
6247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OvsScope This parameter can be one of the following values:
6249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 313


6256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
6257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
6259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling scope: ADC groups regular and-or injected
6263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 series).
6264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (oversampler buffer reset).
6270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_GetOverSamplingScope\n
6271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_GetOverSamplingScope\n
6272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_GetOverSamplingScope
6273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(const ADC_TypeDef *ADCx)
6282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM));
6284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC oversampling discontinuous mode (triggered mode)
6288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on the selected ADC group.
6289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are done from 1 trigger)
6292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           needs a trigger)
6294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on group regular.
6298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, oversampling discontinuous mode
6299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (triggered mode) can be used only when oversampling is
6300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         set on group regular only and in resumed mode.
6301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_SetOverSamplingDiscont
6302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  OverSamplingDiscont This parameter can be one of the following values:
6304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
6309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
6311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 314


6313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling discontinuous mode (triggered mode)
6315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on the selected ADC group.
6316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           are done from 1 trigger)
6319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           needs a trigger)
6321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_GetOverSamplingDiscont
6322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(const ADC_TypeDef *ADCx)
6328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS));
6330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC oversampling
6334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (impacting both ADC groups regular and injected)
6335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   This function set the 2 items of oversampling configuration:
6336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ratio
6337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - shift
6338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         on either groups regular or injected.
6342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift\n
6343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
6344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Ratio This parameter can be one of the following values:
6346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Shift This parameter can be one of the following values:
6355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_
 652              		.loc 8 6366 22 view .LVU209
 653              	.LBB343:
6367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 315


6368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
 654              		.loc 8 6368 3 view .LVU210
 655 016e 2B69     		ldr	r3, [r5, #16]
 656 0170 23F4FE73 		bic	r3, r3, #508
 657 0174 43F00C03 		orr	r3, r3, #12
 658 0178 2B61     		str	r3, [r5, #16]
 659              	.LVL38:
 660              		.loc 8 6368 3 is_stmt 0 view .LVU211
 661              	.LBE343:
 662              	.LBE342:
 292:Core/Src/main.c ****   LL_ADC_SetOverSamplingDiscont(ADC1, LL_ADC_OVS_REG_CONT);
 663              		.loc 1 292 3 is_stmt 1 view .LVU212
 664              	.LBB344:
 665              	.LBI344:
6308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 666              		.loc 8 6308 22 view .LVU213
 667              	.LBB345:
6310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 668              		.loc 8 6310 3 view .LVU214
 669 017a 2B69     		ldr	r3, [r5, #16]
 670 017c 23F40073 		bic	r3, r3, #512
 671 0180 2B61     		str	r3, [r5, #16]
 672              	.LVL39:
6310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 673              		.loc 8 6310 3 is_stmt 0 view .LVU215
 674              	.LBE345:
 675              	.LBE344:
 293:Core/Src/main.c ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 676              		.loc 1 293 3 is_stmt 1 view .LVU216
 677              		.loc 1 293 36 is_stmt 0 view .LVU217
 678 0182 0B94     		str	r4, [sp, #44]
 294:Core/Src/main.c ****   ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 679              		.loc 1 294 3 is_stmt 1 view .LVU218
 680              		.loc 1 294 34 is_stmt 0 view .LVU219
 681 0184 0C94     		str	r4, [sp, #48]
 295:Core/Src/main.c ****   LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 682              		.loc 1 295 3 is_stmt 1 view .LVU220
 683 0186 654C     		ldr	r4, .L15+28
 684 0188 0BA9     		add	r1, sp, #44
 685 018a 2046     		mov	r0, r4
 686 018c FFF7FEFF 		bl	LL_ADC_CommonInit
 687              	.LVL40:
 296:Core/Src/main.c ****   LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_NONE);
 688              		.loc 1 296 3 view .LVU221
 689              	.LBB346:
 690              	.LBI346:
3252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 691              		.loc 8 3252 22 view .LVU222
 692              	.LBB347:
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 693              		.loc 8 3254 3 view .LVU223
 694 0190 A368     		ldr	r3, [r4, #8]
 695 0192 23F0E073 		bic	r3, r3, #29360128
 696 0196 A360     		str	r3, [r4, #8]
 697              	.LVL41:
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 698              		.loc 8 3254 3 is_stmt 0 view .LVU224
ARM GAS  C:\Temp\cciy28VF.s 			page 316


 699              	.LBE347:
 700              	.LBE346:
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* Disable ADC deep power down (enabled by default after reset state) */
 299:Core/Src/main.c ****   LL_ADC_DisableDeepPowerDown(ADC1);
 701              		.loc 1 299 3 is_stmt 1 view .LVU225
 702              	.LBB348:
 703              	.LBI348:
6369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling ratio
6373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSR           LL_ADC_GetOverSamplingRatio
6375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Ratio This parameter can be one of the following values:
6377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(const ADC_TypeDef *ADCx)
6387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR));
6389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC oversampling shift
6393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
6395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Shift This parameter can be one of the following values:
6397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(const ADC_TypeDef *ADCx)
6408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
6410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multim
6417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
ARM GAS  C:\Temp\cciy28VF.s 			page 317


6418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
6423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual.
6427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance or by using helper macro
6432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
6434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
6437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
6448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
6450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
6454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to reference manual.
6458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
6459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
6472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
6474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 318


6475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
6478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or transfer by DMA.
6479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         DMA transfer settings.
6482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
6488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
6492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
6495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
6509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
6510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
6511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_SetMultiDMATransfer
6512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
6515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
6523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, MultiDMATransfer);
6525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
6529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         or transfer by DMA.
6530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
ARM GAS  C:\Temp\cciy28VF.s 			page 319


6532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         DMA transfer settings.
6533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions) is reached.
6539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           ADC conversions).
6543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         mode non-circular:
6546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
6558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_GetMultiDMATransfer
6559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
6569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
6571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
6575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
6576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
6577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
6578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
6579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
6580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
6585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
6587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
ARM GAS  C:\Temp\cciy28VF.s 			page 320


6589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
6590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
6603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
6609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
6611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
6615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
6616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *
6632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(const ADC_Common_TypeDef *ADCxy_COMMON)
6637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
6639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Leg_Functions Configuration of ADC alternate functions name
ARM GAS  C:\Temp\cciy28VF.s 			page 321


6646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* Old functions name kept for legacy purpose, to be replaced by the          */
6649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /* current functions name.                                                    */
6650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
6651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
6653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
6655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   LL_ADC_INJ_SetTriggerSource(ADCx, TriggerSource);
6657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @}
6661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
6664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @{
6665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Put ADC instance in deep power down state.
6669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_EnableDeepPowerDown
6677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
6681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CR_DEEPPWD);
6688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Disable ADC deep power down mode.
6692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
6700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 322


6703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
 704              		.loc 8 6703 22 view .LVU226
 705              	.LBB349:
6704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 706              		.loc 8 6708 3 view .LVU227
 707 0198 AB68     		ldr	r3, [r5, #8]
 708 019a 23F02043 		bic	r3, r3, #-1610612736
 709 019e 23F03F03 		bic	r3, r3, #63
 710 01a2 AB60     		str	r3, [r5, #8]
 711              	.LVL42:
 712              		.loc 8 6708 3 is_stmt 0 view .LVU228
 713              	.LBE349:
 714              	.LBE348:
 300:Core/Src/main.c ****   /* Enable ADC internal voltage regulator */
 301:Core/Src/main.c ****   LL_ADC_EnableInternalRegulator(ADC1);
 715              		.loc 1 301 3 is_stmt 1 view .LVU229
 716              	.LBB350:
 717              	.LBI350:
6709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Get the selected ADC instance deep power down state.
6713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
6714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval 0: deep power down is disabled, 1: deep power down is enabled.
6716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
6718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
6720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
6721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** 
6722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** /**
6723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
6724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, after ADC internal voltage regulator enable,
6725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
6726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
6727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
6728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
6729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC state:
6731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
6733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @param  ADCx ADC instance
6734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   * @retval None
6735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   */
6736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
 718              		.loc 8 6736 22 view .LVU230
 719              	.LBB351:
6737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
6738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
ARM GAS  C:\Temp\cciy28VF.s 			page 323


 720              		.loc 8 6741 3 view .LVU231
 721 01a4 AB68     		ldr	r3, [r5, #8]
 722 01a6 23F01043 		bic	r3, r3, #-1879048192
 723 01aa 23F03F03 		bic	r3, r3, #63
 724 01ae 43F08053 		orr	r3, r3, #268435456
 725 01b2 AB60     		str	r3, [r5, #8]
 726              	.LVL43:
 727              		.loc 8 6741 3 is_stmt 0 view .LVU232
 728              	.LBE351:
 729              	.LBE350:
 302:Core/Src/main.c ****   /* Delay for ADC internal voltage regulator stabilization. */
 303:Core/Src/main.c ****   /* Compute number of CPU cycles to wait for, from delay in us. */
 304:Core/Src/main.c ****   /* Note: Variable divided by 2 to compensate partially */
 305:Core/Src/main.c ****   /* CPU processing cycles (depends on compilation optimization). */
 306:Core/Src/main.c ****   /* Note: If system core clock frequency is below 200kHz, wait time */
 307:Core/Src/main.c ****   /* is only a few CPU processing cycles. */
 308:Core/Src/main.c ****   uint32_t wait_loop_index;
 730              		.loc 1 308 3 is_stmt 1 view .LVU233
 309:Core/Src/main.c ****   wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10)
 731              		.loc 1 309 3 view .LVU234
 732              		.loc 1 309 78 is_stmt 0 view .LVU235
 733 01b4 5A4B     		ldr	r3, .L15+32
 734 01b6 1B68     		ldr	r3, [r3]
 735 01b8 9B09     		lsrs	r3, r3, #6
 736 01ba 5A4A     		ldr	r2, .L15+36
 737 01bc A2FB0323 		umull	r2, r3, r2, r3
 738 01c0 9B09     		lsrs	r3, r3, #6
 739              		.loc 1 309 59 view .LVU236
 740 01c2 03EB8303 		add	r3, r3, r3, lsl #2
 741 01c6 9B00     		lsls	r3, r3, #2
 742              		.loc 1 309 19 view .LVU237
 743 01c8 574A     		ldr	r2, .L15+40
 744 01ca A2FB0323 		umull	r2, r3, r2, r3
 745 01ce F340     		lsrs	r3, r3, r6
 746              	.LVL44:
 310:Core/Src/main.c ****   while(wait_loop_index != 0)
 747              		.loc 1 310 3 is_stmt 1 view .LVU238
 748              		.loc 1 310 8 is_stmt 0 view .LVU239
 749 01d0 00E0     		b	.L12
 750              	.L13:
 311:Core/Src/main.c ****   {
 312:Core/Src/main.c ****     wait_loop_index--;
 751              		.loc 1 312 5 is_stmt 1 view .LVU240
 752              		.loc 1 312 20 is_stmt 0 view .LVU241
 753 01d2 013B     		subs	r3, r3, #1
 754              	.LVL45:
 755              	.L12:
 310:Core/Src/main.c ****   while(wait_loop_index != 0)
 756              		.loc 1 310 25 is_stmt 1 view .LVU242
 757 01d4 002B     		cmp	r3, #0
 758 01d6 FCD1     		bne	.L13
 313:Core/Src/main.c ****   }
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /** Configure Regular Channel
 316:Core/Src/main.c ****   */
 317:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_8);
 759              		.loc 1 317 3 view .LVU243
ARM GAS  C:\Temp\cciy28VF.s 			page 324


 760              	.LVL46:
 761              	.LBB352:
 762              	.LBI352:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 763              		.loc 8 4286 22 view .LVU244
 764              	.LBB353:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 765              		.loc 8 4292 3 view .LVU245
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 766              		.loc 8 4295 3 view .LVU246
 767 01d8 4F4B     		ldr	r3, .L15+24
 768              	.LVL47:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 769              		.loc 8 4295 3 is_stmt 0 view .LVU247
 770 01da 1A6B     		ldr	r2, [r3, #48]
 771 01dc 22F4F862 		bic	r2, r2, #1984
 772 01e0 42F40072 		orr	r2, r2, #512
 773 01e4 1A63     		str	r2, [r3, #48]
 774              	.LVL48:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 775              		.loc 8 4295 3 view .LVU248
 776              	.LBE353:
 777              	.LBE352:
 318:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 778              		.loc 1 318 3 is_stmt 1 view .LVU249
 779              	.LBB354:
 780              	.LBI354:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 781              		.loc 8 5464 22 view .LVU250
 782              	.LBB355:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 783              		.loc 8 5470 3 view .LVU251
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 784              		.loc 8 5473 3 view .LVU252
 785 01e6 5A69     		ldr	r2, [r3, #20]
 786 01e8 42F0E062 		orr	r2, r2, #117440512
 787 01ec 5A61     		str	r2, [r3, #20]
 788              	.LVL49:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 789              		.loc 8 5473 3 is_stmt 0 view .LVU253
 790              	.LBE355:
 791              	.LBE354:
 319:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_8, LL_ADC_SINGLE_ENDED);
 792              		.loc 1 319 3 is_stmt 1 view .LVU254
 793              	.LBB356:
 794              	.LBI356:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 795              		.loc 8 5621 22 view .LVU255
 796              	.LBB357:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 797              		.loc 8 5626 3 view .LVU256
 798 01ee D3F8B020 		ldr	r2, [r3, #176]
 799 01f2 22F48072 		bic	r2, r2, #256
 800 01f6 C3F8B020 		str	r2, [r3, #176]
 801              	.LVL50:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 802              		.loc 8 5626 3 is_stmt 0 view .LVU257
ARM GAS  C:\Temp\cciy28VF.s 			page 325


 803              	.LBE357:
 804              	.LBE356:
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /** Configure Regular Channel
 322:Core/Src/main.c ****   */
 323:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_9);
 805              		.loc 1 323 3 is_stmt 1 view .LVU258
 806              	.LBB358:
 807              	.LBI358:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 808              		.loc 8 4286 22 view .LVU259
 809              	.LBB359:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 810              		.loc 8 4292 3 view .LVU260
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 811              		.loc 8 4295 3 view .LVU261
 812 01fa 1A6B     		ldr	r2, [r3, #48]
 813 01fc 22F4F832 		bic	r2, r2, #126976
 814 0200 42F41042 		orr	r2, r2, #36864
 815 0204 1A63     		str	r2, [r3, #48]
 816              	.LVL51:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 817              		.loc 8 4295 3 is_stmt 0 view .LVU262
 818              	.LBE359:
 819              	.LBE358:
 324:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 820              		.loc 1 324 3 is_stmt 1 view .LVU263
 821              	.LBB360:
 822              	.LBI360:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 823              		.loc 8 5464 22 view .LVU264
 824              	.LBB361:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 825              		.loc 8 5470 3 view .LVU265
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 826              		.loc 8 5473 3 view .LVU266
 827 0206 5A69     		ldr	r2, [r3, #20]
 828 0208 42F06052 		orr	r2, r2, #939524096
 829 020c 5A61     		str	r2, [r3, #20]
 830              	.LVL52:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 831              		.loc 8 5473 3 is_stmt 0 view .LVU267
 832              	.LBE361:
 833              	.LBE360:
 325:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_9, LL_ADC_SINGLE_ENDED);
 834              		.loc 1 325 3 is_stmt 1 view .LVU268
 835              	.LBB362:
 836              	.LBI362:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 837              		.loc 8 5621 22 view .LVU269
 838              	.LBB363:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 839              		.loc 8 5626 3 view .LVU270
 840 020e D3F8B020 		ldr	r2, [r3, #176]
 841 0212 22F40072 		bic	r2, r2, #512
 842 0216 C3F8B020 		str	r2, [r3, #176]
 843              	.LVL53:
ARM GAS  C:\Temp\cciy28VF.s 			page 326


5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 844              		.loc 8 5626 3 is_stmt 0 view .LVU271
 845              	.LBE363:
 846              	.LBE362:
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /** Configure Regular Channel
 328:Core/Src/main.c ****   */
 329:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_10);
 847              		.loc 1 329 3 is_stmt 1 view .LVU272
 848              	.LBB364:
 849              	.LBI364:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 850              		.loc 8 4286 22 view .LVU273
 851              	.LBB365:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 852              		.loc 8 4292 3 view .LVU274
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 853              		.loc 8 4295 3 view .LVU275
 854 021a 1A6B     		ldr	r2, [r3, #48]
 855 021c 22F4F802 		bic	r2, r2, #8126464
 856 0220 42F42012 		orr	r2, r2, #2621440
 857 0224 1A63     		str	r2, [r3, #48]
 858              	.LVL54:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 859              		.loc 8 4295 3 is_stmt 0 view .LVU276
 860              	.LBE365:
 861              	.LBE364:
 330:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 862              		.loc 1 330 3 is_stmt 1 view .LVU277
 863              	.LBB366:
 864              	.LBI366:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 865              		.loc 8 5464 22 view .LVU278
 866              	.LBB367:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 867              		.loc 8 5470 3 view .LVU279
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 868              		.loc 8 5473 3 view .LVU280
 869 0226 9A69     		ldr	r2, [r3, #24]
 870 0228 42F00702 		orr	r2, r2, #7
 871 022c 9A61     		str	r2, [r3, #24]
 872              	.LVL55:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 873              		.loc 8 5473 3 is_stmt 0 view .LVU281
 874              	.LBE367:
 875              	.LBE366:
 331:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_10, LL_ADC_SINGLE_ENDED);
 876              		.loc 1 331 3 is_stmt 1 view .LVU282
 877              	.LBB368:
 878              	.LBI368:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 879              		.loc 8 5621 22 view .LVU283
 880              	.LBB369:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 881              		.loc 8 5626 3 view .LVU284
 882 022e D3F8B020 		ldr	r2, [r3, #176]
 883 0232 22F48062 		bic	r2, r2, #1024
ARM GAS  C:\Temp\cciy28VF.s 			page 327


 884 0236 C3F8B020 		str	r2, [r3, #176]
 885              	.LVL56:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 886              		.loc 8 5626 3 is_stmt 0 view .LVU285
 887              	.LBE369:
 888              	.LBE368:
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /** Configure Regular Channel
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_11);
 889              		.loc 1 335 3 is_stmt 1 view .LVU286
 890              	.LBB370:
 891              	.LBI370:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 892              		.loc 8 4286 22 view .LVU287
 893              	.LBB371:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 894              		.loc 8 4292 3 view .LVU288
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 895              		.loc 8 4295 3 view .LVU289
 896 023a 1A6B     		ldr	r2, [r3, #48]
 897 023c 22F0F852 		bic	r2, r2, #520093696
 898 0240 42F03062 		orr	r2, r2, #184549376
 899 0244 1A63     		str	r2, [r3, #48]
 900              	.LVL57:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 901              		.loc 8 4295 3 is_stmt 0 view .LVU290
 902              	.LBE371:
 903              	.LBE370:
 336:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 904              		.loc 1 336 3 is_stmt 1 view .LVU291
 905              	.LBB372:
 906              	.LBI372:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 907              		.loc 8 5464 22 view .LVU292
 908              	.LBB373:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 909              		.loc 8 5470 3 view .LVU293
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 910              		.loc 8 5473 3 view .LVU294
 911 0246 9A69     		ldr	r2, [r3, #24]
 912 0248 42F03802 		orr	r2, r2, #56
 913 024c 9A61     		str	r2, [r3, #24]
 914              	.LVL58:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 915              		.loc 8 5473 3 is_stmt 0 view .LVU295
 916              	.LBE373:
 917              	.LBE372:
 337:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_11, LL_ADC_SINGLE_ENDED);
 918              		.loc 1 337 3 is_stmt 1 view .LVU296
 919              	.LBB374:
 920              	.LBI374:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 921              		.loc 8 5621 22 view .LVU297
 922              	.LBB375:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 923              		.loc 8 5626 3 view .LVU298
ARM GAS  C:\Temp\cciy28VF.s 			page 328


 924 024e D3F8B020 		ldr	r2, [r3, #176]
 925 0252 22F40062 		bic	r2, r2, #2048
 926 0256 C3F8B020 		str	r2, [r3, #176]
 927              	.LVL59:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 928              		.loc 8 5626 3 is_stmt 0 view .LVU299
 929              	.LBE375:
 930              	.LBE374:
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   /** Configure Regular Channel
 340:Core/Src/main.c ****   */
 341:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_12);
 931              		.loc 1 341 3 is_stmt 1 view .LVU300
 932              	.LBB376:
 933              	.LBI376:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 934              		.loc 8 4286 22 view .LVU301
 935              	.LBB377:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 936              		.loc 8 4292 3 view .LVU302
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 937              		.loc 8 4295 3 view .LVU303
 938 025a 5A6B     		ldr	r2, [r3, #52]
 939 025c 22F01F02 		bic	r2, r2, #31
 940 0260 42F00C02 		orr	r2, r2, #12
 941 0264 5A63     		str	r2, [r3, #52]
 942              	.LVL60:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 943              		.loc 8 4295 3 is_stmt 0 view .LVU304
 944              	.LBE377:
 945              	.LBE376:
 342:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 946              		.loc 1 342 3 is_stmt 1 view .LVU305
 947              	.LBB378:
 948              	.LBI378:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 949              		.loc 8 5464 22 view .LVU306
 950              	.LBB379:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 951              		.loc 8 5470 3 view .LVU307
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 952              		.loc 8 5473 3 view .LVU308
 953 0266 9A69     		ldr	r2, [r3, #24]
 954 0268 42F4E072 		orr	r2, r2, #448
 955 026c 9A61     		str	r2, [r3, #24]
 956              	.LVL61:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 957              		.loc 8 5473 3 is_stmt 0 view .LVU309
 958              	.LBE379:
 959              	.LBE378:
 343:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SINGLE_ENDED);
 960              		.loc 1 343 3 is_stmt 1 view .LVU310
 961              	.LBB380:
 962              	.LBI380:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 963              		.loc 8 5621 22 view .LVU311
 964              	.LBB381:
ARM GAS  C:\Temp\cciy28VF.s 			page 329


5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 965              		.loc 8 5626 3 view .LVU312
 966 026e D3F8B020 		ldr	r2, [r3, #176]
 967 0272 22F48052 		bic	r2, r2, #4096
 968 0276 C3F8B020 		str	r2, [r3, #176]
 969              	.LVL62:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 970              		.loc 8 5626 3 is_stmt 0 view .LVU313
 971              	.LBE381:
 972              	.LBE380:
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /** Configure Regular Channel
 346:Core/Src/main.c ****   */
 347:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_13);
 973              		.loc 1 347 3 is_stmt 1 view .LVU314
 974              	.LBB382:
 975              	.LBI382:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 976              		.loc 8 4286 22 view .LVU315
 977              	.LBB383:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 978              		.loc 8 4292 3 view .LVU316
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 979              		.loc 8 4295 3 view .LVU317
 980 027a 5A6B     		ldr	r2, [r3, #52]
 981 027c 22F4F862 		bic	r2, r2, #1984
 982 0280 42F45072 		orr	r2, r2, #832
 983 0284 5A63     		str	r2, [r3, #52]
 984              	.LVL63:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 985              		.loc 8 4295 3 is_stmt 0 view .LVU318
 986              	.LBE383:
 987              	.LBE382:
 348:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 988              		.loc 1 348 3 is_stmt 1 view .LVU319
 989              	.LBB384:
 990              	.LBI384:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 991              		.loc 8 5464 22 view .LVU320
 992              	.LBB385:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 993              		.loc 8 5470 3 view .LVU321
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 994              		.loc 8 5473 3 view .LVU322
 995 0286 9A69     		ldr	r2, [r3, #24]
 996 0288 42F46062 		orr	r2, r2, #3584
 997 028c 9A61     		str	r2, [r3, #24]
 998              	.LVL64:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 999              		.loc 8 5473 3 is_stmt 0 view .LVU323
 1000              	.LBE385:
 1001              	.LBE384:
 349:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_13, LL_ADC_SINGLE_ENDED);
 1002              		.loc 1 349 3 is_stmt 1 view .LVU324
 1003              	.LBB386:
 1004              	.LBI386:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 330


 1005              		.loc 8 5621 22 view .LVU325
 1006              	.LBB387:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1007              		.loc 8 5626 3 view .LVU326
 1008 028e D3F8B020 		ldr	r2, [r3, #176]
 1009 0292 22F40052 		bic	r2, r2, #8192
 1010 0296 C3F8B020 		str	r2, [r3, #176]
 1011              	.LVL65:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1012              		.loc 8 5626 3 is_stmt 0 view .LVU327
 1013              	.LBE387:
 1014              	.LBE386:
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /** Configure Regular Channel
 352:Core/Src/main.c ****   */
 353:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_14);
 1015              		.loc 1 353 3 is_stmt 1 view .LVU328
 1016              	.LBB388:
 1017              	.LBI388:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1018              		.loc 8 4286 22 view .LVU329
 1019              	.LBB389:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1020              		.loc 8 4292 3 view .LVU330
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1021              		.loc 8 4295 3 view .LVU331
 1022 029a 5A6B     		ldr	r2, [r3, #52]
 1023 029c 22F4F832 		bic	r2, r2, #126976
 1024 02a0 42F46042 		orr	r2, r2, #57344
 1025 02a4 5A63     		str	r2, [r3, #52]
 1026              	.LVL66:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1027              		.loc 8 4295 3 is_stmt 0 view .LVU332
 1028              	.LBE389:
 1029              	.LBE388:
 354:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_14, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 1030              		.loc 1 354 3 is_stmt 1 view .LVU333
 1031              	.LBB390:
 1032              	.LBI390:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1033              		.loc 8 5464 22 view .LVU334
 1034              	.LBB391:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1035              		.loc 8 5470 3 view .LVU335
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1036              		.loc 8 5473 3 view .LVU336
 1037 02a6 9A69     		ldr	r2, [r3, #24]
 1038 02a8 22F4E042 		bic	r2, r2, #28672
 1039 02ac 9A61     		str	r2, [r3, #24]
 1040              	.LVL67:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1041              		.loc 8 5473 3 is_stmt 0 view .LVU337
 1042              	.LBE391:
 1043              	.LBE390:
 355:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_14, LL_ADC_SINGLE_ENDED);
 1044              		.loc 1 355 3 is_stmt 1 view .LVU338
 1045              	.LBB392:
ARM GAS  C:\Temp\cciy28VF.s 			page 331


 1046              	.LBI392:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1047              		.loc 8 5621 22 view .LVU339
 1048              	.LBB393:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1049              		.loc 8 5626 3 view .LVU340
 1050 02ae D3F8B020 		ldr	r2, [r3, #176]
 1051 02b2 22F48042 		bic	r2, r2, #16384
 1052 02b6 C3F8B020 		str	r2, [r3, #176]
 1053              	.LVL68:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1054              		.loc 8 5626 3 is_stmt 0 view .LVU341
 1055              	.LBE393:
 1056              	.LBE392:
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /** Configure Regular Channel
 358:Core/Src/main.c ****   */
 359:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_15);
 1057              		.loc 1 359 3 is_stmt 1 view .LVU342
 1058              	.LBB394:
 1059              	.LBI394:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1060              		.loc 8 4286 22 view .LVU343
 1061              	.LBB395:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1062              		.loc 8 4292 3 view .LVU344
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1063              		.loc 8 4295 3 view .LVU345
 1064 02ba 5A6B     		ldr	r2, [r3, #52]
 1065 02bc 22F4F802 		bic	r2, r2, #8126464
 1066 02c0 42F47012 		orr	r2, r2, #3932160
 1067 02c4 5A63     		str	r2, [r3, #52]
 1068              	.LVL69:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1069              		.loc 8 4295 3 is_stmt 0 view .LVU346
 1070              	.LBE395:
 1071              	.LBE394:
 360:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1072              		.loc 1 360 3 is_stmt 1 view .LVU347
 1073              	.LBB396:
 1074              	.LBI396:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1075              		.loc 8 5464 22 view .LVU348
 1076              	.LBB397:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1077              		.loc 8 5470 3 view .LVU349
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1078              		.loc 8 5473 3 view .LVU350
 1079 02c6 9A69     		ldr	r2, [r3, #24]
 1080 02c8 42F46032 		orr	r2, r2, #229376
 1081 02cc 9A61     		str	r2, [r3, #24]
 1082              	.LVL70:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1083              		.loc 8 5473 3 is_stmt 0 view .LVU351
 1084              	.LBE397:
 1085              	.LBE396:
 361:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SINGLE_ENDED);
ARM GAS  C:\Temp\cciy28VF.s 			page 332


 1086              		.loc 1 361 3 is_stmt 1 view .LVU352
 1087              	.LBB398:
 1088              	.LBI398:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1089              		.loc 8 5621 22 view .LVU353
 1090              	.LBB399:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1091              		.loc 8 5626 3 view .LVU354
 1092 02ce D3F8B020 		ldr	r2, [r3, #176]
 1093 02d2 22F40042 		bic	r2, r2, #32768
 1094 02d6 C3F8B020 		str	r2, [r3, #176]
 1095              	.LVL71:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1096              		.loc 8 5626 3 is_stmt 0 view .LVU355
 1097              	.LBE399:
 1098              	.LBE398:
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /** Configure Regular Channel
 364:Core/Src/main.c ****   */
 365:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_9, LL_ADC_CHANNEL_16);
 1099              		.loc 1 365 3 is_stmt 1 view .LVU356
 1100              	.LBB400:
 1101              	.LBI400:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1102              		.loc 8 4286 22 view .LVU357
 1103              	.LBB401:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1104              		.loc 8 4292 3 view .LVU358
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1105              		.loc 8 4295 3 view .LVU359
 1106 02da 5A6B     		ldr	r2, [r3, #52]
 1107 02dc 22F0F852 		bic	r2, r2, #520093696
 1108 02e0 42F08052 		orr	r2, r2, #268435456
 1109 02e4 5A63     		str	r2, [r3, #52]
 1110              	.LVL72:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1111              		.loc 8 4295 3 is_stmt 0 view .LVU360
 1112              	.LBE401:
 1113              	.LBE400:
 366:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_16, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1114              		.loc 1 366 3 is_stmt 1 view .LVU361
 1115              	.LBB402:
 1116              	.LBI402:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1117              		.loc 8 5464 22 view .LVU362
 1118              	.LBB403:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1119              		.loc 8 5470 3 view .LVU363
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1120              		.loc 8 5473 3 view .LVU364
 1121 02e6 9A69     		ldr	r2, [r3, #24]
 1122 02e8 42F4E012 		orr	r2, r2, #1835008
 1123 02ec 9A61     		str	r2, [r3, #24]
 1124              	.LVL73:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1125              		.loc 8 5473 3 is_stmt 0 view .LVU365
 1126              	.LBE403:
ARM GAS  C:\Temp\cciy28VF.s 			page 333


 1127              	.LBE402:
 367:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_16, LL_ADC_SINGLE_ENDED);
 1128              		.loc 1 367 3 is_stmt 1 view .LVU366
 1129              	.LBB404:
 1130              	.LBI404:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1131              		.loc 8 5621 22 view .LVU367
 1132              	.LBB405:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1133              		.loc 8 5626 3 view .LVU368
 1134 02ee D3F8B020 		ldr	r2, [r3, #176]
 1135 02f2 22F48032 		bic	r2, r2, #65536
 1136 02f6 C3F8B020 		str	r2, [r3, #176]
 1137              	.LVL74:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1138              		.loc 8 5626 3 is_stmt 0 view .LVU369
 1139              	.LBE405:
 1140              	.LBE404:
 368:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** }
 1141              		.loc 1 372 1 view .LVU370
 1142 02fa 19B0     		add	sp, sp, #100
 1143              		.cfi_def_cfa_offset 20
 1144              		@ sp needed
 1145 02fc F0BD     		pop	{r4, r5, r6, r7, pc}
 1146              	.L16:
 1147 02fe 00BF     		.align	2
 1148              	.L15:
 1149 0300 00100240 		.word	1073876992
 1150 0304 00080048 		.word	1207961600
 1151 0308 00040048 		.word	1207960576
 1152 030c 00000240 		.word	1073872896
 1153 0310 00ED00E0 		.word	-536810240
 1154 0314 00E100E0 		.word	-536813312
 1155 0318 00000450 		.word	1342439424
 1156 031c 00030450 		.word	1342440192
 1157 0320 00000000 		.word	SystemCoreClock
 1158 0324 632D3E05 		.word	87960931
 1159 0328 CDCCCCCC 		.word	-858993459
 1160              		.cfi_endproc
 1161              	.LFE912:
 1163              		.section	.text.MX_ADC2_Init,"ax",%progbits
 1164              		.align	1
 1165              		.global	MX_ADC2_Init
 1166              		.syntax unified
 1167              		.thumb
 1168              		.thumb_func
 1170              	MX_ADC2_Init:
 1171              	.LFB913:
 373:Core/Src/main.c **** 
 374:Core/Src/main.c **** /**
 375:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 376:Core/Src/main.c ****   * @param None
 377:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Temp\cciy28VF.s 			page 334


 378:Core/Src/main.c ****   */
 379:Core/Src/main.c **** void MX_ADC2_Init(void)
 380:Core/Src/main.c **** {
 1172              		.loc 1 380 1 is_stmt 1 view -0
 1173              		.cfi_startproc
 1174              		@ args = 0, pretend = 0, frame = 96
 1175              		@ frame_needed = 0, uses_anonymous_args = 0
 1176 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1177              		.cfi_def_cfa_offset 20
 1178              		.cfi_offset 4, -20
 1179              		.cfi_offset 5, -16
 1180              		.cfi_offset 6, -12
 1181              		.cfi_offset 7, -8
 1182              		.cfi_offset 14, -4
 1183 0002 99B0     		sub	sp, sp, #100
 1184              		.cfi_def_cfa_offset 120
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   LL_ADC_InitTypeDef ADC_InitStruct = {0};
 1185              		.loc 1 386 3 view .LVU372
 1186              		.loc 1 386 22 is_stmt 0 view .LVU373
 1187 0004 0024     		movs	r4, #0
 1188 0006 1594     		str	r4, [sp, #84]
 1189 0008 1694     		str	r4, [sp, #88]
 1190 000a 1794     		str	r4, [sp, #92]
 387:Core/Src/main.c ****   LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 1191              		.loc 1 387 3 is_stmt 1 view .LVU374
 1192              		.loc 1 387 26 is_stmt 0 view .LVU375
 1193 000c 0F94     		str	r4, [sp, #60]
 1194 000e 1094     		str	r4, [sp, #64]
 1195 0010 1194     		str	r4, [sp, #68]
 1196 0012 1294     		str	r4, [sp, #72]
 1197 0014 1394     		str	r4, [sp, #76]
 1198 0016 1494     		str	r4, [sp, #80]
 388:Core/Src/main.c ****   LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 1199              		.loc 1 388 3 is_stmt 1 view .LVU376
 1200              		.loc 1 388 28 is_stmt 0 view .LVU377
 1201 0018 0B94     		str	r4, [sp, #44]
 1202 001a 0C94     		str	r4, [sp, #48]
 1203 001c 0D94     		str	r4, [sp, #52]
 1204 001e 0E94     		str	r4, [sp, #56]
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 1205              		.loc 1 390 3 is_stmt 1 view .LVU378
 1206              		.loc 1 390 23 is_stmt 0 view .LVU379
 1207 0020 0594     		str	r4, [sp, #20]
 1208 0022 0694     		str	r4, [sp, #24]
 1209 0024 0794     		str	r4, [sp, #28]
 1210 0026 0894     		str	r4, [sp, #32]
 1211 0028 0994     		str	r4, [sp, #36]
 1212 002a 0A94     		str	r4, [sp, #40]
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 1213              		.loc 1 392 3 is_stmt 1 view .LVU380
ARM GAS  C:\Temp\cciy28VF.s 			page 335


 1214              	.LVL75:
 1215              	.LBB406:
 1216              	.LBI406:
3153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 1217              		.loc 3 3153 22 view .LVU381
 1218              	.LBB407:
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 1219              		.loc 3 3155 3 view .LVU382
 1220 002c C64B     		ldr	r3, .L21
 1221 002e D3F88820 		ldr	r2, [r3, #136]
 1222 0032 42F04052 		orr	r2, r2, #805306368
 1223 0036 C3F88820 		str	r2, [r3, #136]
 1224              	.LVL76:
3155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 1225              		.loc 3 3155 3 is_stmt 0 view .LVU383
 1226              	.LBE407:
 1227              	.LBE406:
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* Peripheral clock enable */
 395:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 1228              		.loc 1 395 3 is_stmt 1 view .LVU384
 1229              	.LBB408:
 1230              	.LBI408:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 1231              		.loc 4 563 22 view .LVU385
 1232              	.LBB409:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 1233              		.loc 4 565 3 view .LVU386
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1234              		.loc 4 566 3 view .LVU387
 1235 003a DA6C     		ldr	r2, [r3, #76]
 1236 003c 42F40052 		orr	r2, r2, #8192
 1237 0040 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1238              		.loc 4 568 3 view .LVU388
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1239              		.loc 4 568 12 is_stmt 0 view .LVU389
 1240 0042 DA6C     		ldr	r2, [r3, #76]
 1241 0044 02F40052 		and	r2, r2, #8192
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1242              		.loc 4 568 10 view .LVU390
 1243 0048 0492     		str	r2, [sp, #16]
 1244              		.loc 4 569 3 is_stmt 1 view .LVU391
 1245 004a 049A     		ldr	r2, [sp, #16]
 1246              	.LVL77:
 1247              		.loc 4 569 3 is_stmt 0 view .LVU392
 1248              	.LBE409:
 1249              	.LBE408:
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 1250              		.loc 1 397 3 is_stmt 1 view .LVU393
 1251              	.LBB410:
 1252              	.LBI410:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 1253              		.loc 4 563 22 view .LVU394
 1254              	.LBB411:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
ARM GAS  C:\Temp\cciy28VF.s 			page 336


 1255              		.loc 4 565 3 view .LVU395
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1256              		.loc 4 566 3 view .LVU396
 1257 004c DA6C     		ldr	r2, [r3, #76]
 1258 004e 42F00102 		orr	r2, r2, #1
 1259 0052 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1260              		.loc 4 568 3 view .LVU397
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1261              		.loc 4 568 12 is_stmt 0 view .LVU398
 1262 0054 DA6C     		ldr	r2, [r3, #76]
 1263 0056 02F00102 		and	r2, r2, #1
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1264              		.loc 4 568 10 view .LVU399
 1265 005a 0392     		str	r2, [sp, #12]
 1266              		.loc 4 569 3 is_stmt 1 view .LVU400
 1267 005c 039A     		ldr	r2, [sp, #12]
 1268              	.LVL78:
 1269              		.loc 4 569 3 is_stmt 0 view .LVU401
 1270              	.LBE411:
 1271              	.LBE410:
 398:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 1272              		.loc 1 398 3 is_stmt 1 view .LVU402
 1273              	.LBB412:
 1274              	.LBI412:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 1275              		.loc 4 563 22 view .LVU403
 1276              	.LBB413:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 1277              		.loc 4 565 3 view .LVU404
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1278              		.loc 4 566 3 view .LVU405
 1279 005e DA6C     		ldr	r2, [r3, #76]
 1280 0060 42F00402 		orr	r2, r2, #4
 1281 0064 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1282              		.loc 4 568 3 view .LVU406
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1283              		.loc 4 568 12 is_stmt 0 view .LVU407
 1284 0066 DA6C     		ldr	r2, [r3, #76]
 1285 0068 02F00402 		and	r2, r2, #4
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1286              		.loc 4 568 10 view .LVU408
 1287 006c 0292     		str	r2, [sp, #8]
 1288              		.loc 4 569 3 is_stmt 1 view .LVU409
 1289 006e 029A     		ldr	r2, [sp, #8]
 1290              	.LVL79:
 1291              		.loc 4 569 3 is_stmt 0 view .LVU410
 1292              	.LBE413:
 1293              	.LBE412:
 399:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 1294              		.loc 1 399 3 is_stmt 1 view .LVU411
 1295              	.LBB414:
 1296              	.LBI414:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 1297              		.loc 4 563 22 view .LVU412
 1298              	.LBB415:
ARM GAS  C:\Temp\cciy28VF.s 			page 337


 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 1299              		.loc 4 565 3 view .LVU413
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1300              		.loc 4 566 3 view .LVU414
 1301 0070 DA6C     		ldr	r2, [r3, #76]
 1302 0072 42F00202 		orr	r2, r2, #2
 1303 0076 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1304              		.loc 4 568 3 view .LVU415
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1305              		.loc 4 568 12 is_stmt 0 view .LVU416
 1306 0078 DB6C     		ldr	r3, [r3, #76]
 1307 007a 03F00203 		and	r3, r3, #2
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 1308              		.loc 4 568 10 view .LVU417
 1309 007e 0193     		str	r3, [sp, #4]
 1310              		.loc 4 569 3 is_stmt 1 view .LVU418
 1311 0080 019B     		ldr	r3, [sp, #4]
 1312              	.LVL80:
 1313              		.loc 4 569 3 is_stmt 0 view .LVU419
 1314              	.LBE415:
 1315              	.LBE414:
 400:Core/Src/main.c ****   /**ADC2 GPIO Configuration
 401:Core/Src/main.c ****   PA3   ------> ADC2_IN8
 402:Core/Src/main.c ****   PA4   ------> ADC2_IN9
 403:Core/Src/main.c ****   PA5   ------> ADC2_IN10
 404:Core/Src/main.c ****   PA6   ------> ADC2_IN11
 405:Core/Src/main.c ****   PA7   ------> ADC2_IN12
 406:Core/Src/main.c ****   PC4   ------> ADC2_IN13
 407:Core/Src/main.c ****   PC5   ------> ADC2_IN14
 408:Core/Src/main.c ****   PB0   ------> ADC2_IN15
 409:Core/Src/main.c ****   PB1   ------> ADC2_IN16
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6
 1316              		.loc 1 411 3 is_stmt 1 view .LVU420
 1317              		.loc 1 411 23 is_stmt 0 view .LVU421
 1318 0082 F823     		movs	r3, #248
 1319 0084 0593     		str	r3, [sp, #20]
 412:Core/Src/main.c ****                           |LL_GPIO_PIN_7;
 413:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 1320              		.loc 1 413 3 is_stmt 1 view .LVU422
 1321              		.loc 1 413 24 is_stmt 0 view .LVU423
 1322 0086 0326     		movs	r6, #3
 1323 0088 0696     		str	r6, [sp, #24]
 414:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1324              		.loc 1 414 3 is_stmt 1 view .LVU424
 415:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1325              		.loc 1 415 3 view .LVU425
 1326 008a 05A9     		add	r1, sp, #20
 1327 008c 4FF09040 		mov	r0, #1207959552
 1328 0090 FFF7FEFF 		bl	LL_GPIO_Init
 1329              	.LVL81:
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 1330              		.loc 1 417 3 view .LVU426
 1331              		.loc 1 417 23 is_stmt 0 view .LVU427
 1332 0094 3023     		movs	r3, #48
ARM GAS  C:\Temp\cciy28VF.s 			page 338


 1333 0096 0593     		str	r3, [sp, #20]
 418:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 1334              		.loc 1 418 3 is_stmt 1 view .LVU428
 1335              		.loc 1 418 24 is_stmt 0 view .LVU429
 1336 0098 0696     		str	r6, [sp, #24]
 419:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1337              		.loc 1 419 3 is_stmt 1 view .LVU430
 1338              		.loc 1 419 24 is_stmt 0 view .LVU431
 1339 009a 0994     		str	r4, [sp, #36]
 420:Core/Src/main.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1340              		.loc 1 420 3 is_stmt 1 view .LVU432
 1341 009c AB4F     		ldr	r7, .L21+4
 1342 009e 05A9     		add	r1, sp, #20
 1343 00a0 3846     		mov	r0, r7
 1344 00a2 FFF7FEFF 		bl	LL_GPIO_Init
 1345              	.LVL82:
 421:Core/Src/main.c **** 
 422:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 1346              		.loc 1 422 3 view .LVU433
 1347              		.loc 1 422 23 is_stmt 0 view .LVU434
 1348 00a6 0596     		str	r6, [sp, #20]
 423:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 1349              		.loc 1 423 3 is_stmt 1 view .LVU435
 1350              		.loc 1 423 24 is_stmt 0 view .LVU436
 1351 00a8 0696     		str	r6, [sp, #24]
 424:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1352              		.loc 1 424 3 is_stmt 1 view .LVU437
 1353              		.loc 1 424 24 is_stmt 0 view .LVU438
 1354 00aa 0994     		str	r4, [sp, #36]
 425:Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1355              		.loc 1 425 3 is_stmt 1 view .LVU439
 1356 00ac A84D     		ldr	r5, .L21+8
 1357 00ae 05A9     		add	r1, sp, #20
 1358 00b0 2846     		mov	r0, r5
 1359 00b2 FFF7FEFF 		bl	LL_GPIO_Init
 1360              	.LVL83:
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   LL_GPIO_EnablePinAnalogControl(GPIOA, LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6
 1361              		.loc 1 427 3 view .LVU440
 1362              	.LBB416:
 1363              	.LBI416:
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 1364              		.loc 5 717 22 view .LVU441
 1365              	.LBB417:
 1366              		.loc 5 719 3 view .LVU442
 1367 00b6 4FF09042 		mov	r2, #1207959552
 1368 00ba D36A     		ldr	r3, [r2, #44]
 1369 00bc 43F0F803 		orr	r3, r3, #248
 1370 00c0 D362     		str	r3, [r2, #44]
 1371              	.LVL84:
 1372              		.loc 5 719 3 is_stmt 0 view .LVU443
 1373              	.LBE417:
 1374              	.LBE416:
 428:Core/Src/main.c ****                           |LL_GPIO_PIN_7);
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   LL_GPIO_EnablePinAnalogControl(GPIOC, LL_GPIO_PIN_4|LL_GPIO_PIN_5);
 1375              		.loc 1 430 3 is_stmt 1 view .LVU444
ARM GAS  C:\Temp\cciy28VF.s 			page 339


 1376              	.LBB418:
 1377              	.LBI418:
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 1378              		.loc 5 717 22 view .LVU445
 1379              	.LBB419:
 1380              		.loc 5 719 3 view .LVU446
 1381 00c2 FB6A     		ldr	r3, [r7, #44]
 1382 00c4 43F03003 		orr	r3, r3, #48
 1383 00c8 FB62     		str	r3, [r7, #44]
 1384              	.LVL85:
 1385              		.loc 5 719 3 is_stmt 0 view .LVU447
 1386              	.LBE419:
 1387              	.LBE418:
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   LL_GPIO_EnablePinAnalogControl(GPIOB, LL_GPIO_PIN_0|LL_GPIO_PIN_1);
 1388              		.loc 1 432 3 is_stmt 1 view .LVU448
 1389              	.LBB420:
 1390              	.LBI420:
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 1391              		.loc 5 717 22 view .LVU449
 1392              	.LBB421:
 1393              		.loc 5 719 3 view .LVU450
 1394 00ca EB6A     		ldr	r3, [r5, #44]
 1395 00cc 3343     		orrs	r3, r3, r6
 1396 00ce EB62     		str	r3, [r5, #44]
 1397              	.LVL86:
 1398              		.loc 5 719 3 is_stmt 0 view .LVU451
 1399              	.LBE421:
 1400              	.LBE420:
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* ADC2 DMA Init */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   /* ADC2 Init */
 437:Core/Src/main.c ****   LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMA_REQUEST_0);
 1401              		.loc 1 437 3 is_stmt 1 view .LVU452
 1402              	.LBB422:
 1403              	.LBI422:
1512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1404              		.loc 6 1512 22 view .LVU453
 1405              	.LBB423:
 1406              		.loc 6 1514 3 view .LVU454
 1407 00d0 A04B     		ldr	r3, .L21+12
 1408 00d2 D3F8A820 		ldr	r2, [r3, #168]
 1409 00d6 22F0F002 		bic	r2, r2, #240
 1410              	.LVL87:
 1411              	.LBB424:
 1412              	.LBI424:
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1413              		.loc 7 1048 31 view .LVU455
 1414              	.LBB425:
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1415              		.loc 7 1050 3 view .LVU456
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1416              		.loc 7 1055 4 view .LVU457
 1417 00da F021     		movs	r1, #240
 1418              		.syntax unified
 1419              	@ 1055 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Temp\cciy28VF.s 			page 340


 1420 00dc 91FAA1F1 		rbit r1, r1
 1421              	@ 0 "" 2
 1422              	.LVL88:
 1423              		.loc 7 1068 3 view .LVU458
 1424              		.loc 7 1068 3 is_stmt 0 view .LVU459
 1425              		.thumb
 1426              		.syntax unified
 1427              	.LBE425:
 1428              	.LBE424:
 1429              		.loc 6 1514 3 view .LVU460
 1430 00e0 C3F8A820 		str	r2, [r3, #168]
 1431              	.LVL89:
 1432              		.loc 6 1514 3 view .LVU461
 1433              	.LBE423:
 1434              	.LBE422:
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 1435              		.loc 1 439 3 is_stmt 1 view .LVU462
 1436              	.LBB426:
 1437              	.LBI426:
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1438              		.loc 6 655 22 view .LVU463
 1439              	.LBB427:
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 1440              		.loc 6 657 3 view .LVU464
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1441              		.loc 6 658 3 view .LVU465
 1442 00e4 DA69     		ldr	r2, [r3, #28]
 1443 00e6 22F48042 		bic	r2, r2, #16384
 1444 00ea 22F01002 		bic	r2, r2, #16
 1445 00ee DA61     		str	r2, [r3, #28]
 1446              	.LVL90:
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 1447              		.loc 6 658 3 is_stmt 0 view .LVU466
 1448              	.LBE427:
 1449              	.LBE426:
 440:Core/Src/main.c **** 
 441:Core/Src/main.c ****   LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 1450              		.loc 1 441 3 is_stmt 1 view .LVU467
 1451              	.LBB428:
 1452              	.LBI428:
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1453              		.loc 6 947 22 view .LVU468
 1454              	.LBB429:
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 1455              		.loc 6 949 3 view .LVU469
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Priority);
 1456              		.loc 6 950 3 view .LVU470
 1457 00f0 DA69     		ldr	r2, [r3, #28]
 1458 00f2 22F44052 		bic	r2, r2, #12288
 1459 00f6 DA61     		str	r2, [r3, #28]
 1460              	.LVL91:
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Priority);
 1461              		.loc 6 950 3 is_stmt 0 view .LVU471
 1462              	.LBE429:
 1463              	.LBE428:
 442:Core/Src/main.c **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 341


 443:Core/Src/main.c ****   LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_CIRCULAR);
 1464              		.loc 1 443 3 is_stmt 1 view .LVU472
 1465              	.LBB430:
 1466              	.LBI430:
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1467              		.loc 6 706 22 view .LVU473
 1468              	.LBB431:
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_C
 1469              		.loc 6 708 3 view .LVU474
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Mode);
 1470              		.loc 6 709 3 view .LVU475
 1471 00f8 DA69     		ldr	r2, [r3, #28]
 1472 00fa 42F02002 		orr	r2, r2, #32
 1473 00fe DA61     		str	r2, [r3, #28]
 1474              	.LVL92:
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              Mode);
 1475              		.loc 6 709 3 is_stmt 0 view .LVU476
 1476              	.LBE431:
 1477              	.LBE430:
 444:Core/Src/main.c **** 
 445:Core/Src/main.c ****   LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 1478              		.loc 1 445 3 is_stmt 1 view .LVU477
 1479              	.LBB432:
 1480              	.LBI432:
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1481              		.loc 6 753 22 view .LVU478
 1482              	.LBB433:
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 1483              		.loc 6 755 3 view .LVU479
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 1484              		.loc 6 756 3 view .LVU480
 1485 0100 DA69     		ldr	r2, [r3, #28]
 1486 0102 22F04002 		bic	r2, r2, #64
 1487 0106 DA61     		str	r2, [r3, #28]
 1488              	.LVL93:
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 1489              		.loc 6 756 3 is_stmt 0 view .LVU481
 1490              	.LBE433:
 1491              	.LBE432:
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 1492              		.loc 1 447 3 is_stmt 1 view .LVU482
 1493              	.LBB434:
 1494              	.LBI434:
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1495              		.loc 6 800 22 view .LVU483
 1496              	.LBB435:
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 1497              		.loc 6 802 3 view .LVU484
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 1498              		.loc 6 803 3 view .LVU485
 1499 0108 DA69     		ldr	r2, [r3, #28]
 1500 010a 42F08002 		orr	r2, r2, #128
 1501 010e DA61     		str	r2, [r3, #28]
 1502              	.LVL94:
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 1503              		.loc 6 803 3 is_stmt 0 view .LVU486
ARM GAS  C:\Temp\cciy28VF.s 			page 342


 1504              	.LBE435:
 1505              	.LBE434:
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_HALFWORD);
 1506              		.loc 1 449 3 is_stmt 1 view .LVU487
 1507              	.LBB436:
 1508              	.LBI436:
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1509              		.loc 6 848 22 view .LVU488
 1510              	.LBB437:
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 1511              		.loc 6 850 3 view .LVU489
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 1512              		.loc 6 851 3 view .LVU490
 1513 0110 DA69     		ldr	r2, [r3, #28]
 1514 0112 22F44072 		bic	r2, r2, #768
 1515 0116 42F48072 		orr	r2, r2, #256
 1516 011a DA61     		str	r2, [r3, #28]
 1517              	.LVL95:
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 1518              		.loc 6 851 3 is_stmt 0 view .LVU491
 1519              	.LBE437:
 1520              	.LBE436:
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_HALFWORD);
 1521              		.loc 1 451 3 is_stmt 1 view .LVU492
 1522              	.LBB438:
 1523              	.LBI438:
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h **** {
 1524              		.loc 6 897 22 view .LVU493
 1525              	.LBB439:
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 1526              		.loc 6 899 3 view .LVU494
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 1527              		.loc 6 900 3 view .LVU495
 1528 011c DA69     		ldr	r2, [r3, #28]
 1529 011e 22F44062 		bic	r2, r2, #3072
 1530 0122 42F48062 		orr	r2, r2, #1024
 1531 0126 DA61     		str	r2, [r3, #28]
 1532              	.LVL96:
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 1533              		.loc 6 900 3 is_stmt 0 view .LVU496
 1534              	.LBE439:
 1535              	.LBE438:
 452:Core/Src/main.c **** 
 453:Core/Src/main.c ****   /* ADC2 interrupt Init */
 454:Core/Src/main.c ****   NVIC_SetPriority(ADC1_2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 1536              		.loc 1 454 3 is_stmt 1 view .LVU497
 1537              	.LBB440:
 1538              	.LBI440:
1667:Drivers/CMSIS/Include/core_cm4.h **** {
 1539              		.loc 2 1667 26 view .LVU498
 1540              	.LBB441:
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 1541              		.loc 2 1669 3 view .LVU499
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 1542              		.loc 2 1669 26 is_stmt 0 view .LVU500
ARM GAS  C:\Temp\cciy28VF.s 			page 343


 1543 0128 8B4B     		ldr	r3, .L21+16
 1544 012a D868     		ldr	r0, [r3, #12]
 1545              	.LBE441:
 1546              	.LBE440:
 1547              		.loc 1 454 3 view .LVU501
 1548 012c 2246     		mov	r2, r4
 1549 012e 2146     		mov	r1, r4
 1550 0130 C0F30220 		ubfx	r0, r0, #8, #3
 1551 0134 FFF7FEFF 		bl	NVIC_EncodePriority
 1552              	.LVL97:
 1553              	.LBB442:
 1554              	.LBI442:
1809:Drivers/CMSIS/Include/core_cm4.h **** {
 1555              		.loc 2 1809 22 is_stmt 1 view .LVU502
 1556              	.LBB443:
1811:Drivers/CMSIS/Include/core_cm4.h ****   {
 1557              		.loc 2 1811 3 view .LVU503
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 1558              		.loc 2 1813 5 view .LVU504
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 1559              		.loc 2 1813 48 is_stmt 0 view .LVU505
 1560 0138 0001     		lsls	r0, r0, #4
 1561              	.LVL98:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 1562              		.loc 2 1813 48 view .LVU506
 1563 013a C0B2     		uxtb	r0, r0
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 1564              		.loc 2 1813 46 view .LVU507
 1565 013c 874B     		ldr	r3, .L21+20
 1566 013e 83F81203 		strb	r0, [r3, #786]
 1567              	.LVL99:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 1568              		.loc 2 1813 46 view .LVU508
 1569              	.LBE443:
 1570              	.LBE442:
 455:Core/Src/main.c ****   NVIC_EnableIRQ(ADC1_2_IRQn);
 1571              		.loc 1 455 3 is_stmt 1 view .LVU509
 1572              	.LBB444:
 1573              	.LBI444:
1679:Drivers/CMSIS/Include/core_cm4.h **** {
 1574              		.loc 2 1679 22 view .LVU510
 1575              	.LBB445:
1681:Drivers/CMSIS/Include/core_cm4.h ****   {
 1576              		.loc 2 1681 3 view .LVU511
1683:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1577              		.loc 2 1683 5 view .LVU512
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 1578              		.loc 2 1684 5 view .LVU513
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 1579              		.loc 2 1684 43 is_stmt 0 view .LVU514
 1580 0142 4FF48022 		mov	r2, #262144
 1581 0146 1A60     		str	r2, [r3]
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 1582              		.loc 2 1685 5 is_stmt 1 view .LVU515
 1583              	.LVL100:
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 1584              		.loc 2 1685 5 is_stmt 0 view .LVU516
ARM GAS  C:\Temp\cciy28VF.s 			page 344


 1585              	.LBE445:
 1586              	.LBE444:
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /** Common config
 462:Core/Src/main.c ****   */
 463:Core/Src/main.c ****   ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 1587              		.loc 1 463 3 is_stmt 1 view .LVU517
 1588              		.loc 1 463 29 is_stmt 0 view .LVU518
 1589 0148 1594     		str	r4, [sp, #84]
 464:Core/Src/main.c ****   ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 1590              		.loc 1 464 3 is_stmt 1 view .LVU519
 1591              		.loc 1 464 32 is_stmt 0 view .LVU520
 1592 014a 1694     		str	r4, [sp, #88]
 465:Core/Src/main.c ****   ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 1593              		.loc 1 465 3 is_stmt 1 view .LVU521
 1594              		.loc 1 465 31 is_stmt 0 view .LVU522
 1595 014c 1794     		str	r4, [sp, #92]
 466:Core/Src/main.c ****   LL_ADC_Init(ADC2, &ADC_InitStruct);
 1596              		.loc 1 466 3 is_stmt 1 view .LVU523
 1597 014e 844D     		ldr	r5, .L21+24
 1598 0150 15A9     		add	r1, sp, #84
 1599 0152 2846     		mov	r0, r5
 1600 0154 FFF7FEFF 		bl	LL_ADC_Init
 1601              	.LVL101:
 467:Core/Src/main.c ****   ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 1602              		.loc 1 467 3 view .LVU524
 1603              		.loc 1 467 36 is_stmt 0 view .LVU525
 1604 0158 0F94     		str	r4, [sp, #60]
 468:Core/Src/main.c ****   ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS;
 1605              		.loc 1 468 3 is_stmt 1 view .LVU526
 1606              		.loc 1 468 38 is_stmt 0 view .LVU527
 1607 015a 0823     		movs	r3, #8
 1608 015c 1093     		str	r3, [sp, #64]
 469:Core/Src/main.c ****   ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 1609              		.loc 1 469 3 is_stmt 1 view .LVU528
 1610              		.loc 1 469 39 is_stmt 0 view .LVU529
 1611 015e 1194     		str	r4, [sp, #68]
 470:Core/Src/main.c ****   ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 1612              		.loc 1 470 3 is_stmt 1 view .LVU530
 1613              		.loc 1 470 37 is_stmt 0 view .LVU531
 1614 0160 1294     		str	r4, [sp, #72]
 471:Core/Src/main.c ****   ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 1615              		.loc 1 471 3 is_stmt 1 view .LVU532
 1616              		.loc 1 471 34 is_stmt 0 view .LVU533
 1617 0162 1396     		str	r6, [sp, #76]
 472:Core/Src/main.c ****   ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 1618              		.loc 1 472 3 is_stmt 1 view .LVU534
 1619              		.loc 1 472 30 is_stmt 0 view .LVU535
 1620 0164 1494     		str	r4, [sp, #80]
 473:Core/Src/main.c ****   LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 1621              		.loc 1 473 3 is_stmt 1 view .LVU536
 1622 0166 0FA9     		add	r1, sp, #60
 1623 0168 2846     		mov	r0, r5
ARM GAS  C:\Temp\cciy28VF.s 			page 345


 1624 016a FFF7FEFF 		bl	LL_ADC_REG_Init
 1625              	.LVL102:
 474:Core/Src/main.c ****   LL_ADC_ConfigOverSamplingRatioShift(ADC2, LL_ADC_OVS_RATIO_16, LL_ADC_OVS_SHIFT_NONE);
 1626              		.loc 1 474 3 view .LVU537
 1627              	.LBB446:
 1628              	.LBI446:
6366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1629              		.loc 8 6366 22 view .LVU538
 1630              	.LBB447:
6368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1631              		.loc 8 6368 3 view .LVU539
 1632 016e 2B69     		ldr	r3, [r5, #16]
 1633 0170 23F4FE73 		bic	r3, r3, #508
 1634 0174 43F00C03 		orr	r3, r3, #12
 1635 0178 2B61     		str	r3, [r5, #16]
 1636              	.LVL103:
6368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1637              		.loc 8 6368 3 is_stmt 0 view .LVU540
 1638              	.LBE447:
 1639              	.LBE446:
 475:Core/Src/main.c ****   LL_ADC_SetOverSamplingDiscont(ADC2, LL_ADC_OVS_REG_CONT);
 1640              		.loc 1 475 3 is_stmt 1 view .LVU541
 1641              	.LBB448:
 1642              	.LBI448:
6308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1643              		.loc 8 6308 22 view .LVU542
 1644              	.LBB449:
6310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1645              		.loc 8 6310 3 view .LVU543
 1646 017a 2B69     		ldr	r3, [r5, #16]
 1647 017c 23F40073 		bic	r3, r3, #512
 1648 0180 2B61     		str	r3, [r5, #16]
 1649              	.LVL104:
6310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1650              		.loc 8 6310 3 is_stmt 0 view .LVU544
 1651              	.LBE449:
 1652              	.LBE448:
 476:Core/Src/main.c ****   ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 1653              		.loc 1 476 3 is_stmt 1 view .LVU545
 1654              		.loc 1 476 36 is_stmt 0 view .LVU546
 1655 0182 0B94     		str	r4, [sp, #44]
 477:Core/Src/main.c ****   LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC2), &ADC_CommonInitStruct);
 1656              		.loc 1 477 3 is_stmt 1 view .LVU547
 1657 0184 774C     		ldr	r4, .L21+28
 1658 0186 0BA9     		add	r1, sp, #44
 1659 0188 2046     		mov	r0, r4
 1660 018a FFF7FEFF 		bl	LL_ADC_CommonInit
 1661              	.LVL105:
 478:Core/Src/main.c ****   LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC2), LL_ADC_PATH_INTERNAL_NONE);
 1662              		.loc 1 478 3 view .LVU548
 1663              	.LBB450:
 1664              	.LBI450:
3252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1665              		.loc 8 3252 22 view .LVU549
 1666              	.LBB451:
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1667              		.loc 8 3254 3 view .LVU550
ARM GAS  C:\Temp\cciy28VF.s 			page 346


 1668 018e A368     		ldr	r3, [r4, #8]
 1669 0190 23F0E073 		bic	r3, r3, #29360128
 1670 0194 A360     		str	r3, [r4, #8]
 1671              	.LVL106:
3254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1672              		.loc 8 3254 3 is_stmt 0 view .LVU551
 1673              	.LBE451:
 1674              	.LBE450:
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* Disable ADC deep power down (enabled by default after reset state) */
 481:Core/Src/main.c ****   LL_ADC_DisableDeepPowerDown(ADC2);
 1675              		.loc 1 481 3 is_stmt 1 view .LVU552
 1676              	.LBB452:
 1677              	.LBI452:
6703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1678              		.loc 8 6703 22 view .LVU553
 1679              	.LBB453:
6708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1680              		.loc 8 6708 3 view .LVU554
 1681 0196 AB68     		ldr	r3, [r5, #8]
 1682 0198 23F02043 		bic	r3, r3, #-1610612736
 1683 019c 23F03F03 		bic	r3, r3, #63
 1684 01a0 AB60     		str	r3, [r5, #8]
 1685              	.LVL107:
6708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** }
 1686              		.loc 8 6708 3 is_stmt 0 view .LVU555
 1687              	.LBE453:
 1688              	.LBE452:
 482:Core/Src/main.c ****   /* Enable ADC internal voltage regulator */
 483:Core/Src/main.c ****   LL_ADC_EnableInternalRegulator(ADC2);
 1689              		.loc 1 483 3 is_stmt 1 view .LVU556
 1690              	.LBB454:
 1691              	.LBI454:
6736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1692              		.loc 8 6736 22 view .LVU557
 1693              	.LBB455:
 1694              		.loc 8 6741 3 view .LVU558
 1695 01a2 AB68     		ldr	r3, [r5, #8]
 1696 01a4 23F01043 		bic	r3, r3, #-1879048192
 1697 01a8 23F03F03 		bic	r3, r3, #63
 1698 01ac 43F08053 		orr	r3, r3, #268435456
 1699 01b0 AB60     		str	r3, [r5, #8]
 1700              	.LVL108:
 1701              		.loc 8 6741 3 is_stmt 0 view .LVU559
 1702              	.LBE455:
 1703              	.LBE454:
 484:Core/Src/main.c ****   /* Delay for ADC internal voltage regulator stabilization. */
 485:Core/Src/main.c ****   /* Compute number of CPU cycles to wait for, from delay in us. */
 486:Core/Src/main.c ****   /* Note: Variable divided by 2 to compensate partially */
 487:Core/Src/main.c ****   /* CPU processing cycles (depends on compilation optimization). */
 488:Core/Src/main.c ****   /* Note: If system core clock frequency is below 200kHz, wait time */
 489:Core/Src/main.c ****   /* is only a few CPU processing cycles. */
 490:Core/Src/main.c ****   uint32_t wait_loop_index;
 1704              		.loc 1 490 3 is_stmt 1 view .LVU560
 491:Core/Src/main.c ****   wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10)
 1705              		.loc 1 491 3 view .LVU561
 1706              		.loc 1 491 78 is_stmt 0 view .LVU562
ARM GAS  C:\Temp\cciy28VF.s 			page 347


 1707 01b2 6D4B     		ldr	r3, .L21+32
 1708 01b4 1B68     		ldr	r3, [r3]
 1709 01b6 9B09     		lsrs	r3, r3, #6
 1710 01b8 6C4A     		ldr	r2, .L21+36
 1711 01ba A2FB0323 		umull	r2, r3, r2, r3
 1712 01be 9B09     		lsrs	r3, r3, #6
 1713              		.loc 1 491 59 view .LVU563
 1714 01c0 03EB8303 		add	r3, r3, r3, lsl #2
 1715 01c4 9B00     		lsls	r3, r3, #2
 1716              		.loc 1 491 19 view .LVU564
 1717 01c6 6A4A     		ldr	r2, .L21+40
 1718 01c8 A2FB0323 		umull	r2, r3, r2, r3
 1719 01cc F340     		lsrs	r3, r3, r6
 1720              	.LVL109:
 492:Core/Src/main.c ****   while(wait_loop_index != 0)
 1721              		.loc 1 492 3 is_stmt 1 view .LVU565
 1722              		.loc 1 492 8 is_stmt 0 view .LVU566
 1723 01ce 00E0     		b	.L18
 1724              	.L19:
 493:Core/Src/main.c ****   {
 494:Core/Src/main.c ****     wait_loop_index--;
 1725              		.loc 1 494 5 is_stmt 1 view .LVU567
 1726              		.loc 1 494 20 is_stmt 0 view .LVU568
 1727 01d0 013B     		subs	r3, r3, #1
 1728              	.LVL110:
 1729              	.L18:
 492:Core/Src/main.c ****   while(wait_loop_index != 0)
 1730              		.loc 1 492 25 is_stmt 1 view .LVU569
 1731 01d2 002B     		cmp	r3, #0
 1732 01d4 FCD1     		bne	.L19
 495:Core/Src/main.c ****   }
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /** Configure Regular Channel
 498:Core/Src/main.c ****   */
 499:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_8);
 1733              		.loc 1 499 3 view .LVU570
 1734              	.LVL111:
 1735              	.LBB456:
 1736              	.LBI456:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1737              		.loc 8 4286 22 view .LVU571
 1738              	.LBB457:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1739              		.loc 8 4292 3 view .LVU572
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1740              		.loc 8 4295 3 view .LVU573
 1741 01d6 674B     		ldr	r3, .L21+44
 1742              	.LVL112:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1743              		.loc 8 4295 3 is_stmt 0 view .LVU574
 1744 01d8 D3F83021 		ldr	r2, [r3, #304]
 1745 01dc 22F4F862 		bic	r2, r2, #1984
 1746 01e0 42F40072 		orr	r2, r2, #512
 1747 01e4 C3F83021 		str	r2, [r3, #304]
 1748              	.LVL113:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1749              		.loc 8 4295 3 view .LVU575
ARM GAS  C:\Temp\cciy28VF.s 			page 348


 1750              	.LBE457:
 1751              	.LBE456:
 500:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_8, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1752              		.loc 1 500 3 is_stmt 1 view .LVU576
 1753              	.LBB458:
 1754              	.LBI458:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1755              		.loc 8 5464 22 view .LVU577
 1756              	.LBB459:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1757              		.loc 8 5470 3 view .LVU578
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1758              		.loc 8 5473 3 view .LVU579
 1759 01e8 D3F81421 		ldr	r2, [r3, #276]
 1760 01ec 42F0E062 		orr	r2, r2, #117440512
 1761 01f0 C3F81421 		str	r2, [r3, #276]
 1762              	.LVL114:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1763              		.loc 8 5473 3 is_stmt 0 view .LVU580
 1764              	.LBE459:
 1765              	.LBE458:
 501:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_8, LL_ADC_SINGLE_ENDED);
 1766              		.loc 1 501 3 is_stmt 1 view .LVU581
 1767              	.LBB460:
 1768              	.LBI460:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1769              		.loc 8 5621 22 view .LVU582
 1770              	.LBB461:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1771              		.loc 8 5626 3 view .LVU583
 1772 01f4 5A4A     		ldr	r2, .L21+24
 1773 01f6 D2F8B010 		ldr	r1, [r2, #176]
 1774 01fa 21F48071 		bic	r1, r1, #256
 1775 01fe C2F8B010 		str	r1, [r2, #176]
 1776              	.LVL115:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1777              		.loc 8 5626 3 is_stmt 0 view .LVU584
 1778              	.LBE461:
 1779              	.LBE460:
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /** Configure Regular Channel
 504:Core/Src/main.c ****   */
 505:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_9);
 1780              		.loc 1 505 3 is_stmt 1 view .LVU585
 1781              	.LBB462:
 1782              	.LBI462:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1783              		.loc 8 4286 22 view .LVU586
 1784              	.LBB463:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1785              		.loc 8 4292 3 view .LVU587
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1786              		.loc 8 4295 3 view .LVU588
 1787 0202 D3F83011 		ldr	r1, [r3, #304]
 1788 0206 21F4F831 		bic	r1, r1, #126976
 1789 020a 41F41041 		orr	r1, r1, #36864
 1790 020e C3F83011 		str	r1, [r3, #304]
ARM GAS  C:\Temp\cciy28VF.s 			page 349


 1791              	.LVL116:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1792              		.loc 8 4295 3 is_stmt 0 view .LVU589
 1793              	.LBE463:
 1794              	.LBE462:
 506:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1795              		.loc 1 506 3 is_stmt 1 view .LVU590
 1796              	.LBB464:
 1797              	.LBI464:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1798              		.loc 8 5464 22 view .LVU591
 1799              	.LBB465:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1800              		.loc 8 5470 3 view .LVU592
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1801              		.loc 8 5473 3 view .LVU593
 1802 0212 D3F81411 		ldr	r1, [r3, #276]
 1803 0216 41F06051 		orr	r1, r1, #939524096
 1804 021a C3F81411 		str	r1, [r3, #276]
 1805              	.LVL117:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1806              		.loc 8 5473 3 is_stmt 0 view .LVU594
 1807              	.LBE465:
 1808              	.LBE464:
 507:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_9, LL_ADC_SINGLE_ENDED);
 1809              		.loc 1 507 3 is_stmt 1 view .LVU595
 1810              	.LBB466:
 1811              	.LBI466:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1812              		.loc 8 5621 22 view .LVU596
 1813              	.LBB467:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1814              		.loc 8 5626 3 view .LVU597
 1815 021e D2F8B010 		ldr	r1, [r2, #176]
 1816 0222 21F40071 		bic	r1, r1, #512
 1817 0226 C2F8B010 		str	r1, [r2, #176]
 1818              	.LVL118:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1819              		.loc 8 5626 3 is_stmt 0 view .LVU598
 1820              	.LBE467:
 1821              	.LBE466:
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /** Configure Regular Channel
 510:Core/Src/main.c ****   */
 511:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_10);
 1822              		.loc 1 511 3 is_stmt 1 view .LVU599
 1823              	.LBB468:
 1824              	.LBI468:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1825              		.loc 8 4286 22 view .LVU600
 1826              	.LBB469:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1827              		.loc 8 4292 3 view .LVU601
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1828              		.loc 8 4295 3 view .LVU602
 1829 022a D3F83011 		ldr	r1, [r3, #304]
 1830 022e 21F4F801 		bic	r1, r1, #8126464
ARM GAS  C:\Temp\cciy28VF.s 			page 350


 1831 0232 41F42011 		orr	r1, r1, #2621440
 1832 0236 C3F83011 		str	r1, [r3, #304]
 1833              	.LVL119:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1834              		.loc 8 4295 3 is_stmt 0 view .LVU603
 1835              	.LBE469:
 1836              	.LBE468:
 512:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_10, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1837              		.loc 1 512 3 is_stmt 1 view .LVU604
 1838              	.LBB470:
 1839              	.LBI470:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1840              		.loc 8 5464 22 view .LVU605
 1841              	.LBB471:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1842              		.loc 8 5470 3 view .LVU606
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1843              		.loc 8 5473 3 view .LVU607
 1844 023a D3F81811 		ldr	r1, [r3, #280]
 1845 023e 41F00701 		orr	r1, r1, #7
 1846 0242 C3F81811 		str	r1, [r3, #280]
 1847              	.LVL120:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1848              		.loc 8 5473 3 is_stmt 0 view .LVU608
 1849              	.LBE471:
 1850              	.LBE470:
 513:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_10, LL_ADC_SINGLE_ENDED);
 1851              		.loc 1 513 3 is_stmt 1 view .LVU609
 1852              	.LBB472:
 1853              	.LBI472:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1854              		.loc 8 5621 22 view .LVU610
 1855              	.LBB473:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1856              		.loc 8 5626 3 view .LVU611
 1857 0246 D2F8B010 		ldr	r1, [r2, #176]
 1858 024a 21F48061 		bic	r1, r1, #1024
 1859 024e C2F8B010 		str	r1, [r2, #176]
 1860              	.LVL121:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1861              		.loc 8 5626 3 is_stmt 0 view .LVU612
 1862              	.LBE473:
 1863              	.LBE472:
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****   /** Configure Regular Channel
 516:Core/Src/main.c ****   */
 517:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_11);
 1864              		.loc 1 517 3 is_stmt 1 view .LVU613
 1865              	.LBB474:
 1866              	.LBI474:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1867              		.loc 8 4286 22 view .LVU614
 1868              	.LBB475:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1869              		.loc 8 4292 3 view .LVU615
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1870              		.loc 8 4295 3 view .LVU616
ARM GAS  C:\Temp\cciy28VF.s 			page 351


 1871 0252 D3F83011 		ldr	r1, [r3, #304]
 1872 0256 21F0F851 		bic	r1, r1, #520093696
 1873 025a 41F03061 		orr	r1, r1, #184549376
 1874 025e C3F83011 		str	r1, [r3, #304]
 1875              	.LVL122:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1876              		.loc 8 4295 3 is_stmt 0 view .LVU617
 1877              	.LBE475:
 1878              	.LBE474:
 518:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1879              		.loc 1 518 3 is_stmt 1 view .LVU618
 1880              	.LBB476:
 1881              	.LBI476:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1882              		.loc 8 5464 22 view .LVU619
 1883              	.LBB477:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1884              		.loc 8 5470 3 view .LVU620
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1885              		.loc 8 5473 3 view .LVU621
 1886 0262 D3F81811 		ldr	r1, [r3, #280]
 1887 0266 41F03801 		orr	r1, r1, #56
 1888 026a C3F81811 		str	r1, [r3, #280]
 1889              	.LVL123:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1890              		.loc 8 5473 3 is_stmt 0 view .LVU622
 1891              	.LBE477:
 1892              	.LBE476:
 519:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SINGLE_ENDED);
 1893              		.loc 1 519 3 is_stmt 1 view .LVU623
 1894              	.LBB478:
 1895              	.LBI478:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1896              		.loc 8 5621 22 view .LVU624
 1897              	.LBB479:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1898              		.loc 8 5626 3 view .LVU625
 1899 026e D2F8B010 		ldr	r1, [r2, #176]
 1900 0272 21F40061 		bic	r1, r1, #2048
 1901 0276 C2F8B010 		str	r1, [r2, #176]
 1902              	.LVL124:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1903              		.loc 8 5626 3 is_stmt 0 view .LVU626
 1904              	.LBE479:
 1905              	.LBE478:
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /** Configure Regular Channel
 522:Core/Src/main.c ****   */
 523:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_12);
 1906              		.loc 1 523 3 is_stmt 1 view .LVU627
 1907              	.LBB480:
 1908              	.LBI480:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1909              		.loc 8 4286 22 view .LVU628
 1910              	.LBB481:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1911              		.loc 8 4292 3 view .LVU629
ARM GAS  C:\Temp\cciy28VF.s 			page 352


4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1912              		.loc 8 4295 3 view .LVU630
 1913 027a D3F83411 		ldr	r1, [r3, #308]
 1914 027e 21F01F01 		bic	r1, r1, #31
 1915 0282 41F00C01 		orr	r1, r1, #12
 1916 0286 C3F83411 		str	r1, [r3, #308]
 1917              	.LVL125:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1918              		.loc 8 4295 3 is_stmt 0 view .LVU631
 1919              	.LBE481:
 1920              	.LBE480:
 524:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1921              		.loc 1 524 3 is_stmt 1 view .LVU632
 1922              	.LBB482:
 1923              	.LBI482:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1924              		.loc 8 5464 22 view .LVU633
 1925              	.LBB483:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1926              		.loc 8 5470 3 view .LVU634
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1927              		.loc 8 5473 3 view .LVU635
 1928 028a D3F81811 		ldr	r1, [r3, #280]
 1929 028e 41F4E071 		orr	r1, r1, #448
 1930 0292 C3F81811 		str	r1, [r3, #280]
 1931              	.LVL126:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1932              		.loc 8 5473 3 is_stmt 0 view .LVU636
 1933              	.LBE483:
 1934              	.LBE482:
 525:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_12, LL_ADC_SINGLE_ENDED);
 1935              		.loc 1 525 3 is_stmt 1 view .LVU637
 1936              	.LBB484:
 1937              	.LBI484:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1938              		.loc 8 5621 22 view .LVU638
 1939              	.LBB485:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1940              		.loc 8 5626 3 view .LVU639
 1941 0296 D2F8B010 		ldr	r1, [r2, #176]
 1942 029a 21F48051 		bic	r1, r1, #4096
 1943 029e C2F8B010 		str	r1, [r2, #176]
 1944              	.LVL127:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1945              		.loc 8 5626 3 is_stmt 0 view .LVU640
 1946              	.LBE485:
 1947              	.LBE484:
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   /** Configure Regular Channel
 528:Core/Src/main.c ****   */
 529:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_13);
 1948              		.loc 1 529 3 is_stmt 1 view .LVU641
 1949              	.LBB486:
 1950              	.LBI486:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1951              		.loc 8 4286 22 view .LVU642
 1952              	.LBB487:
ARM GAS  C:\Temp\cciy28VF.s 			page 353


4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1953              		.loc 8 4292 3 view .LVU643
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1954              		.loc 8 4295 3 view .LVU644
 1955 02a2 D3F83411 		ldr	r1, [r3, #308]
 1956 02a6 21F4F861 		bic	r1, r1, #1984
 1957 02aa 41F45071 		orr	r1, r1, #832
 1958 02ae C3F83411 		str	r1, [r3, #308]
 1959              	.LVL128:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1960              		.loc 8 4295 3 is_stmt 0 view .LVU645
 1961              	.LBE487:
 1962              	.LBE486:
 530:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_13, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 1963              		.loc 1 530 3 is_stmt 1 view .LVU646
 1964              	.LBB488:
 1965              	.LBI488:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1966              		.loc 8 5464 22 view .LVU647
 1967              	.LBB489:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 1968              		.loc 8 5470 3 view .LVU648
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1969              		.loc 8 5473 3 view .LVU649
 1970 02b2 D3F81811 		ldr	r1, [r3, #280]
 1971 02b6 41F46061 		orr	r1, r1, #3584
 1972 02ba C3F81811 		str	r1, [r3, #280]
 1973              	.LVL129:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 1974              		.loc 8 5473 3 is_stmt 0 view .LVU650
 1975              	.LBE489:
 1976              	.LBE488:
 531:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_13, LL_ADC_SINGLE_ENDED);
 1977              		.loc 1 531 3 is_stmt 1 view .LVU651
 1978              	.LBB490:
 1979              	.LBI490:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 1980              		.loc 8 5621 22 view .LVU652
 1981              	.LBB491:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1982              		.loc 8 5626 3 view .LVU653
 1983 02be D2F8B010 		ldr	r1, [r2, #176]
 1984 02c2 21F40051 		bic	r1, r1, #8192
 1985 02c6 C2F8B010 		str	r1, [r2, #176]
 1986              	.LVL130:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 1987              		.loc 8 5626 3 is_stmt 0 view .LVU654
 1988              	.LBE491:
 1989              	.LBE490:
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /** Configure Regular Channel
 534:Core/Src/main.c ****   */
 535:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_14);
 1990              		.loc 1 535 3 is_stmt 1 view .LVU655
 1991              	.LBB492:
 1992              	.LBI492:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 354


 1993              		.loc 8 4286 22 view .LVU656
 1994              	.LBB493:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 1995              		.loc 8 4292 3 view .LVU657
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 1996              		.loc 8 4295 3 view .LVU658
 1997 02ca D3F83411 		ldr	r1, [r3, #308]
 1998 02ce 21F4F831 		bic	r1, r1, #126976
 1999 02d2 41F46041 		orr	r1, r1, #57344
 2000 02d6 C3F83411 		str	r1, [r3, #308]
 2001              	.LVL131:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 2002              		.loc 8 4295 3 is_stmt 0 view .LVU659
 2003              	.LBE493:
 2004              	.LBE492:
 536:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_14, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 2005              		.loc 1 536 3 is_stmt 1 view .LVU660
 2006              	.LBB494:
 2007              	.LBI494:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2008              		.loc 8 5464 22 view .LVU661
 2009              	.LBB495:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 2010              		.loc 8 5470 3 view .LVU662
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 2011              		.loc 8 5473 3 view .LVU663
 2012 02da D3F81811 		ldr	r1, [r3, #280]
 2013 02de 41F4E041 		orr	r1, r1, #28672
 2014 02e2 C3F81811 		str	r1, [r3, #280]
 2015              	.LVL132:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 2016              		.loc 8 5473 3 is_stmt 0 view .LVU664
 2017              	.LBE495:
 2018              	.LBE494:
 537:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_14, LL_ADC_SINGLE_ENDED);
 2019              		.loc 1 537 3 is_stmt 1 view .LVU665
 2020              	.LBB496:
 2021              	.LBI496:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2022              		.loc 8 5621 22 view .LVU666
 2023              	.LBB497:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2024              		.loc 8 5626 3 view .LVU667
 2025 02e6 D2F8B010 		ldr	r1, [r2, #176]
 2026 02ea 21F48041 		bic	r1, r1, #16384
 2027 02ee C2F8B010 		str	r1, [r2, #176]
 2028              	.LVL133:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2029              		.loc 8 5626 3 is_stmt 0 view .LVU668
 2030              	.LBE497:
 2031              	.LBE496:
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /** Configure Regular Channel
 540:Core/Src/main.c ****   */
 541:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_15);
 2032              		.loc 1 541 3 is_stmt 1 view .LVU669
 2033              	.LBB498:
ARM GAS  C:\Temp\cciy28VF.s 			page 355


 2034              	.LBI498:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2035              		.loc 8 4286 22 view .LVU670
 2036              	.LBB499:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 2037              		.loc 8 4292 3 view .LVU671
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 2038              		.loc 8 4295 3 view .LVU672
 2039 02f2 D3F83411 		ldr	r1, [r3, #308]
 2040 02f6 21F4F801 		bic	r1, r1, #8126464
 2041 02fa 41F47011 		orr	r1, r1, #3932160
 2042 02fe C3F83411 		str	r1, [r3, #308]
 2043              	.LVL134:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 2044              		.loc 8 4295 3 is_stmt 0 view .LVU673
 2045              	.LBE499:
 2046              	.LBE498:
 542:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_15, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 2047              		.loc 1 542 3 is_stmt 1 view .LVU674
 2048              	.LBB500:
 2049              	.LBI500:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2050              		.loc 8 5464 22 view .LVU675
 2051              	.LBB501:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 2052              		.loc 8 5470 3 view .LVU676
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 2053              		.loc 8 5473 3 view .LVU677
 2054 0302 D3F81811 		ldr	r1, [r3, #280]
 2055 0306 41F46031 		orr	r1, r1, #229376
 2056 030a C3F81811 		str	r1, [r3, #280]
 2057              	.LVL135:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 2058              		.loc 8 5473 3 is_stmt 0 view .LVU678
 2059              	.LBE501:
 2060              	.LBE500:
 543:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_15, LL_ADC_SINGLE_ENDED);
 2061              		.loc 1 543 3 is_stmt 1 view .LVU679
 2062              	.LBB502:
 2063              	.LBI502:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2064              		.loc 8 5621 22 view .LVU680
 2065              	.LBB503:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2066              		.loc 8 5626 3 view .LVU681
 2067 030e D2F8B010 		ldr	r1, [r2, #176]
 2068 0312 21F40041 		bic	r1, r1, #32768
 2069 0316 C2F8B010 		str	r1, [r2, #176]
 2070              	.LVL136:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2071              		.loc 8 5626 3 is_stmt 0 view .LVU682
 2072              	.LBE503:
 2073              	.LBE502:
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****   /** Configure Regular Channel
 546:Core/Src/main.c ****   */
 547:Core/Src/main.c ****   LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_9, LL_ADC_CHANNEL_16);
ARM GAS  C:\Temp\cciy28VF.s 			page 356


 2074              		.loc 1 547 3 is_stmt 1 view .LVU683
 2075              	.LBB504:
 2076              	.LBI504:
4286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2077              		.loc 8 4286 22 view .LVU684
 2078              	.LBB505:
4292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
 2079              		.loc 8 4292 3 view .LVU685
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 2080              		.loc 8 4295 3 view .LVU686
 2081 031a D3F83411 		ldr	r1, [r3, #308]
 2082 031e 21F0F851 		bic	r1, r1, #520093696
 2083 0322 41F08051 		orr	r1, r1, #268435456
 2084 0326 C3F83411 		str	r1, [r3, #308]
 2085              	.LVL137:
4295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
 2086              		.loc 8 4295 3 is_stmt 0 view .LVU687
 2087              	.LBE505:
 2088              	.LBE504:
 548:Core/Src/main.c ****   LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_16, LL_ADC_SAMPLINGTIME_640CYCLES_5);
 2089              		.loc 1 548 3 is_stmt 1 view .LVU688
 2090              	.LBB506:
 2091              	.LBI506:
5464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2092              		.loc 8 5464 22 view .LVU689
 2093              	.LBB507:
5470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
 2094              		.loc 8 5470 3 view .LVU690
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 2095              		.loc 8 5473 3 view .LVU691
 2096 032a D3F81811 		ldr	r1, [r3, #280]
 2097 032e 41F4E011 		orr	r1, r1, #1835008
 2098 0332 C3F81811 		str	r1, [r3, #280]
 2099              	.LVL138:
5473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
 2100              		.loc 8 5473 3 is_stmt 0 view .LVU692
 2101              	.LBE507:
 2102              	.LBE506:
 549:Core/Src/main.c ****   LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_16, LL_ADC_SINGLE_ENDED);
 2103              		.loc 1 549 3 is_stmt 1 view .LVU693
 2104              	.LBB508:
 2105              	.LBI508:
5621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h **** {
 2106              		.loc 8 5621 22 view .LVU694
 2107              	.LBB509:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2108              		.loc 8 5626 3 view .LVU695
 2109 0336 D2F8B030 		ldr	r3, [r2, #176]
 2110 033a 23F48033 		bic	r3, r3, #65536
 2111 033e C2F8B030 		str	r3, [r2, #176]
 2112              	.LVL139:
5626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2113              		.loc 8 5626 3 is_stmt 0 view .LVU696
 2114              	.LBE509:
 2115              	.LBE508:
 550:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 551:Core/Src/main.c **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 357


 552:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 553:Core/Src/main.c **** 
 554:Core/Src/main.c **** }
 2116              		.loc 1 554 1 view .LVU697
 2117 0342 19B0     		add	sp, sp, #100
 2118              		.cfi_def_cfa_offset 20
 2119              		@ sp needed
 2120 0344 F0BD     		pop	{r4, r5, r6, r7, pc}
 2121              	.L22:
 2122 0346 00BF     		.align	2
 2123              	.L21:
 2124 0348 00100240 		.word	1073876992
 2125 034c 00080048 		.word	1207961600
 2126 0350 00040048 		.word	1207960576
 2127 0354 00000240 		.word	1073872896
 2128 0358 00ED00E0 		.word	-536810240
 2129 035c 00E100E0 		.word	-536813312
 2130 0360 00010450 		.word	1342439680
 2131 0364 00030450 		.word	1342440192
 2132 0368 00000000 		.word	SystemCoreClock
 2133 036c 632D3E05 		.word	87960931
 2134 0370 CDCCCCCC 		.word	-858993459
 2135 0374 00000450 		.word	1342439424
 2136              		.cfi_endproc
 2137              	.LFE913:
 2139              		.section	.text.MX_DMA_Init,"ax",%progbits
 2140              		.align	1
 2141              		.global	MX_DMA_Init
 2142              		.syntax unified
 2143              		.thumb
 2144              		.thumb_func
 2146              	MX_DMA_Init:
 2147              	.LFB917:
 555:Core/Src/main.c **** 
 556:Core/Src/main.c **** /**
 557:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 558:Core/Src/main.c ****   * @param None
 559:Core/Src/main.c ****   * @retval None
 560:Core/Src/main.c ****   */
 561:Core/Src/main.c **** void MX_I2C2_Init(void)
 562:Core/Src/main.c **** {
 563:Core/Src/main.c **** 
 564:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 567:Core/Src/main.c **** 
 568:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 569:Core/Src/main.c **** 
 570:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 571:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 572:Core/Src/main.c ****   hi2c2.Init.Timing = 0x10909CEC;
 573:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 574:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 575:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 576:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 577:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 578:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
ARM GAS  C:\Temp\cciy28VF.s 			page 358


 579:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 580:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 581:Core/Src/main.c ****   {
 582:Core/Src/main.c ****     Error_Handler();
 583:Core/Src/main.c ****   }
 584:Core/Src/main.c **** 
 585:Core/Src/main.c ****   /** Configure Analogue filter
 586:Core/Src/main.c ****   */
 587:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 588:Core/Src/main.c ****   {
 589:Core/Src/main.c ****     Error_Handler();
 590:Core/Src/main.c ****   }
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /** Configure Digital filter
 593:Core/Src/main.c ****   */
 594:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 595:Core/Src/main.c ****   {
 596:Core/Src/main.c ****     Error_Handler();
 597:Core/Src/main.c ****   }
 598:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 601:Core/Src/main.c **** 
 602:Core/Src/main.c **** }
 603:Core/Src/main.c **** 
 604:Core/Src/main.c **** /**
 605:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 606:Core/Src/main.c ****   * @param None
 607:Core/Src/main.c ****   * @retval None
 608:Core/Src/main.c ****   */
 609:Core/Src/main.c **** void MX_TIM3_Init(void)
 610:Core/Src/main.c **** {
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 613:Core/Src/main.c **** 
 614:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 617:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 618:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 619:Core/Src/main.c **** 
 620:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 623:Core/Src/main.c ****   htim3.Instance = TIM3;
 624:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 625:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 626:Core/Src/main.c ****   htim3.Init.Period = 4000;
 627:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 628:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 629:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 630:Core/Src/main.c ****   {
 631:Core/Src/main.c ****     Error_Handler();
 632:Core/Src/main.c ****   }
 633:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 634:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 635:Core/Src/main.c ****   {
ARM GAS  C:\Temp\cciy28VF.s 			page 359


 636:Core/Src/main.c ****     Error_Handler();
 637:Core/Src/main.c ****   }
 638:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 639:Core/Src/main.c ****   {
 640:Core/Src/main.c ****     Error_Handler();
 641:Core/Src/main.c ****   }
 642:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 643:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 644:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 645:Core/Src/main.c ****   {
 646:Core/Src/main.c ****     Error_Handler();
 647:Core/Src/main.c ****   }
 648:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 649:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 650:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 651:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 652:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 653:Core/Src/main.c ****   {
 654:Core/Src/main.c ****     Error_Handler();
 655:Core/Src/main.c ****   }
 656:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 657:Core/Src/main.c ****   {
 658:Core/Src/main.c ****     Error_Handler();
 659:Core/Src/main.c ****   }
 660:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 665:Core/Src/main.c ****   {
 666:Core/Src/main.c ****     Error_Handler();
 667:Core/Src/main.c ****   }
 668:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 671:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 672:Core/Src/main.c **** 
 673:Core/Src/main.c **** }
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** /**
 676:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 677:Core/Src/main.c ****   * @param None
 678:Core/Src/main.c ****   * @retval None
 679:Core/Src/main.c ****   */
 680:Core/Src/main.c **** void MX_TIM4_Init(void)
 681:Core/Src/main.c **** {
 682:Core/Src/main.c **** 
 683:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 688:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 689:Core/Src/main.c **** 
 690:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 691:Core/Src/main.c **** 
 692:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
ARM GAS  C:\Temp\cciy28VF.s 			page 360


 693:Core/Src/main.c ****   htim4.Instance = TIM4;
 694:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 695:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 696:Core/Src/main.c ****   htim4.Init.Period = 65535;
 697:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 698:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 699:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 700:Core/Src/main.c ****   {
 701:Core/Src/main.c ****     Error_Handler();
 702:Core/Src/main.c ****   }
 703:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 704:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 705:Core/Src/main.c ****   {
 706:Core/Src/main.c ****     Error_Handler();
 707:Core/Src/main.c ****   }
 708:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 709:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 710:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 711:Core/Src/main.c ****   {
 712:Core/Src/main.c ****     Error_Handler();
 713:Core/Src/main.c ****   }
 714:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 715:Core/Src/main.c **** 
 716:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 717:Core/Src/main.c **** 
 718:Core/Src/main.c **** }
 719:Core/Src/main.c **** 
 720:Core/Src/main.c **** /**
 721:Core/Src/main.c ****   * Enable DMA controller clock
 722:Core/Src/main.c ****   */
 723:Core/Src/main.c **** void MX_DMA_Init(void)
 724:Core/Src/main.c **** {
 2148              		.loc 1 724 1 is_stmt 1 view -0
 2149              		.cfi_startproc
 2150              		@ args = 0, pretend = 0, frame = 8
 2151              		@ frame_needed = 0, uses_anonymous_args = 0
 2152 0000 30B5     		push	{r4, r5, lr}
 2153              		.cfi_def_cfa_offset 12
 2154              		.cfi_offset 4, -12
 2155              		.cfi_offset 5, -8
 2156              		.cfi_offset 14, -4
 2157 0002 83B0     		sub	sp, sp, #12
 2158              		.cfi_def_cfa_offset 24
 725:Core/Src/main.c **** 
 726:Core/Src/main.c ****   /* Init with LL driver */
 727:Core/Src/main.c ****   /* DMA controller clock enable */
 728:Core/Src/main.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 2159              		.loc 1 728 3 view .LVU699
 2160              	.LVL140:
 2161              	.LBB510:
 2162              	.LBI510:
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 2163              		.loc 4 327 22 view .LVU700
 2164              	.LBB511:
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 2165              		.loc 4 329 3 view .LVU701
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  C:\Temp\cciy28VF.s 			page 361


 2166              		.loc 4 330 3 view .LVU702
 2167 0004 144B     		ldr	r3, .L25
 2168 0006 9A6C     		ldr	r2, [r3, #72]
 2169 0008 42F00102 		orr	r2, r2, #1
 2170 000c 9A64     		str	r2, [r3, #72]
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2171              		.loc 4 332 3 view .LVU703
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2172              		.loc 4 332 12 is_stmt 0 view .LVU704
 2173 000e 9B6C     		ldr	r3, [r3, #72]
 2174 0010 03F00103 		and	r3, r3, #1
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2175              		.loc 4 332 10 view .LVU705
 2176 0014 0193     		str	r3, [sp, #4]
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 2177              		.loc 4 333 3 is_stmt 1 view .LVU706
 2178 0016 019B     		ldr	r3, [sp, #4]
 2179              	.LVL141:
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** }
 2180              		.loc 4 333 3 is_stmt 0 view .LVU707
 2181              	.LBE511:
 2182              	.LBE510:
 729:Core/Src/main.c **** 
 730:Core/Src/main.c ****   /* DMA interrupt init */
 731:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 732:Core/Src/main.c ****   NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 2183              		.loc 1 732 3 is_stmt 1 view .LVU708
 2184              	.LBB512:
 2185              	.LBI512:
1667:Drivers/CMSIS/Include/core_cm4.h **** {
 2186              		.loc 2 1667 26 view .LVU709
 2187              	.LBB513:
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 2188              		.loc 2 1669 3 view .LVU710
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 2189              		.loc 2 1669 26 is_stmt 0 view .LVU711
 2190 0018 104D     		ldr	r5, .L25+4
 2191 001a E868     		ldr	r0, [r5, #12]
 2192              	.LBE513:
 2193              	.LBE512:
 2194              		.loc 1 732 3 view .LVU712
 2195 001c 0022     		movs	r2, #0
 2196 001e 1146     		mov	r1, r2
 2197 0020 C0F30220 		ubfx	r0, r0, #8, #3
 2198 0024 FFF7FEFF 		bl	NVIC_EncodePriority
 2199              	.LVL142:
 2200              	.LBB514:
 2201              	.LBI514:
1809:Drivers/CMSIS/Include/core_cm4.h **** {
 2202              		.loc 2 1809 22 is_stmt 1 view .LVU713
 2203              	.LBB515:
1811:Drivers/CMSIS/Include/core_cm4.h ****   {
 2204              		.loc 2 1811 3 view .LVU714
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2205              		.loc 2 1813 5 view .LVU715
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2206              		.loc 2 1813 48 is_stmt 0 view .LVU716
ARM GAS  C:\Temp\cciy28VF.s 			page 362


 2207 0028 0001     		lsls	r0, r0, #4
 2208              	.LVL143:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2209              		.loc 2 1813 48 view .LVU717
 2210 002a C0B2     		uxtb	r0, r0
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2211              		.loc 2 1813 46 view .LVU718
 2212 002c 0C4C     		ldr	r4, .L25+8
 2213 002e 84F80B03 		strb	r0, [r4, #779]
 2214              	.LVL144:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2215              		.loc 2 1813 46 view .LVU719
 2216              	.LBE515:
 2217              	.LBE514:
 733:Core/Src/main.c ****   NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 2218              		.loc 1 733 3 is_stmt 1 view .LVU720
 2219              	.LBB516:
 2220              	.LBI516:
1679:Drivers/CMSIS/Include/core_cm4.h **** {
 2221              		.loc 2 1679 22 view .LVU721
 2222              	.LBB517:
1681:Drivers/CMSIS/Include/core_cm4.h ****   {
 2223              		.loc 2 1681 3 view .LVU722
1683:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 2224              		.loc 2 1683 5 view .LVU723
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 2225              		.loc 2 1684 5 view .LVU724
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 2226              		.loc 2 1684 43 is_stmt 0 view .LVU725
 2227 0032 4FF40063 		mov	r3, #2048
 2228 0036 2360     		str	r3, [r4]
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 2229              		.loc 2 1685 5 is_stmt 1 view .LVU726
 2230              	.LVL145:
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 2231              		.loc 2 1685 5 is_stmt 0 view .LVU727
 2232              	.LBE517:
 2233              	.LBE516:
 734:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 735:Core/Src/main.c ****   NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 2234              		.loc 1 735 3 is_stmt 1 view .LVU728
 2235              	.LBB518:
 2236              	.LBI518:
1667:Drivers/CMSIS/Include/core_cm4.h **** {
 2237              		.loc 2 1667 26 view .LVU729
 2238              	.LBB519:
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 2239              		.loc 2 1669 3 view .LVU730
1669:Drivers/CMSIS/Include/core_cm4.h **** }
 2240              		.loc 2 1669 26 is_stmt 0 view .LVU731
 2241 0038 E868     		ldr	r0, [r5, #12]
 2242              	.LBE519:
 2243              	.LBE518:
 2244              		.loc 1 735 3 view .LVU732
 2245 003a 0022     		movs	r2, #0
 2246 003c 1146     		mov	r1, r2
 2247 003e C0F30220 		ubfx	r0, r0, #8, #3
ARM GAS  C:\Temp\cciy28VF.s 			page 363


 2248 0042 FFF7FEFF 		bl	NVIC_EncodePriority
 2249              	.LVL146:
 2250              	.LBB520:
 2251              	.LBI520:
1809:Drivers/CMSIS/Include/core_cm4.h **** {
 2252              		.loc 2 1809 22 is_stmt 1 view .LVU733
 2253              	.LBB521:
1811:Drivers/CMSIS/Include/core_cm4.h ****   {
 2254              		.loc 2 1811 3 view .LVU734
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2255              		.loc 2 1813 5 view .LVU735
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2256              		.loc 2 1813 48 is_stmt 0 view .LVU736
 2257 0046 0001     		lsls	r0, r0, #4
 2258              	.LVL147:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2259              		.loc 2 1813 48 view .LVU737
 2260 0048 C0B2     		uxtb	r0, r0
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2261              		.loc 2 1813 46 view .LVU738
 2262 004a 84F80C03 		strb	r0, [r4, #780]
 2263              	.LVL148:
1813:Drivers/CMSIS/Include/core_cm4.h ****   }
 2264              		.loc 2 1813 46 view .LVU739
 2265              	.LBE521:
 2266              	.LBE520:
 736:Core/Src/main.c ****   NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 2267              		.loc 1 736 3 is_stmt 1 view .LVU740
 2268              	.LBB522:
 2269              	.LBI522:
1679:Drivers/CMSIS/Include/core_cm4.h **** {
 2270              		.loc 2 1679 22 view .LVU741
 2271              	.LBB523:
1681:Drivers/CMSIS/Include/core_cm4.h ****   {
 2272              		.loc 2 1681 3 view .LVU742
1683:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 2273              		.loc 2 1683 5 view .LVU743
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 2274              		.loc 2 1684 5 view .LVU744
1684:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 2275              		.loc 2 1684 43 is_stmt 0 view .LVU745
 2276 004e 4FF48053 		mov	r3, #4096
 2277 0052 2360     		str	r3, [r4]
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 2278              		.loc 2 1685 5 is_stmt 1 view .LVU746
 2279              	.LVL149:
1685:Drivers/CMSIS/Include/core_cm4.h ****   }
 2280              		.loc 2 1685 5 is_stmt 0 view .LVU747
 2281              	.LBE523:
 2282              	.LBE522:
 737:Core/Src/main.c **** 
 738:Core/Src/main.c **** }
 2283              		.loc 1 738 1 view .LVU748
 2284 0054 03B0     		add	sp, sp, #12
 2285              		.cfi_def_cfa_offset 12
 2286              		@ sp needed
 2287 0056 30BD     		pop	{r4, r5, pc}
ARM GAS  C:\Temp\cciy28VF.s 			page 364


 2288              	.L26:
 2289              		.align	2
 2290              	.L25:
 2291 0058 00100240 		.word	1073876992
 2292 005c 00ED00E0 		.word	-536810240
 2293 0060 00E100E0 		.word	-536813312
 2294              		.cfi_endproc
 2295              	.LFE917:
 2297              		.section	.text.MX_GPIO_Init,"ax",%progbits
 2298              		.align	1
 2299              		.global	MX_GPIO_Init
 2300              		.syntax unified
 2301              		.thumb
 2302              		.thumb_func
 2304              	MX_GPIO_Init:
 2305              	.LFB918:
 739:Core/Src/main.c **** 
 740:Core/Src/main.c **** /**
 741:Core/Src/main.c ****   * @brief GPIO Initialization Function
 742:Core/Src/main.c ****   * @param None
 743:Core/Src/main.c ****   * @retval None
 744:Core/Src/main.c ****   */
 745:Core/Src/main.c **** void MX_GPIO_Init(void)
 746:Core/Src/main.c **** {
 2306              		.loc 1 746 1 is_stmt 1 view -0
 2307              		.cfi_startproc
 2308              		@ args = 0, pretend = 0, frame = 48
 2309              		@ frame_needed = 0, uses_anonymous_args = 0
 2310 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2311              		.cfi_def_cfa_offset 36
 2312              		.cfi_offset 4, -36
 2313              		.cfi_offset 5, -32
 2314              		.cfi_offset 6, -28
 2315              		.cfi_offset 7, -24
 2316              		.cfi_offset 8, -20
 2317              		.cfi_offset 9, -16
 2318              		.cfi_offset 10, -12
 2319              		.cfi_offset 11, -8
 2320              		.cfi_offset 14, -4
 2321 0004 8DB0     		sub	sp, sp, #52
 2322              		.cfi_def_cfa_offset 88
 747:Core/Src/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 2323              		.loc 1 747 3 view .LVU750
 2324              		.loc 1 747 23 is_stmt 0 view .LVU751
 2325 0006 0024     		movs	r4, #0
 2326 0008 0694     		str	r4, [sp, #24]
 2327 000a 0794     		str	r4, [sp, #28]
 2328 000c 0894     		str	r4, [sp, #32]
 2329 000e 0994     		str	r4, [sp, #36]
 2330 0010 0A94     		str	r4, [sp, #40]
 2331 0012 0B94     		str	r4, [sp, #44]
 748:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 749:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 750:Core/Src/main.c **** 
 751:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 752:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 2332              		.loc 1 752 3 is_stmt 1 view .LVU752
ARM GAS  C:\Temp\cciy28VF.s 			page 365


 2333              	.LVL150:
 2334              	.LBB524:
 2335              	.LBI524:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 2336              		.loc 4 563 22 view .LVU753
 2337              	.LBB525:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 2338              		.loc 4 565 3 view .LVU754
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2339              		.loc 4 566 3 view .LVU755
 2340 0014 664B     		ldr	r3, .L29
 2341 0016 DA6C     		ldr	r2, [r3, #76]
 2342 0018 42F01002 		orr	r2, r2, #16
 2343 001c DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2344              		.loc 4 568 3 view .LVU756
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2345              		.loc 4 568 12 is_stmt 0 view .LVU757
 2346 001e DA6C     		ldr	r2, [r3, #76]
 2347 0020 02F01002 		and	r2, r2, #16
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2348              		.loc 4 568 10 view .LVU758
 2349 0024 0592     		str	r2, [sp, #20]
 2350              		.loc 4 569 3 is_stmt 1 view .LVU759
 2351 0026 059A     		ldr	r2, [sp, #20]
 2352              	.LVL151:
 2353              		.loc 4 569 3 is_stmt 0 view .LVU760
 2354              	.LBE525:
 2355              	.LBE524:
 753:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 2356              		.loc 1 753 3 is_stmt 1 view .LVU761
 2357              	.LBB526:
 2358              	.LBI526:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 2359              		.loc 4 563 22 view .LVU762
 2360              	.LBB527:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 2361              		.loc 4 565 3 view .LVU763
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2362              		.loc 4 566 3 view .LVU764
 2363 0028 DA6C     		ldr	r2, [r3, #76]
 2364 002a 42F00402 		orr	r2, r2, #4
 2365 002e DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2366              		.loc 4 568 3 view .LVU765
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2367              		.loc 4 568 12 is_stmt 0 view .LVU766
 2368 0030 DA6C     		ldr	r2, [r3, #76]
 2369 0032 02F00402 		and	r2, r2, #4
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2370              		.loc 4 568 10 view .LVU767
 2371 0036 0492     		str	r2, [sp, #16]
 2372              		.loc 4 569 3 is_stmt 1 view .LVU768
 2373 0038 049A     		ldr	r2, [sp, #16]
 2374              	.LVL152:
 2375              		.loc 4 569 3 is_stmt 0 view .LVU769
 2376              	.LBE527:
ARM GAS  C:\Temp\cciy28VF.s 			page 366


 2377              	.LBE526:
 754:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 2378              		.loc 1 754 3 is_stmt 1 view .LVU770
 2379              	.LBB528:
 2380              	.LBI528:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 2381              		.loc 4 563 22 view .LVU771
 2382              	.LBB529:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 2383              		.loc 4 565 3 view .LVU772
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2384              		.loc 4 566 3 view .LVU773
 2385 003a DA6C     		ldr	r2, [r3, #76]
 2386 003c 42F08002 		orr	r2, r2, #128
 2387 0040 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2388              		.loc 4 568 3 view .LVU774
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2389              		.loc 4 568 12 is_stmt 0 view .LVU775
 2390 0042 DA6C     		ldr	r2, [r3, #76]
 2391 0044 02F08002 		and	r2, r2, #128
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2392              		.loc 4 568 10 view .LVU776
 2393 0048 0392     		str	r2, [sp, #12]
 2394              		.loc 4 569 3 is_stmt 1 view .LVU777
 2395 004a 039A     		ldr	r2, [sp, #12]
 2396              	.LVL153:
 2397              		.loc 4 569 3 is_stmt 0 view .LVU778
 2398              	.LBE529:
 2399              	.LBE528:
 755:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 2400              		.loc 1 755 3 is_stmt 1 view .LVU779
 2401              	.LBB530:
 2402              	.LBI530:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 2403              		.loc 4 563 22 view .LVU780
 2404              	.LBB531:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 2405              		.loc 4 565 3 view .LVU781
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2406              		.loc 4 566 3 view .LVU782
 2407 004c DA6C     		ldr	r2, [r3, #76]
 2408 004e 42F00102 		orr	r2, r2, #1
 2409 0052 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2410              		.loc 4 568 3 view .LVU783
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2411              		.loc 4 568 12 is_stmt 0 view .LVU784
 2412 0054 DA6C     		ldr	r2, [r3, #76]
 2413 0056 02F00102 		and	r2, r2, #1
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2414              		.loc 4 568 10 view .LVU785
 2415 005a 0292     		str	r2, [sp, #8]
 2416              		.loc 4 569 3 is_stmt 1 view .LVU786
 2417 005c 029A     		ldr	r2, [sp, #8]
 2418              	.LVL154:
 2419              		.loc 4 569 3 is_stmt 0 view .LVU787
ARM GAS  C:\Temp\cciy28VF.s 			page 367


 2420              	.LBE531:
 2421              	.LBE530:
 756:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 2422              		.loc 1 756 3 is_stmt 1 view .LVU788
 2423              	.LBB532:
 2424              	.LBI532:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 2425              		.loc 4 563 22 view .LVU789
 2426              	.LBB533:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 2427              		.loc 4 565 3 view .LVU790
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2428              		.loc 4 566 3 view .LVU791
 2429 005e DA6C     		ldr	r2, [r3, #76]
 2430 0060 42F00202 		orr	r2, r2, #2
 2431 0064 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2432              		.loc 4 568 3 view .LVU792
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2433              		.loc 4 568 12 is_stmt 0 view .LVU793
 2434 0066 DA6C     		ldr	r2, [r3, #76]
 2435 0068 02F00202 		and	r2, r2, #2
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2436              		.loc 4 568 10 view .LVU794
 2437 006c 0192     		str	r2, [sp, #4]
 2438              		.loc 4 569 3 is_stmt 1 view .LVU795
 2439 006e 019A     		ldr	r2, [sp, #4]
 2440              	.LVL155:
 2441              		.loc 4 569 3 is_stmt 0 view .LVU796
 2442              	.LBE533:
 2443              	.LBE532:
 757:Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 2444              		.loc 1 757 3 is_stmt 1 view .LVU797
 2445              	.LBB534:
 2446              	.LBI534:
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h **** {
 2447              		.loc 4 563 22 view .LVU798
 2448              	.LBB535:
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 2449              		.loc 4 565 3 view .LVU799
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2450              		.loc 4 566 3 view .LVU800
 2451 0070 DA6C     		ldr	r2, [r3, #76]
 2452 0072 42F00802 		orr	r2, r2, #8
 2453 0076 DA64     		str	r2, [r3, #76]
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2454              		.loc 4 568 3 view .LVU801
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2455              		.loc 4 568 12 is_stmt 0 view .LVU802
 2456 0078 DB6C     		ldr	r3, [r3, #76]
 2457 007a 03F00803 		and	r3, r3, #8
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_bus.h ****   (void)tmpreg;
 2458              		.loc 4 568 10 view .LVU803
 2459 007e 0093     		str	r3, [sp]
 2460              		.loc 4 569 3 is_stmt 1 view .LVU804
 2461 0080 009B     		ldr	r3, [sp]
 2462              	.LVL156:
ARM GAS  C:\Temp\cciy28VF.s 			page 368


 2463              		.loc 4 569 3 is_stmt 0 view .LVU805
 2464              	.LBE535:
 2465              	.LBE534:
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /**/
 760:Core/Src/main.c ****   LL_GPIO_SetOutputPin(LED0_GPIO_Port, LED0_Pin);
 2466              		.loc 1 760 3 is_stmt 1 view .LVU806
 2467              	.LBB536:
 2468              	.LBI536:
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Disconnect analog switch to ADC input of several pins for a dedicated port.
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ASCR         ASCy          LL_GPIO_DisablePinAnalogControl
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_DisablePinAnalogControl(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   CLEAR_BIT(GPIOx->ASCR, PinMask);
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** #endif /* GPIO_ASCR_ASC0 */
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         next reset.
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         (control and alternate function registers).
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
ARM GAS  C:\Temp\cciy28VF.s 			page 369


 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   __IO uint32_t temp;
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   /* Read LCKK register. This read is mandatory to complete key lock sequence */
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   (void) temp;
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
ARM GAS  C:\Temp\cciy28VF.s 			page 370


 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @}
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @{
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Input data register value of port
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
ARM GAS  C:\Temp\cciy28VF.s 			page 371


 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval Output data register value of port
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
ARM GAS  C:\Temp\cciy28VF.s 			page 372


 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 2469              		.loc 5 956 22 view .LVU807
 2470              	.LBB537:
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 2471              		.loc 5 958 3 view .LVU808
 2472 0082 DFF83491 		ldr	r9, .L29+8
 2473 0086 4FF40053 		mov	r3, #8192
 2474 008a C9F81830 		str	r3, [r9, #24]
 2475              	.LVL157:
 2476              		.loc 5 958 3 is_stmt 0 view .LVU809
 2477              	.LBE537:
 2478              	.LBE536:
 761:Core/Src/main.c **** 
 762:Core/Src/main.c ****   /**/
 763:Core/Src/main.c ****   LL_GPIO_ResetOutputPin(GPIOC, LED1_Pin|LED2_Pin);
 2479              		.loc 1 763 3 is_stmt 1 view .LVU810
 2480              	.LBB538:
 2481              	.LBI538:
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** }
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** 
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** /**
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
ARM GAS  C:\Temp\cciy28VF.s 			page 373


 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   * @retval None
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   */
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 2482              		.loc 5 985 22 view .LVU811
 2483              	.LBB539:
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 2484              		.loc 5 987 3 view .LVU812
 2485 008e 4FF44043 		mov	r3, #49152
 2486 0092 C9F82830 		str	r3, [r9, #40]
 2487              	.LVL158:
 2488              		.loc 5 987 3 is_stmt 0 view .LVU813
 2489              	.LBE539:
 2490              	.LBE538:
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /**/
 766:Core/Src/main.c ****   LL_GPIO_ResetOutputPin(GPIOE, LED_FWD_LS_Pin|LED_DOWN_LS_Pin|LED_RS_Pin|LED_LS_Pin
 2491              		.loc 1 766 3 is_stmt 1 view .LVU814
 2492              	.LBB540:
 2493              	.LBI540:
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 2494              		.loc 5 985 22 view .LVU815
 2495              	.LBB541:
 2496              		.loc 5 987 3 view .LVU816
 2497 0096 DFF82481 		ldr	r8, .L29+12
 2498 009a 4FF47B4B 		mov	fp, #64256
 2499 009e C8F828B0 		str	fp, [r8, #40]
 2500              	.LVL159:
 2501              		.loc 5 987 3 is_stmt 0 view .LVU817
 2502              	.LBE541:
 2503              	.LBE540:
 767:Core/Src/main.c ****                           |LED_MOT_RS_Pin|LED_DOWN_RS_Pin|LED_FWD_RS_Pin);
 768:Core/Src/main.c **** 
 769:Core/Src/main.c ****   /**/
 770:Core/Src/main.c ****   LL_GPIO_ResetOutputPin(GPIOB, LED_MOT_LS_Pin|CTRL_LEDS_Pin);
 2504              		.loc 1 770 3 is_stmt 1 view .LVU818
 2505              	.LBB542:
 2506              	.LBI542:
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 2507              		.loc 5 985 22 view .LVU819
 2508              	.LBB543:
 2509              		.loc 5 987 3 view .LVU820
 2510 00a2 444F     		ldr	r7, .L29+4
 2511 00a4 41F20803 		movw	r3, #4104
 2512 00a8 BB62     		str	r3, [r7, #40]
 2513              	.LVL160:
 2514              		.loc 5 987 3 is_stmt 0 view .LVU821
 2515              	.LBE543:
 2516              	.LBE542:
 771:Core/Src/main.c **** 
 772:Core/Src/main.c ****   /**/
 773:Core/Src/main.c ****   LL_GPIO_ResetOutputPin(MOTOR_EN_GPIO_Port, MOTOR_EN_Pin);
 2517              		.loc 1 773 3 is_stmt 1 view .LVU822
 2518              	.LBB544:
ARM GAS  C:\Temp\cciy28VF.s 			page 374


 2519              	.LBI544:
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_gpio.h **** {
 2520              		.loc 5 985 22 view .LVU823
 2521              	.LBB545:
 2522              		.loc 5 987 3 view .LVU824
 2523 00aa DFF814A1 		ldr	r10, .L29+16
 2524 00ae 8023     		movs	r3, #128
 2525 00b0 CAF82830 		str	r3, [r10, #40]
 2526              	.LVL161:
 2527              		.loc 5 987 3 is_stmt 0 view .LVU825
 2528              	.LBE545:
 2529              	.LBE544:
 774:Core/Src/main.c **** 
 775:Core/Src/main.c ****   /**/
 776:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5
 2530              		.loc 1 776 3 is_stmt 1 view .LVU826
 2531              		.loc 1 776 23 is_stmt 0 view .LVU827
 2532 00b4 40F2BF43 		movw	r3, #1215
 2533 00b8 0693     		str	r3, [sp, #24]
 777:Core/Src/main.c ****                           |LL_GPIO_PIN_7|LL_GPIO_PIN_10|LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 778:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2534              		.loc 1 778 3 is_stmt 1 view .LVU828
 2535              		.loc 1 778 24 is_stmt 0 view .LVU829
 2536 00ba 0326     		movs	r6, #3
 2537 00bc 0796     		str	r6, [sp, #28]
 779:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2538              		.loc 1 779 3 is_stmt 1 view .LVU830
 780:Core/Src/main.c ****   LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 2539              		.loc 1 780 3 view .LVU831
 2540 00be 06A9     		add	r1, sp, #24
 2541 00c0 4046     		mov	r0, r8
 2542 00c2 FFF7FEFF 		bl	LL_GPIO_Init
 2543              	.LVL162:
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****   /**/
 783:Core/Src/main.c ****   GPIO_InitStruct.Pin = SW1_Pin;
 2544              		.loc 1 783 3 view .LVU832
 2545              		.loc 1 783 23 is_stmt 0 view .LVU833
 2546 00c6 4023     		movs	r3, #64
 2547 00c8 0693     		str	r3, [sp, #24]
 784:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 2548              		.loc 1 784 3 is_stmt 1 view .LVU834
 2549              		.loc 1 784 24 is_stmt 0 view .LVU835
 2550 00ca 0794     		str	r4, [sp, #28]
 785:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 2551              		.loc 1 785 3 is_stmt 1 view .LVU836
 2552              		.loc 1 785 24 is_stmt 0 view .LVU837
 2553 00cc 0125     		movs	r5, #1
 2554 00ce 0A95     		str	r5, [sp, #40]
 786:Core/Src/main.c ****   LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 2555              		.loc 1 786 3 is_stmt 1 view .LVU838
 2556 00d0 06A9     		add	r1, sp, #24
 2557 00d2 4046     		mov	r0, r8
 2558 00d4 FFF7FEFF 		bl	LL_GPIO_Init
 2559              	.LVL163:
 787:Core/Src/main.c **** 
 788:Core/Src/main.c ****   /**/
ARM GAS  C:\Temp\cciy28VF.s 			page 375


 789:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 2560              		.loc 1 789 3 view .LVU839
 2561              		.loc 1 789 23 is_stmt 0 view .LVU840
 2562 00d8 4FF46043 		mov	r3, #57344
 2563 00dc 0693     		str	r3, [sp, #24]
 790:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 2564              		.loc 1 790 3 is_stmt 1 view .LVU841
 2565              		.loc 1 790 24 is_stmt 0 view .LVU842
 2566 00de 0795     		str	r5, [sp, #28]
 791:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2567              		.loc 1 791 3 is_stmt 1 view .LVU843
 2568              		.loc 1 791 25 is_stmt 0 view .LVU844
 2569 00e0 0894     		str	r4, [sp, #32]
 792:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2570              		.loc 1 792 3 is_stmt 1 view .LVU845
 2571              		.loc 1 792 30 is_stmt 0 view .LVU846
 2572 00e2 0994     		str	r4, [sp, #36]
 793:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2573              		.loc 1 793 3 is_stmt 1 view .LVU847
 2574              		.loc 1 793 24 is_stmt 0 view .LVU848
 2575 00e4 0A94     		str	r4, [sp, #40]
 794:Core/Src/main.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2576              		.loc 1 794 3 is_stmt 1 view .LVU849
 2577 00e6 06A9     		add	r1, sp, #24
 2578 00e8 4846     		mov	r0, r9
 2579 00ea FFF7FEFF 		bl	LL_GPIO_Init
 2580              	.LVL164:
 795:Core/Src/main.c **** 
 796:Core/Src/main.c ****   /**/
 797:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 2581              		.loc 1 797 3 view .LVU850
 2582              		.loc 1 797 23 is_stmt 0 view .LVU851
 2583 00ee 41F60F43 		movw	r3, #7183
 2584 00f2 0693     		str	r3, [sp, #24]
 798:Core/Src/main.c ****                           |LL_GPIO_PIN_10|LL_GPIO_PIN_11|LL_GPIO_PIN_12;
 799:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2585              		.loc 1 799 3 is_stmt 1 view .LVU852
 2586              		.loc 1 799 24 is_stmt 0 view .LVU853
 2587 00f4 0796     		str	r6, [sp, #28]
 800:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2588              		.loc 1 800 3 is_stmt 1 view .LVU854
 2589              		.loc 1 800 24 is_stmt 0 view .LVU855
 2590 00f6 0A94     		str	r4, [sp, #40]
 801:Core/Src/main.c ****   LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 2591              		.loc 1 801 3 is_stmt 1 view .LVU856
 2592 00f8 06A9     		add	r1, sp, #24
 2593 00fa 4846     		mov	r0, r9
 2594 00fc FFF7FEFF 		bl	LL_GPIO_Init
 2595              	.LVL165:
 802:Core/Src/main.c **** 
 803:Core/Src/main.c ****   /**/
 804:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_8
 2596              		.loc 1 804 3 view .LVU857
 2597              		.loc 1 804 23 is_stmt 0 view .LVU858
 2598 0100 48F20773 		movw	r3, #34567
 2599 0104 0693     		str	r3, [sp, #24]
 805:Core/Src/main.c ****                           |LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_15;
ARM GAS  C:\Temp\cciy28VF.s 			page 376


 806:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2600              		.loc 1 806 3 is_stmt 1 view .LVU859
 2601              		.loc 1 806 24 is_stmt 0 view .LVU860
 2602 0106 0796     		str	r6, [sp, #28]
 807:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2603              		.loc 1 807 3 is_stmt 1 view .LVU861
 2604              		.loc 1 807 24 is_stmt 0 view .LVU862
 2605 0108 0A94     		str	r4, [sp, #40]
 808:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2606              		.loc 1 808 3 is_stmt 1 view .LVU863
 2607 010a 06A9     		add	r1, sp, #24
 2608 010c 4FF09040 		mov	r0, #1207959552
 2609 0110 FFF7FEFF 		bl	LL_GPIO_Init
 2610              	.LVL166:
 809:Core/Src/main.c **** 
 810:Core/Src/main.c ****   /**/
 811:Core/Src/main.c ****   GPIO_InitStruct.Pin = SW2_Pin;
 2611              		.loc 1 811 3 view .LVU864
 2612              		.loc 1 811 23 is_stmt 0 view .LVU865
 2613 0114 0423     		movs	r3, #4
 2614 0116 0693     		str	r3, [sp, #24]
 812:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 2615              		.loc 1 812 3 is_stmt 1 view .LVU866
 2616              		.loc 1 812 24 is_stmt 0 view .LVU867
 2617 0118 0794     		str	r4, [sp, #28]
 813:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 2618              		.loc 1 813 3 is_stmt 1 view .LVU868
 2619              		.loc 1 813 24 is_stmt 0 view .LVU869
 2620 011a 0A95     		str	r5, [sp, #40]
 814:Core/Src/main.c ****   LL_GPIO_Init(SW2_GPIO_Port, &GPIO_InitStruct);
 2621              		.loc 1 814 3 is_stmt 1 view .LVU870
 2622 011c 06A9     		add	r1, sp, #24
 2623 011e 3846     		mov	r0, r7
 2624 0120 FFF7FEFF 		bl	LL_GPIO_Init
 2625              	.LVL167:
 815:Core/Src/main.c **** 
 816:Core/Src/main.c ****   /**/
 817:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_FWD_LS_Pin|LED_DOWN_LS_Pin|LED_RS_Pin|LED_LS_Pin
 2626              		.loc 1 817 3 view .LVU871
 2627              		.loc 1 817 23 is_stmt 0 view .LVU872
 2628 0124 CDF818B0 		str	fp, [sp, #24]
 818:Core/Src/main.c ****                           |LED_MOT_RS_Pin|LED_DOWN_RS_Pin|LED_FWD_RS_Pin;
 819:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 2629              		.loc 1 819 3 is_stmt 1 view .LVU873
 2630              		.loc 1 819 24 is_stmt 0 view .LVU874
 2631 0128 0795     		str	r5, [sp, #28]
 820:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 2632              		.loc 1 820 3 is_stmt 1 view .LVU875
 2633              		.loc 1 820 25 is_stmt 0 view .LVU876
 2634 012a 0896     		str	r6, [sp, #32]
 821:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2635              		.loc 1 821 3 is_stmt 1 view .LVU877
 2636              		.loc 1 821 30 is_stmt 0 view .LVU878
 2637 012c 0994     		str	r4, [sp, #36]
 822:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2638              		.loc 1 822 3 is_stmt 1 view .LVU879
 2639              		.loc 1 822 24 is_stmt 0 view .LVU880
ARM GAS  C:\Temp\cciy28VF.s 			page 377


 2640 012e 0A94     		str	r4, [sp, #40]
 823:Core/Src/main.c ****   LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 2641              		.loc 1 823 3 is_stmt 1 view .LVU881
 2642 0130 06A9     		add	r1, sp, #24
 2643 0132 4046     		mov	r0, r8
 2644 0134 FFF7FEFF 		bl	LL_GPIO_Init
 2645              	.LVL168:
 824:Core/Src/main.c **** 
 825:Core/Src/main.c ****   /**/
 826:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_MOT_LS_Pin;
 2646              		.loc 1 826 3 view .LVU882
 2647              		.loc 1 826 23 is_stmt 0 view .LVU883
 2648 0138 4FF48053 		mov	r3, #4096
 2649 013c 0693     		str	r3, [sp, #24]
 827:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 2650              		.loc 1 827 3 is_stmt 1 view .LVU884
 2651              		.loc 1 827 24 is_stmt 0 view .LVU885
 2652 013e 0795     		str	r5, [sp, #28]
 828:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 2653              		.loc 1 828 3 is_stmt 1 view .LVU886
 2654              		.loc 1 828 25 is_stmt 0 view .LVU887
 2655 0140 0896     		str	r6, [sp, #32]
 829:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2656              		.loc 1 829 3 is_stmt 1 view .LVU888
 2657              		.loc 1 829 30 is_stmt 0 view .LVU889
 2658 0142 0994     		str	r4, [sp, #36]
 830:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2659              		.loc 1 830 3 is_stmt 1 view .LVU890
 2660              		.loc 1 830 24 is_stmt 0 view .LVU891
 2661 0144 0A94     		str	r4, [sp, #40]
 831:Core/Src/main.c ****   LL_GPIO_Init(LED_MOT_LS_GPIO_Port, &GPIO_InitStruct);
 2662              		.loc 1 831 3 is_stmt 1 view .LVU892
 2663 0146 06A9     		add	r1, sp, #24
 2664 0148 3846     		mov	r0, r7
 2665 014a FFF7FEFF 		bl	LL_GPIO_Init
 2666              	.LVL169:
 832:Core/Src/main.c **** 
 833:Core/Src/main.c ****   /**/
 834:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15|LL_GPIO_PIN_4
 2667              		.loc 1 834 3 view .LVU893
 2668              		.loc 1 834 23 is_stmt 0 view .LVU894
 2669 014e 4EF2D033 		movw	r3, #58320
 2670 0152 0693     		str	r3, [sp, #24]
 835:Core/Src/main.c ****                           |LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 836:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2671              		.loc 1 836 3 is_stmt 1 view .LVU895
 2672              		.loc 1 836 24 is_stmt 0 view .LVU896
 2673 0154 0796     		str	r6, [sp, #28]
 837:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2674              		.loc 1 837 3 is_stmt 1 view .LVU897
 2675              		.loc 1 837 24 is_stmt 0 view .LVU898
 2676 0156 0A94     		str	r4, [sp, #40]
 838:Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2677              		.loc 1 838 3 is_stmt 1 view .LVU899
 2678 0158 06A9     		add	r1, sp, #24
 2679 015a 3846     		mov	r0, r7
 2680 015c FFF7FEFF 		bl	LL_GPIO_Init
ARM GAS  C:\Temp\cciy28VF.s 			page 378


 2681              	.LVL170:
 839:Core/Src/main.c **** 
 840:Core/Src/main.c ****   /**/
 841:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9|LL_GPIO_PIN_10|LL_GPIO_PIN_11
 2682              		.loc 1 841 3 view .LVU900
 2683              		.loc 1 841 23 is_stmt 0 view .LVU901
 2684 0160 4FF67F73 		movw	r3, #65407
 2685 0164 0693     		str	r3, [sp, #24]
 842:Core/Src/main.c ****                           |LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15
 843:Core/Src/main.c ****                           |LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 844:Core/Src/main.c ****                           |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6;
 845:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 2686              		.loc 1 845 3 is_stmt 1 view .LVU902
 2687              		.loc 1 845 24 is_stmt 0 view .LVU903
 2688 0166 0796     		str	r6, [sp, #28]
 846:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2689              		.loc 1 846 3 is_stmt 1 view .LVU904
 2690              		.loc 1 846 24 is_stmt 0 view .LVU905
 2691 0168 0A94     		str	r4, [sp, #40]
 847:Core/Src/main.c ****   LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 2692              		.loc 1 847 3 is_stmt 1 view .LVU906
 2693 016a 06A9     		add	r1, sp, #24
 2694 016c 5046     		mov	r0, r10
 2695 016e FFF7FEFF 		bl	LL_GPIO_Init
 2696              	.LVL171:
 848:Core/Src/main.c **** 
 849:Core/Src/main.c ****   /**/
 850:Core/Src/main.c ****   GPIO_InitStruct.Pin = MOTOR_EN_Pin;
 2697              		.loc 1 850 3 view .LVU907
 2698              		.loc 1 850 23 is_stmt 0 view .LVU908
 2699 0172 8023     		movs	r3, #128
 2700 0174 0693     		str	r3, [sp, #24]
 851:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 2701              		.loc 1 851 3 is_stmt 1 view .LVU909
 2702              		.loc 1 851 24 is_stmt 0 view .LVU910
 2703 0176 0795     		str	r5, [sp, #28]
 852:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2704              		.loc 1 852 3 is_stmt 1 view .LVU911
 2705              		.loc 1 852 25 is_stmt 0 view .LVU912
 2706 0178 0894     		str	r4, [sp, #32]
 853:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2707              		.loc 1 853 3 is_stmt 1 view .LVU913
 2708              		.loc 1 853 30 is_stmt 0 view .LVU914
 2709 017a 0994     		str	r4, [sp, #36]
 854:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2710              		.loc 1 854 3 is_stmt 1 view .LVU915
 2711              		.loc 1 854 24 is_stmt 0 view .LVU916
 2712 017c 0A94     		str	r4, [sp, #40]
 855:Core/Src/main.c ****   LL_GPIO_Init(MOTOR_EN_GPIO_Port, &GPIO_InitStruct);
 2713              		.loc 1 855 3 is_stmt 1 view .LVU917
 2714 017e 06A9     		add	r1, sp, #24
 2715 0180 5046     		mov	r0, r10
 2716 0182 FFF7FEFF 		bl	LL_GPIO_Init
 2717              	.LVL172:
 856:Core/Src/main.c **** 
 857:Core/Src/main.c ****   /**/
 858:Core/Src/main.c ****   GPIO_InitStruct.Pin = CTRL_LEDS_Pin;
ARM GAS  C:\Temp\cciy28VF.s 			page 379


 2718              		.loc 1 858 3 view .LVU918
 2719              		.loc 1 858 23 is_stmt 0 view .LVU919
 2720 0186 0823     		movs	r3, #8
 2721 0188 0693     		str	r3, [sp, #24]
 859:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 2722              		.loc 1 859 3 is_stmt 1 view .LVU920
 2723              		.loc 1 859 24 is_stmt 0 view .LVU921
 2724 018a 0795     		str	r5, [sp, #28]
 860:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 2725              		.loc 1 860 3 is_stmt 1 view .LVU922
 2726              		.loc 1 860 25 is_stmt 0 view .LVU923
 2727 018c 0894     		str	r4, [sp, #32]
 861:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 2728              		.loc 1 861 3 is_stmt 1 view .LVU924
 2729              		.loc 1 861 30 is_stmt 0 view .LVU925
 2730 018e 0994     		str	r4, [sp, #36]
 862:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2731              		.loc 1 862 3 is_stmt 1 view .LVU926
 2732              		.loc 1 862 24 is_stmt 0 view .LVU927
 2733 0190 0A94     		str	r4, [sp, #40]
 863:Core/Src/main.c ****   LL_GPIO_Init(CTRL_LEDS_GPIO_Port, &GPIO_InitStruct);
 2734              		.loc 1 863 3 is_stmt 1 view .LVU928
 2735 0192 06A9     		add	r1, sp, #24
 2736 0194 3846     		mov	r0, r7
 2737 0196 FFF7FEFF 		bl	LL_GPIO_Init
 2738              	.LVL173:
 864:Core/Src/main.c **** 
 865:Core/Src/main.c ****   /**/
 866:Core/Src/main.c ****   GPIO_InitStruct.Pin = MPU6050_INT_Pin;
 2739              		.loc 1 866 3 view .LVU929
 2740              		.loc 1 866 23 is_stmt 0 view .LVU930
 2741 019a 2023     		movs	r3, #32
 2742 019c 0693     		str	r3, [sp, #24]
 867:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 2743              		.loc 1 867 3 is_stmt 1 view .LVU931
 2744              		.loc 1 867 24 is_stmt 0 view .LVU932
 2745 019e 0794     		str	r4, [sp, #28]
 868:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 2746              		.loc 1 868 3 is_stmt 1 view .LVU933
 2747              		.loc 1 868 24 is_stmt 0 view .LVU934
 2748 01a0 0A94     		str	r4, [sp, #40]
 869:Core/Src/main.c ****   LL_GPIO_Init(MPU6050_INT_GPIO_Port, &GPIO_InitStruct);
 2749              		.loc 1 869 3 is_stmt 1 view .LVU935
 2750 01a2 06A9     		add	r1, sp, #24
 2751 01a4 3846     		mov	r0, r7
 2752 01a6 FFF7FEFF 		bl	LL_GPIO_Init
 2753              	.LVL174:
 870:Core/Src/main.c **** 
 871:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 872:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 873:Core/Src/main.c **** }
 2754              		.loc 1 873 1 is_stmt 0 view .LVU936
 2755 01aa 0DB0     		add	sp, sp, #52
 2756              		.cfi_def_cfa_offset 36
 2757              		@ sp needed
 2758 01ac BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2759              	.L30:
ARM GAS  C:\Temp\cciy28VF.s 			page 380


 2760              		.align	2
 2761              	.L29:
 2762 01b0 00100240 		.word	1073876992
 2763 01b4 00040048 		.word	1207960576
 2764 01b8 00080048 		.word	1207961600
 2765 01bc 00100048 		.word	1207963648
 2766 01c0 000C0048 		.word	1207962624
 2767              		.cfi_endproc
 2768              	.LFE918:
 2770              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 2771              		.align	1
 2772              		.global	HAL_TIM_PeriodElapsedCallback
 2773              		.syntax unified
 2774              		.thumb
 2775              		.thumb_func
 2777              	HAL_TIM_PeriodElapsedCallback:
 2778              	.LVL175:
 2779              	.LFB919:
 874:Core/Src/main.c **** 
 875:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 876:Core/Src/main.c **** 
 877:Core/Src/main.c **** /* USER CODE END 4 */
 878:Core/Src/main.c **** 
 879:Core/Src/main.c **** /**
 880:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 881:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 882:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 883:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 884:Core/Src/main.c ****   * @param  htim : TIM handle
 885:Core/Src/main.c ****   * @retval None
 886:Core/Src/main.c ****   */
 887:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 888:Core/Src/main.c **** {
 2780              		.loc 1 888 1 is_stmt 1 view -0
 2781              		.cfi_startproc
 2782              		@ args = 0, pretend = 0, frame = 0
 2783              		@ frame_needed = 0, uses_anonymous_args = 0
 2784              		.loc 1 888 1 is_stmt 0 view .LVU938
 2785 0000 08B5     		push	{r3, lr}
 2786              		.cfi_def_cfa_offset 8
 2787              		.cfi_offset 3, -8
 2788              		.cfi_offset 14, -4
 889:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 890:Core/Src/main.c **** 
 891:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 892:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 2789              		.loc 1 892 3 is_stmt 1 view .LVU939
 2790              		.loc 1 892 11 is_stmt 0 view .LVU940
 2791 0002 0268     		ldr	r2, [r0]
 2792              		.loc 1 892 6 view .LVU941
 2793 0004 034B     		ldr	r3, .L35
 2794 0006 9A42     		cmp	r2, r3
 2795 0008 00D0     		beq	.L34
 2796              	.LVL176:
 2797              	.L31:
 893:Core/Src/main.c ****     HAL_IncTick();
 894:Core/Src/main.c ****   }
ARM GAS  C:\Temp\cciy28VF.s 			page 381


 895:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 896:Core/Src/main.c **** 
 897:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 898:Core/Src/main.c **** }
 2798              		.loc 1 898 1 view .LVU942
 2799 000a 08BD     		pop	{r3, pc}
 2800              	.LVL177:
 2801              	.L34:
 893:Core/Src/main.c ****     HAL_IncTick();
 2802              		.loc 1 893 5 is_stmt 1 view .LVU943
 2803 000c FFF7FEFF 		bl	HAL_IncTick
 2804              	.LVL178:
 2805              		.loc 1 898 1 is_stmt 0 view .LVU944
 2806 0010 FBE7     		b	.L31
 2807              	.L36:
 2808 0012 00BF     		.align	2
 2809              	.L35:
 2810 0014 002C0140 		.word	1073818624
 2811              		.cfi_endproc
 2812              	.LFE919:
 2814              		.section	.text.Error_Handler,"ax",%progbits
 2815              		.align	1
 2816              		.global	Error_Handler
 2817              		.syntax unified
 2818              		.thumb
 2819              		.thumb_func
 2821              	Error_Handler:
 2822              	.LFB920:
 899:Core/Src/main.c **** 
 900:Core/Src/main.c **** /**
 901:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 902:Core/Src/main.c ****   * @retval None
 903:Core/Src/main.c ****   */
 904:Core/Src/main.c **** void Error_Handler(void)
 905:Core/Src/main.c **** {
 2823              		.loc 1 905 1 is_stmt 1 view -0
 2824              		.cfi_startproc
 2825              		@ Volatile: function does not return.
 2826              		@ args = 0, pretend = 0, frame = 0
 2827              		@ frame_needed = 0, uses_anonymous_args = 0
 2828              		@ link register save eliminated.
 906:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 907:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 908:Core/Src/main.c ****   __disable_irq();
 2829              		.loc 1 908 3 view .LVU946
 2830              	.LBB546:
 2831              	.LBI546:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2832              		.loc 7 207 27 view .LVU947
 2833              	.LBB547:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2834              		.loc 7 209 3 view .LVU948
 2835              		.syntax unified
 2836              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2837 0000 72B6     		cpsid i
 2838              	@ 0 "" 2
 2839              		.thumb
ARM GAS  C:\Temp\cciy28VF.s 			page 382


 2840              		.syntax unified
 2841              	.L38:
 2842              	.LBE547:
 2843              	.LBE546:
 909:Core/Src/main.c ****   while (1)
 2844              		.loc 1 909 3 discriminator 1 view .LVU949
 910:Core/Src/main.c ****   {
 911:Core/Src/main.c ****   }
 2845              		.loc 1 911 3 discriminator 1 view .LVU950
 909:Core/Src/main.c ****   while (1)
 2846              		.loc 1 909 9 discriminator 1 view .LVU951
 2847 0002 FEE7     		b	.L38
 2848              		.cfi_endproc
 2849              	.LFE920:
 2851              		.section	.text.SystemClock_Config,"ax",%progbits
 2852              		.align	1
 2853              		.global	SystemClock_Config
 2854              		.syntax unified
 2855              		.thumb
 2856              		.thumb_func
 2858              	SystemClock_Config:
 2859              	.LFB910:
 130:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 2860              		.loc 1 130 1 view -0
 2861              		.cfi_startproc
 2862              		@ args = 0, pretend = 0, frame = 0
 2863              		@ frame_needed = 0, uses_anonymous_args = 0
 2864 0000 08B5     		push	{r3, lr}
 2865              		.cfi_def_cfa_offset 8
 2866              		.cfi_offset 3, -8
 2867              		.cfi_offset 14, -4
 131:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 2868              		.loc 1 131 3 view .LVU953
 2869              	.LVL179:
 2870              	.LBB548:
 2871              	.LBI548:
 2872              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @file    stm32l4xx_ll_system.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @attention
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * Copyright (c) 2017 STMicroelectronics.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * All rights reserved.
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * in the root directory of this software component.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   @verbatim
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ==============================================================================
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                      ##### How to use this driver #####
ARM GAS  C:\Temp\cciy28VF.s 			page 383


  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ==============================================================================
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****     [..]
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****     used by user:
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Access to DBGCMU registers
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Access to SYSCFG registers
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****       (+) Access to VREFBUF registers
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   @endverbatim
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   ******************************************************************************
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #ifndef STM32L4xx_LL_SYSTEM_H
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define STM32L4xx_LL_SYSTEM_H
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #ifdef __cplusplus
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** extern "C" {
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #include "stm32l4xx.h"
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @addtogroup STM32L4xx_LL_Driver
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****  * @brief Power-down in Run mode Flash key
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****  */
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define FLASH_PDKEY1                  0x04152637U /*!< Flash power down key1 */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define FLASH_PDKEY2                  0xFAFBFCFDU /*!< Flash power down key2: used with FLASH_PDKEY
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                        to unlock the RUN_PD bit in FLASH_ACR */
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
ARM GAS  C:\Temp\cciy28VF.s 			page 384


  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** * @{
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** */
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(FMC_Bank1_R)
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* FMC_Bank1_R */
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI            (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) /*
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                       and Flash Bank2 mapped at 0x0
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_MEMRMP_FB_MODE     /*!< Flash Bank2 mapped at 0x0
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                       and Flash Bank1 mapped at 0x0
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB8_FMP)
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB8_FMP */
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB9_FMP)
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB9_FMP */
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C2)
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C2 */
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C4)
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C4    SYSCFG_CFGR1_I2C4_FMP     /*!< Enable Fast Mode Plus on 
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C4 */
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 385


 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U                        /*!< EXTI PORT A              
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U                        /*!< EXTI PORT B              
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U                        /*!< EXTI PORT C              
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U                        /*!< EXTI PORT D              
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U                        /*!< EXTI PORT E              
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(GPIOF)
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               5U                        /*!< EXTI PORT F              
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* GPIOF */
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(GPIOG)
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               6U                        /*!< EXTI PORT G              
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* GPIOG */
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               7U                        /*!< EXTI PORT H              
 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(GPIOI)
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTI               8U                        /*!< EXTI PORT I              
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* GPIOI */
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16U | 0U)  /* !< EXTI_POSITION_0  
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16U | 0U)  /* !< EXTI_POSITION_4  
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16U | 0U)  /* !< EXTI_POSITION_8  
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16U | 0U)  /* !< EXTI_POSITION_12 
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16U | 1U)  /* !< EXTI_POSITION_0  
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16U | 1U)  /* !< EXTI_POSITION_4  
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16U | 1U)  /* !< EXTI_POSITION_8  
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16U | 1U)  /* !< EXTI_POSITION_12 
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16U | 2U)  /* !< EXTI_POSITION_0  
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16U | 2U)  /* !< EXTI_POSITION_4  
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16U | 2U)  /* !< EXTI_POSITION_8  
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16U | 2U)  /* !< EXTI_POSITION_12 
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16U | 3U)  /* !< EXTI_POSITION_0  
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16U | 3U)  /* !< EXTI_POSITION_4  
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16U | 3U)  /* !< EXTI_POSITION_8  
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16U | 3U)  /* !< EXTI_POSITION_12 
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC             SYSCFG_CFGR2_ECCL  /*!< Enables and locks the ECC error 
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVDL  /*!< Enables and locks the PVD connec
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with TIM1/8/15/16/17 Break Input
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    and also the PVDE and PLS bits o
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM2_PARITY    SYSCFG_CFGR2_SPL   /*!< Enables and locks the SRAM2_PARI
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_CLL   /*!< Enables and locks the LOCKUP out
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****                                                                    with Break Input of TIM1/15/16/1
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 386


 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRP
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE0           SYSCFG_SWPR_PAGE0  /*!< SRAM2 Write protection page 0  *
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE1           SYSCFG_SWPR_PAGE1  /*!< SRAM2 Write protection page 1  *
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE2           SYSCFG_SWPR_PAGE2  /*!< SRAM2 Write protection page 2  *
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE3           SYSCFG_SWPR_PAGE3  /*!< SRAM2 Write protection page 3  *
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE4           SYSCFG_SWPR_PAGE4  /*!< SRAM2 Write protection page 4  *
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE5           SYSCFG_SWPR_PAGE5  /*!< SRAM2 Write protection page 5  *
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE6           SYSCFG_SWPR_PAGE6  /*!< SRAM2 Write protection page 6  *
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE7           SYSCFG_SWPR_PAGE7  /*!< SRAM2 Write protection page 7  *
 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE8           SYSCFG_SWPR_PAGE8  /*!< SRAM2 Write protection page 8  *
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE9           SYSCFG_SWPR_PAGE9  /*!< SRAM2 Write protection page 9  *
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE10          SYSCFG_SWPR_PAGE10 /*!< SRAM2 Write protection page 10 *
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE11          SYSCFG_SWPR_PAGE11 /*!< SRAM2 Write protection page 11 *
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE12          SYSCFG_SWPR_PAGE12 /*!< SRAM2 Write protection page 12 *
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE13          SYSCFG_SWPR_PAGE13 /*!< SRAM2 Write protection page 13 *
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE14          SYSCFG_SWPR_PAGE14 /*!< SRAM2 Write protection page 14 *
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE15          SYSCFG_SWPR_PAGE15 /*!< SRAM2 Write protection page 15 *
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_SWPR_PAGE31)
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE16          SYSCFG_SWPR_PAGE16 /*!< SRAM2 Write protection page 16 *
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE17          SYSCFG_SWPR_PAGE17 /*!< SRAM2 Write protection page 17 *
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE18          SYSCFG_SWPR_PAGE18 /*!< SRAM2 Write protection page 18 *
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE19          SYSCFG_SWPR_PAGE19 /*!< SRAM2 Write protection page 19 *
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE20          SYSCFG_SWPR_PAGE20 /*!< SRAM2 Write protection page 20 *
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE21          SYSCFG_SWPR_PAGE21 /*!< SRAM2 Write protection page 21 *
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE22          SYSCFG_SWPR_PAGE22 /*!< SRAM2 Write protection page 22 *
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE23          SYSCFG_SWPR_PAGE23 /*!< SRAM2 Write protection page 23 *
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE24          SYSCFG_SWPR_PAGE24 /*!< SRAM2 Write protection page 24 *
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE25          SYSCFG_SWPR_PAGE25 /*!< SRAM2 Write protection page 25 *
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE26          SYSCFG_SWPR_PAGE26 /*!< SRAM2 Write protection page 26 *
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE27          SYSCFG_SWPR_PAGE27 /*!< SRAM2 Write protection page 27 *
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE28          SYSCFG_SWPR_PAGE28 /*!< SRAM2 Write protection page 28 *
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE29          SYSCFG_SWPR_PAGE29 /*!< SRAM2 Write protection page 29 *
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE30          SYSCFG_SWPR_PAGE30 /*!< SRAM2 Write protection page 30 *
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE31          SYSCFG_SWPR_PAGE31 /*!< SRAM2 Write protection page 31 *
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_SWPR_PAGE31 */
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE63)
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE32          SYSCFG_SWPR2_PAGE32 /*!< SRAM2 Write protection page 32 
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE33          SYSCFG_SWPR2_PAGE33 /*!< SRAM2 Write protection page 33 
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE34          SYSCFG_SWPR2_PAGE34 /*!< SRAM2 Write protection page 34 
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE35          SYSCFG_SWPR2_PAGE35 /*!< SRAM2 Write protection page 35 
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE36          SYSCFG_SWPR2_PAGE36 /*!< SRAM2 Write protection page 36 
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE37          SYSCFG_SWPR2_PAGE37 /*!< SRAM2 Write protection page 37 
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE38          SYSCFG_SWPR2_PAGE38 /*!< SRAM2 Write protection page 38 
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE39          SYSCFG_SWPR2_PAGE39 /*!< SRAM2 Write protection page 39 
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE40          SYSCFG_SWPR2_PAGE40 /*!< SRAM2 Write protection page 40 
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE41          SYSCFG_SWPR2_PAGE41 /*!< SRAM2 Write protection page 41 
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE42          SYSCFG_SWPR2_PAGE42 /*!< SRAM2 Write protection page 42 
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE43          SYSCFG_SWPR2_PAGE43 /*!< SRAM2 Write protection page 43 
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE44          SYSCFG_SWPR2_PAGE44 /*!< SRAM2 Write protection page 44 
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE45          SYSCFG_SWPR2_PAGE45 /*!< SRAM2 Write protection page 45 
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE46          SYSCFG_SWPR2_PAGE46 /*!< SRAM2 Write protection page 46 
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE47          SYSCFG_SWPR2_PAGE47 /*!< SRAM2 Write protection page 47 
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE48          SYSCFG_SWPR2_PAGE48 /*!< SRAM2 Write protection page 48 
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE49          SYSCFG_SWPR2_PAGE49 /*!< SRAM2 Write protection page 49 
ARM GAS  C:\Temp\cciy28VF.s 			page 387


 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE50          SYSCFG_SWPR2_PAGE50 /*!< SRAM2 Write protection page 50 
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE51          SYSCFG_SWPR2_PAGE51 /*!< SRAM2 Write protection page 51 
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE52          SYSCFG_SWPR2_PAGE52 /*!< SRAM2 Write protection page 52 
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE53          SYSCFG_SWPR2_PAGE53 /*!< SRAM2 Write protection page 53 
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE54          SYSCFG_SWPR2_PAGE54 /*!< SRAM2 Write protection page 54 
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE55          SYSCFG_SWPR2_PAGE55 /*!< SRAM2 Write protection page 55 
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE56          SYSCFG_SWPR2_PAGE56 /*!< SRAM2 Write protection page 56 
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE57          SYSCFG_SWPR2_PAGE57 /*!< SRAM2 Write protection page 57 
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE58          SYSCFG_SWPR2_PAGE58 /*!< SRAM2 Write protection page 58 
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE59          SYSCFG_SWPR2_PAGE59 /*!< SRAM2 Write protection page 59 
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE60          SYSCFG_SWPR2_PAGE60 /*!< SRAM2 Write protection page 60 
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE61          SYSCFG_SWPR2_PAGE61 /*!< SRAM2 Write protection page 61 
 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE62          SYSCFG_SWPR2_PAGE62 /*!< SRAM2 Write protection page 62 
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE63          SYSCFG_SWPR2_PAGE63 /*!< SRAM2 Write protection page 63 
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_SWPR2_PAGE63 */
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM3)
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1FZR1_DBG_TIM3_STOP   /*!< The counter clock o
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM3 */
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM4)
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1FZR1_DBG_TIM4_STOP   /*!< The counter clock o
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM4 */
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM5)
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1FZR1_DBG_TIM5_STOP   /*!< The counter clock o
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM5 */
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1FZR1_DBG_TIM6_STOP   /*!< The counter clock o
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM7)
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1FZR1_DBG_TIM7_STOP   /*!< The counter clock o
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM7 */
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C2)
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1FZR1_DBG_I2C2_STOP   /*!< The I2C2 SMBus time
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C2 */
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN_STOP       DBGMCU_APB1FZR1_DBG_CAN_STOP    /*!< The bxCAN receive r
ARM GAS  C:\Temp\cciy28VF.s 			page 388


 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(CAN2)
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN2_STOP      DBGMCU_APB1FZR1_DBG_CAN2_STOP   /*!< The bxCAN2 receive 
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* CAN2 */
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(I2C4)
 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_I2C4_STOP      DBGMCU_APB1FZR2_DBG_I2C4_STOP   /*!< The I2C4 SMBus time
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* I2C4 */
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP    DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock o
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZ_DBG_TIM1_STOP     /*!< The counter clock o
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM8)
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2FZ_DBG_TIM8_STOP     /*!< The counter clock o
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM8 */
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2FZ_DBG_TIM15_STOP    /*!< The counter clock o
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZ_DBG_TIM16_STOP    /*!< The counter clock o
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(TIM17)
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZ_DBG_TIM17_STOP    /*!< The counter clock o
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* TIM17 */
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(VREFBUF)
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (V
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS        /*!< Voltage reference scale 1 (V
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* VREFBUF */
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY_5WS)
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
ARM GAS  C:\Temp\cciy28VF.s 			page 389


 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS  /*!< FLASH ten wait states */
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS  /*!< FLASH eleven wait states */
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS  /*!< FLASH twelve wait states */
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS  /*!< FLASH thirteen wait states 
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS  /*!< FLASH fourteen wait states 
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS  /*!< FLASH fifteen wait states *
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
ARM GAS  C:\Temp\cciy28VF.s 			page 390


 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_SetFlashBankMode
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE, Bank);
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_GetFlashBankMode
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE));
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Firewall protection enabled
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FWDIS         LL_SYSCFG_EnableFirewall
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFirewall(void)
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FWDIS);
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Firewall protection is enabled or not
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FWDIS         LL_SYSCFG_IsEnabledFirewall
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledFirewall(void)
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return !(READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FWDIS) == SYSCFG_CFGR1_FWDIS);
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
ARM GAS  C:\Temp\cciy28VF.s 			page 391


 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         usage with ADC.
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         usage with ADC.
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 392


 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 393


 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
ARM GAS  C:\Temp\cciy28VF.s 			page 394


 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0));
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1));
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2));
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 395


 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3));
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4));
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5));
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTI (*)
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
ARM GAS  C:\Temp\cciy28VF.s 			page 396


 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTI (*)
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U)) >> POSITION_VAL(Line >> 1
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 397


 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register as described in
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *       the Reference Manual.
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   /* Starts a hardware SRAM2 erase operation*/
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY));
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set connections to TIM1/8/15/16/17 Break inputs
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get connections to TIM1/8/15/16/17 Break inputs
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
ARM GAS  C:\Temp\cciy28VF.s 			page 398


 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF));
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 0 to 31
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SWPR  PxWP         LL_SYSCFG_EnableSRAM2PageWRP_0_31
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15
 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16 (*)
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17 (*)
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18 (*)
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19 (*)
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20 (*)
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21 (*)
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22 (*)
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23 (*)
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24 (*)
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25 (*)
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26 (*)
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27 (*)
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28 (*)
ARM GAS  C:\Temp\cciy28VF.s 			page 399


 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29 (*)
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30 (*)
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31 (*)
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /* Legacy define */
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #define LL_SYSCFG_EnableSRAM2PageWRP    LL_SYSCFG_EnableSRAM2PageWRP_0_31
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP)
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->SWPR, SRAM2WRP);
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE63)
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 32 to 63
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SWPR2 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_32_63
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32 (*)
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33 (*)
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34 (*)
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35 (*)
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36 (*)
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37 (*)
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38 (*)
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39 (*)
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40 (*)
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41 (*)
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42 (*)
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43 (*)
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44 (*)
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45 (*)
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46 (*)
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47 (*)
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48 (*)
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49 (*)
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50 (*)
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51 (*)
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52 (*)
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53 (*)
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54 (*)
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55 (*)
 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56 (*)
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57 (*)
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58 (*)
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59 (*)
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60 (*)
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61 (*)
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62 (*)
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63 (*)
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP)
ARM GAS  C:\Temp\cciy28VF.s 			page 400


 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(SYSCFG->SWPR2, SRAM2WRP);
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* SYSCFG_SWPR2_PAGE63 */
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00);
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCA);
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53);
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Return the device identifier
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF (ex: device ID is 0x6415)
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Return the device revision identifier
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @note This field indicates the revision of the device.
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 401


1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
ARM GAS  C:\Temp\cciy28VF.s 			page 402


1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set Trace pin assignment control
1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
ARM GAS  C:\Temp\cciy28VF.s 			page 403


1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group2 peripherals)
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP (*)
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN_STOP
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group2 peripherals)
1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
ARM GAS  C:\Temp\cciy28VF.s 			page 404


1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*)
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP (*)
1254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
1265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #if defined(VREFBUF)
1268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
1270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable Internal voltage reference
1274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
ARM GAS  C:\Temp\cciy28VF.s 			page 405


1275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable Internal voltage reference
1284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set the Voltage reference scale
1314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get the Voltage reference scale
1327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 406


1332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
1339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval State of bit (1 or 0).
1341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR));
1345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Between 0 and 0x3F
1351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @}
1370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** #endif /* VREFBUF */
1372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @{
1375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Set FLASH Latency
1379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5 (*)
1387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6 (*)
1388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7 (*)
ARM GAS  C:\Temp\cciy28VF.s 			page 407


1389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8 (*)
1390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9 (*)
1391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10 (*)
1392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11 (*)
1393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12 (*)
1394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13 (*)
1395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14 (*)
1396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15 (*)
1397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
1398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval None
1400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
 2873              		.loc 9 1401 22 view .LVU954
 2874              	.LBB549:
1402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 2875              		.loc 9 1403 3 view .LVU955
 2876 0002 344A     		ldr	r2, .L54
 2877 0004 1368     		ldr	r3, [r2]
 2878 0006 23F00703 		bic	r3, r3, #7
 2879 000a 43F00403 		orr	r3, r3, #4
 2880 000e 1360     		str	r3, [r2]
 2881              	.LVL180:
 2882              	.L40:
 2883              		.loc 9 1403 3 is_stmt 0 view .LVU956
 2884              	.LBE549:
 2885              	.LBE548:
 134:Core/Src/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 2886              		.loc 1 134 3 is_stmt 1 discriminator 1 view .LVU957
 132:Core/Src/main.c ****   {
 2887              		.loc 1 132 30 discriminator 1 view .LVU958
 2888              	.LBB550:
 2889              	.LBI550:
1404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** }
1405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** 
1406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** /**
1407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @brief  Get FLASH Latency
1408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5 (*)
1416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6 (*)
1417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7 (*)
1418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8 (*)
1419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9 (*)
1420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10 (*)
1421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11 (*)
1422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12 (*)
1423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13 (*)
1424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14 (*)
1425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15 (*)
1426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *
ARM GAS  C:\Temp\cciy28VF.s 			page 408


1427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   *         (*) value not defined in all devices.
1428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   */
1429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
 2890              		.loc 9 1429 26 discriminator 1 view .LVU959
 2891              	.LBB551:
1430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h **** {
1431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 2892              		.loc 9 1431 3 discriminator 1 view .LVU960
 2893              		.loc 9 1431 21 is_stmt 0 discriminator 1 view .LVU961
 2894 0010 304B     		ldr	r3, .L54
 2895 0012 1B68     		ldr	r3, [r3]
 2896              		.loc 9 1431 10 discriminator 1 view .LVU962
 2897 0014 03F00703 		and	r3, r3, #7
 2898              	.LBE551:
 2899              	.LBE550:
 132:Core/Src/main.c ****   {
 2900              		.loc 1 132 30 discriminator 1 view .LVU963
 2901 0018 042B     		cmp	r3, #4
 2902 001a F9D1     		bne	.L40
 135:Core/Src/main.c ****   while (LL_PWR_IsActiveFlag_VOS() != 0)
 2903              		.loc 1 135 3 is_stmt 1 view .LVU964
 2904              	.LVL181:
 2905              	.LBB552:
 2906              	.LBI552:
 2907              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h"
   1:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
   2:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @file    stm32l4xx_ll_pwr.h
   4:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
   9:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * All rights reserved.
  11:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
  12:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * in the root directory of this software component.
  14:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
  16:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   ******************************************************************************
  17:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  18:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  19:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #ifndef STM32L4xx_LL_PWR_H
  21:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define STM32L4xx_LL_PWR_H
  22:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  23:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #ifdef __cplusplus
  24:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** extern "C" {
  25:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
  26:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  27:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #include "stm32l4xx.h"
  29:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  30:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @addtogroup STM32L4xx_LL_Driver
  31:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  32:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 409


  33:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  34:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR)
  35:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  36:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  37:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  38:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  39:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  40:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  43:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  45:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  46:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  47:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  48:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  49:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  50:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  51:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  52:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  53:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  54:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  55:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  56:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  57:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CSBF                    PWR_SCR_CSBF
  58:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
  59:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
  60:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
  61:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
  62:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
  63:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
  64:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
  65:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
  66:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  67:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  68:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  69:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  70:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  71:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  72:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
  73:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR1_EXT_SMPS_RDY)
  74:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_EXT_SMPS_RDY            PWR_SR1_EXT_SMPS_RDY
  75:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR1_EXT_SMPS_RDY */
  76:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_SBF                     PWR_SR1_SBF
  77:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
  78:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
  79:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
  80:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
  81:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
  82:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO4)
  83:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO4                   PWR_SR2_PVMO4
  84:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO4 */
  85:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO3)
  86:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO3                   PWR_SR2_PVMO3
  87:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO3 */
  88:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO2)
  89:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO2                   PWR_SR2_PVMO2
ARM GAS  C:\Temp\cciy28VF.s 			page 410


  90:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO2 */
  91:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO1)
  92:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO1                   PWR_SR2_PVMO1
  93:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO1 */
  94:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
  95:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
  96:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
  97:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
  98:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
  99:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
 103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0)
 106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR1_VOS_1)
 107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
 112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP0                  (PWR_CR1_LPMS_STOP0)
 115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_STOP1)
 116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP2                  (PWR_CR1_LPMS_STOP2)
 117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_STANDBY)
 118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_SHUTDOWN)
 119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVM_VDDUSB_1 Peripheral voltage monitoring
 124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDUSB_1_2V             (PWR_CR2_PVME1)     /* Monitoring VDDUSB vs. 1.2V */
 128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME2)
 130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDIO2_0_9V             (PWR_CR2_PVME2)     /* Monitoring VDDIO2 vs. 0.9V */
 131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME3)
 133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_1_62V              (PWR_CR2_PVME3)     /* Monitoring VDDA vs. 1.62V  */
 134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME4)
 136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_2_2V               (PWR_CR2_PVME4)     /* Monitoring VDDA vs. 2.2V   */
 137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
 143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR2_PLS_LEV0)  /* VPVD0 around 2.0 V */
 146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR2_PLS_LEV1)  /* VPVD1 around 2.2 V */
ARM GAS  C:\Temp\cciy28VF.s 			page 411


 147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR2_PLS_LEV2)  /* VPVD2 around 2.4 V */
 148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR2_PLS_LEV3)  /* VPVD3 around 2.5 V */
 149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR2_PLS_LEV4)  /* VPVD4 around 2.6 V */
 150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR2_PLS_LEV5)  /* VPVD5 around 2.8 V */
 151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR2_PLS_LEV6)  /* VPVD6 around 2.9 V */
 152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR2_PLS_LEV7)  /* External input analog voltage   (
 153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP WAKEUP
 158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
 161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
 162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
 163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
 164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
 165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
 170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARG_RESISTOR_5K      (0x00000000U)
 173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARGRESISTOR_1_5K     (PWR_CR4_VBRS)
 174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_SRAM2_CONTENT_RETENTION SRAM2 CONTENT RETENTION
 179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_NO_SRAM2_RETENTION        (0x00000000U)
 182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR3_RRS_1)
 183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_FULL_SRAM2_RETENTION      PWR_CR3_RRS_0
 184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_4KBYTES_SRAM2_RETENTION   PWR_CR3_RRS_1
 185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #else
 186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_FULL_SRAM2_RETENTION      PWR_CR3_RRS
 187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR3_RRS_1 */
 188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO GPIO
 193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
 196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
 197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
 198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
 199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
 200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOF)
 201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_F                      ((uint32_t)(&(PWR->PUCRF)))
 202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOG)
ARM GAS  C:\Temp\cciy28VF.s 			page 412


 204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_G                      ((uint32_t)(&(PWR->PUCRG)))
 205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOH)
 207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_H                      ((uint32_t)(&(PWR->PUCRH)))
 208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOI)
 210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_I                      ((uint32_t)(&(PWR->PUCRI)))
 211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
 217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  (0x00000001U)
 220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  (0x00000002U)
 221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  (0x00000004U)
 222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  (0x00000008U)
 223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  (0x00000010U)
 224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  (0x00000020U)
 225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  (0x00000040U)
 226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  (0x00000080U)
 227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  (0x00000100U)
 228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  (0x00000200U)
 229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 (0x00000400U)
 230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 (0x00000800U)
 231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 (0x00001000U)
 232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 (0x00002000U)
 233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 (0x00004000U)
 234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 (0x00008000U)
 235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
 249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
ARM GAS  C:\Temp\cciy28VF.s 			page 413


 261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Register value
 264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnableLowPowerRunMode
 287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_DisableLowPowerRunMode
 297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch from run main mode to run low-power mode.
 306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
 307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   LL_PWR_EnableLowPowerRunMode();
 312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch from run main mode to low-power mode.
 316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
 317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
ARM GAS  C:\Temp\cciy28VF.s 			page 414


 318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   LL_PWR_DisableLowPowerRunMode();
 322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
 327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_LPR) == (PWR_CR1_LPR)) ? 1UL : 0UL);
 332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note   This configuration may be completed with LL_PWR_EnableRange1BoostMode() on STM32L4Rx/ST
 337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
 338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 2908              		.loc 10 343 22 view .LVU965
 2909              	.LBB553:
 344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 2910              		.loc 10 345 3 view .LVU966
 2911 001c 2E4A     		ldr	r2, .L54+4
 2912 001e 1368     		ldr	r3, [r2]
 2913 0020 23F4C063 		bic	r3, r3, #1536
 2914 0024 43F40073 		orr	r3, r3, #512
 2915 0028 1360     		str	r3, [r2]
 346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 2916              		.loc 10 346 1 is_stmt 0 view .LVU967
 2917 002a 00E0     		b	.L42
 2918              	.LVL182:
 2919              	.L41:
 2920              		.loc 10 346 1 view .LVU968
 2921              	.LBE553:
 2922              	.LBE552:
 136:Core/Src/main.c ****   {
 2923              		.loc 1 136 36 view .LVU969
 2924 002c 33B1     		cbz	r3, .L50
 2925              	.L42:
 138:Core/Src/main.c ****   LL_RCC_HSE_Enable();
 2926              		.loc 1 138 3 is_stmt 1 discriminator 1 view .LVU970
 136:Core/Src/main.c ****   {
 2927              		.loc 1 136 36 discriminator 1 view .LVU971
 2928              	.LBB554:
 2929              	.LBI554:
 347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get the main internal regulator output voltage
ARM GAS  C:\Temp\cciy28VF.s 			page 415


 350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_GetRegulVoltageScaling
 351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR5_R1MODE)
 361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable main regulator voltage range 1 boost mode
 363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
 364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
 367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable main regulator voltage range 1 boost mode
 373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
 374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
 377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if the main regulator voltage range 1 boost mode is enabled
 383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_IsEnabledRange1BoostMode
 384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Inverted state of bit (0 or 1).
 385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledRange1BoostMode(void)
 387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == 0x0U) ? 1UL : 0UL);
 389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR5_R1MODE */
 391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable access to the backup domain
 394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
 395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
 398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_DBP);
 400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable access to the backup domain
 404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_DisableBkUpAccess
 405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 416


 407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
 408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if the backup domain is enabled
 414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
 415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
 418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set Low-Power mode
 424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_SetPowerMode
 425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  LowPowerMode This parameter can be one of the following values:
 426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP2
 429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
 434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Low-Power mode
 440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_GetPowerMode
 441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP2
 445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
 449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS));
 451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR1_RRSTP)
 454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable SRAM3 content retention in Stop mode
 456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          RRSTP           LL_PWR_EnableSRAM3Retention
 457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableSRAM3Retention(void)
 460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
ARM GAS  C:\Temp\cciy28VF.s 			page 417


 464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable SRAM3 content retention in Stop mode
 466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          RRSTP           LL_PWR_DisableSRAM3Retention
 467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableSRAM3Retention(void)
 470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if SRAM3 content retention in Stop mode is enabled
 476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          RRSTP           LL_PWR_IsEnabledSRAM3Retention
 477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAM3Retention(void)
 480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_RRSTP) == (PWR_CR1_RRSTP)) ? 1UL : 0UL);
 482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR1_RRSTP */
 484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR3_DSIPDEN)
 486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable pull-down activation on DSI pins
 488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN           LL_PWR_EnableDSIPinsPDActivation
 489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableDSIPinsPDActivation(void)
 492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable pull-down activation on DSI pins
 498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN           LL_PWR_DisableDSIPinsPDActivation
 499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableDSIPinsPDActivation(void)
 502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if pull-down activation on DSI pins is enabled
 508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN           LL_PWR_IsEnabledDSIPinsPDActivation
 509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledDSIPinsPDActivation(void)
 512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_DSIPDEN) == (PWR_CR3_DSIPDEN)) ? 1UL : 0UL);
 514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR3_DSIPDEN */
 516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_USV)
 518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable VDDUSB supply
 520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_EnableVddUSB
ARM GAS  C:\Temp\cciy28VF.s 			page 418


 521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddUSB(void)
 524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable VDDUSB supply
 530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
 531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddUSB(void)
 534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if VDDUSB supply is enabled
 540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
 541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
 544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV)) ? 1UL : 0UL);
 546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_IOSV)
 550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable VDDIO2 supply
 552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_EnableVddIO2
 553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddIO2(void)
 556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable VDDIO2 supply
 562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_DisableVddIO2
 563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddIO2(void)
 566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if VDDIO2 supply is enabled
 572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_IsEnabledVddIO2
 573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddIO2(void)
 576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PWR_CR2_IOSV) == (PWR_CR2_IOSV)) ? 1UL : 0UL);
ARM GAS  C:\Temp\cciy28VF.s 			page 419


 578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable the Power Voltage Monitoring on a peripheral
 583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_EnablePVM\n
 584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_EnablePVM\n
 585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_EnablePVM\n
 586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_EnablePVM
 587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*)
 589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDIO2_0_9V (*)
 590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_1_62V
 591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_2_2V
 592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
 593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage)
 597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PeriphVoltage);
 599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable the Power Voltage Monitoring on a peripheral
 603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_DisablePVM\n
 604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_DisablePVM\n
 605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_DisablePVM\n
 606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_DisablePVM
 607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*)
 609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDIO2_0_9V (*)
 610:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_1_62V
 611:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_2_2V
 612:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
 613:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 614:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 615:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 616:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage)
 617:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 618:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PeriphVoltage);
 619:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 620:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 621:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 622:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if Power Voltage Monitoring is enabled on a peripheral
 623:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_IsEnabledPVM\n
 624:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_IsEnabledPVM\n
 625:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_IsEnabledPVM\n
 626:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_IsEnabledPVM
 627:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 628:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*)
 629:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDIO2_0_9V (*)
 630:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_1_62V
 631:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_2_2V
 632:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
 633:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 634:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
ARM GAS  C:\Temp\cciy28VF.s 			page 420


 635:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 636:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage)
 637:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 638:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PeriphVoltage) == (PeriphVoltage)) ? 1UL : 0UL);
 639:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 640:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 641:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 642:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Configure the voltage threshold detected by the Power Voltage Detector
 643:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_SetPVDLevel
 644:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  PVDLevel This parameter can be one of the following values:
 645:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 646:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 647:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 648:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 649:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 650:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 651:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 652:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 653:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 654:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 655:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
 656:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 657:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel);
 658:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 659:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 660:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 661:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get the voltage threshold detection
 662:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_GetPVDLevel
 663:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 664:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 665:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 666:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 667:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 668:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 669:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 670:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 671:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 672:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 673:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
 674:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 675:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PLS));
 676:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 677:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 678:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 679:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable Power Voltage Detector
 680:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_EnablePVD
 681:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 682:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 683:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVD(void)
 684:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 685:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 686:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 687:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 688:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 689:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable Power Voltage Detector
 690:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_DisablePVD
 691:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
ARM GAS  C:\Temp\cciy28VF.s 			page 421


 692:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 693:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVD(void)
 694:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 695:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
 696:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 697:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 698:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 699:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if Power Voltage Detector is enabled
 700:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_IsEnabledPVD
 701:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 702:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 703:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
 704:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 705:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PWR_CR2_PVDE) == (PWR_CR2_PVDE)) ? 1UL : 0UL);
 706:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 707:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 708:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 709:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable Internal Wake-up line
 710:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
 711:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 712:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 713:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableInternWU(void)
 714:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 715:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 716:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 717:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 718:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 719:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable Internal Wake-up line
 720:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_DisableInternWU
 721:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 722:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 723:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableInternWU(void)
 724:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 725:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 726:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 727:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 728:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 729:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if Internal Wake-up line is enabled
 730:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_IsEnabledInternWU
 731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 732:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void)
 734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 735:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_EIWF) == (PWR_CR3_EIWF)) ? 1UL : 0UL);
 736:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 737:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 738:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 739:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable pull-up and pull-down configuration
 740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          APC           LL_PWR_EnablePUPDCfg
 741:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 743:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePUPDCfg(void)
 744:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 745:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_APC);
 746:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 747:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 748:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
ARM GAS  C:\Temp\cciy28VF.s 			page 422


 749:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable pull-up and pull-down configuration
 750:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          APC           LL_PWR_DisablePUPDCfg
 751:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 753:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePUPDCfg(void)
 754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 755:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 757:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 758:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 759:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if pull-up and pull-down configuration is enabled
 760:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          APC           LL_PWR_IsEnabledPUPDCfg
 761:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 762:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 763:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void)
 764:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 765:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_APC) == (PWR_CR3_APC)) ? 1UL : 0UL);
 766:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 767:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 768:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR3_DSIPDEN)
 769:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 770:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable pull-down activation on DSI pins
 771:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN       LL_PWR_EnableDSIPullDown
 772:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 773:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableDSIPullDown(void)
 775:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 777:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 778:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 779:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 780:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable pull-down activation on DSI pins
 781:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN       LL_PWR_DisableDSIPullDown
 782:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 783:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 784:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableDSIPullDown(void)
 785:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 786:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 787:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 788:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 789:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if pull-down activation on DSI pins is enabled
 791:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN       LL_PWR_IsEnabledDSIPullDown
 792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 793:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 794:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledDSIPullDown(void)
 795:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 796:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_DSIPDEN) == (PWR_CR3_DSIPDEN)) ? 1UL : 0UL);
 797:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR3_DSIPDEN */
 799:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR3_ENULP)
 801:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 802:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes
 803:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          ENULP        LL_PWR_EnableBORPVD_ULP
 804:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 805:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 423


 806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBORPVD_ULP(void)
 807:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_ENULP);
 809:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 810:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 811:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 812:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes
 813:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          ENULP        LL_PWR_DisableBORPVD_ULP
 814:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 815:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 816:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBORPVD_ULP(void)
 817:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 818:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_ENULP);
 819:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 820:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 821:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 822:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if Ultra Low Power BORL, BORH and PVD for STOP2 and Standby modes is enabled
 823:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          ENULP        LL_PWR_IsEnabledBORPVD_ULP
 824:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 825:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 826:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBORPVD_ULP(void)
 827:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 828:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_ENULP) == (PWR_CR3_ENULP)) ? 1UL : 0UL);
 829:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 830:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR3_ENULP */
 831:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 832:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 833:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable SRAM2 full content retention in Standby mode
 834:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          RRS           LL_PWR_EnableSRAM2Retention
 835:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 836:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 837:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableSRAM2Retention(void)
 838:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 839:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR3, PWR_CR3_RRS, LL_PWR_FULL_SRAM2_RETENTION);
 840:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 841:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 842:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 843:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable SRAM2 content retention in Standby mode
 844:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          RRS           LL_PWR_DisableSRAM2Retention
 845:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 846:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 847:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableSRAM2Retention(void)
 848:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 849:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);
 850:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 851:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 852:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 853:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if SRAM2 full content retention in Standby mode is enabled
 854:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          RRS           LL_PWR_IsEnabledSRAM2Retention
 855:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 856:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 857:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAM2Retention(void)
 858:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 859:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_RRS) == (LL_PWR_FULL_SRAM2_RETENTION)) ? 1UL : 0UL);
 860:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 861:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 862:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
ARM GAS  C:\Temp\cciy28VF.s 			page 424


 863:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set SRAM2 content retention in Standby mode
 864:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          RRS          LL_PWR_SetSRAM2ContentRetention
 865:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  SRAM2Size This parameter can be one of the following values:
 866:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_NO_SRAM2_RETENTION
 867:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_FULL_SRAM2_RETENTION
 868:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_4KBYTES_SRAM2_RETENTION
 869:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note  LL_PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices
 870:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note  Setting LL_PWR_NO_SRAM2_RETENTION is same as calling LL_PWR_DisableSRAM2Retention()
 871:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note  Setting LL_PWR_FULL_SRAM2_RETENTION is same as calling LL_PWR_EnableSRAM2Retention()
 872:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 873:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 874:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetSRAM2ContentRetention(uint32_t SRAM2Size)
 875:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 876:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR3, PWR_CR3_RRS, SRAM2Size);
 877:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 878:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 879:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 880:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get SRAM2 content retention in Standby mode
 881:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          RRS          LL_PWR_GetSRAM2ContentRetention
 882:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 883:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_NO_SRAM2_RETENTION
 884:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_FULL_SRAM2_RETENTION
 885:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_4KBYTES_SRAM2_RETENTION
 886:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note  LL_PWR_4KBYTES_SRAM2_RETENTION parameter is not available on all devices
 887:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 888:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetSRAM2ContentRetention(void)
 889:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 890:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR3, PWR_CR3_RRS));
 891:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 892:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 893:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 894:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable the WakeUp PINx functionality
 895:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          EWUP1         LL_PWR_EnableWakeUpPin\n
 896:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP2         LL_PWR_EnableWakeUpPin\n
 897:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP3         LL_PWR_EnableWakeUpPin\n
 898:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP4         LL_PWR_EnableWakeUpPin\n
 899:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP5         LL_PWR_EnableWakeUpPin\n
 900:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 901:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 902:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
 903:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3
 904:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
 905:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5
 906:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 907:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 908:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
 909:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 910:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, WakeUpPin);
 911:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 912:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 913:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 914:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable the WakeUp PINx functionality
 915:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          EWUP1         LL_PWR_DisableWakeUpPin\n
 916:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP2         LL_PWR_DisableWakeUpPin\n
 917:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP3         LL_PWR_DisableWakeUpPin\n
 918:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP4         LL_PWR_DisableWakeUpPin\n
 919:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP5         LL_PWR_DisableWakeUpPin\n
ARM GAS  C:\Temp\cciy28VF.s 			page 425


 920:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 921:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 922:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
 923:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3
 924:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
 925:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5
 926:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 927:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 928:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
 929:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 930:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, WakeUpPin);
 931:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 932:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 933:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 934:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if the WakeUp PINx functionality is enabled
 935:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          EWUP1         LL_PWR_IsEnabledWakeUpPin\n
 936:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP2         LL_PWR_IsEnabledWakeUpPin\n
 937:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP3         LL_PWR_IsEnabledWakeUpPin\n
 938:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP4         LL_PWR_IsEnabledWakeUpPin\n
 939:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR3          EWUP5         LL_PWR_IsEnabledWakeUpPin\n
 940:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
 941:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
 942:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
 943:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3
 944:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
 945:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5
 946:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 947:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 948:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
 949:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 950:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);
 951:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 952:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 953:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR4_EXT_SMPS_ON)
 954:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 955:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief Enable the CFLDO working @ 0.95V
 956:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 957:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *        internal CFLDO can be reduced to 0.95V.
 958:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          EXT_SMPS_ON   LL_PWR_EnableExtSMPS_0V95
 959:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 960:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 961:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableExtSMPS_0V95(void)
 962:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 963:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 964:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 965:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 966:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 967:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable the CFLDO working @ 0.95V
 968:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 969:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *        internal CFLDO can be reduced to 0.95V.
 970:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          EXT_SMPS_ON   LL_PWR_DisableExtSMPS_0V95
 971:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 972:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 973:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableExtSMPS_0V95(void)
 974:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 975:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON);
 976:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 426


 977:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 978:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 979:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if CFLDO is working @ 0.95V
 980:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note  When external SMPS is used & CFLDO operating in Range 2, the regulated voltage of the
 981:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *        internal CFLDO can be reduced to 0.95V.
 982:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          EXT_SMPS_ON   LL_PWR_IsEnabledExtSMPS_0V95
 983:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 984:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 985:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledExtSMPS_0V95(void)
 986:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 987:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR4, PWR_CR4_EXT_SMPS_ON) == (PWR_CR4_EXT_SMPS_ON)) ? 1UL : 0UL);
 988:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 989:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR4_EXT_SMPS_ON */
 990:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 991:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 992:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set the resistor impedance
 993:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          VBRS          LL_PWR_SetBattChargResistor
 994:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  Resistor This parameter can be one of the following values:
 995:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K
 996:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K
 997:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 998:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 999:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor)
1000:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1001:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, Resistor);
1002:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1003:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1004:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1005:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get the resistor impedance
1006:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          VBRS          LL_PWR_GetBattChargResistor
1007:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
1008:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K
1009:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K
1010:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1011:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void)
1012:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1013:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR4, PWR_CR4_VBRS));
1014:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1015:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1016:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1017:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable battery charging
1018:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          VBE           LL_PWR_EnableBatteryCharging
1019:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1020:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1021:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBatteryCharging(void)
1022:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1023:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR4, PWR_CR4_VBE);
1024:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1025:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1026:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1027:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable battery charging
1028:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          VBE           LL_PWR_DisableBatteryCharging
1029:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1030:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1031:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBatteryCharging(void)
1032:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1033:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
ARM GAS  C:\Temp\cciy28VF.s 			page 427


1034:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1035:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1036:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1037:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if battery charging is enabled
1038:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          VBE           LL_PWR_IsEnabledBatteryCharging
1039:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1040:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1041:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void)
1042:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1043:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR4, PWR_CR4_VBE) == (PWR_CR4_VBE)) ? 1UL : 0UL);
1044:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1045:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1046:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1047:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set the Wake-Up pin polarity low for the event detection
1048:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          WP1           LL_PWR_SetWakeUpPinPolarityLow\n
1049:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP2           LL_PWR_SetWakeUpPinPolarityLow\n
1050:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP3           LL_PWR_SetWakeUpPinPolarityLow\n
1051:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP4           LL_PWR_SetWakeUpPinPolarityLow\n
1052:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP5           LL_PWR_SetWakeUpPinPolarityLow
1053:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
1054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
1055:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
1056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3
1057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
1058:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5
1059:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1060:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1061:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)
1062:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1063:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR4, WakeUpPin);
1064:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1065:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1066:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1067:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set the Wake-Up pin polarity high for the event detection
1068:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          WP1           LL_PWR_SetWakeUpPinPolarityHigh\n
1069:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP2           LL_PWR_SetWakeUpPinPolarityHigh\n
1070:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP3           LL_PWR_SetWakeUpPinPolarityHigh\n
1071:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP4           LL_PWR_SetWakeUpPinPolarityHigh\n
1072:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP5           LL_PWR_SetWakeUpPinPolarityHigh
1073:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
1074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
1075:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
1076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3
1077:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
1078:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5
1079:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1080:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1081:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin)
1082:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1083:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR4, WakeUpPin);
1084:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1085:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1086:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1087:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get the Wake-Up pin polarity for the event detection
1088:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR4          WP1           LL_PWR_IsWakeUpPinPolarityLow\n
1089:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP2           LL_PWR_IsWakeUpPinPolarityLow\n
1090:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP3           LL_PWR_IsWakeUpPinPolarityLow\n
ARM GAS  C:\Temp\cciy28VF.s 			page 428


1091:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP4           LL_PWR_IsWakeUpPinPolarityLow\n
1092:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         CR4          WP5           LL_PWR_IsWakeUpPinPolarityLow
1093:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  WakeUpPin This parameter can be one of the following values:
1094:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN1
1095:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN2
1096:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN3
1097:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN4
1098:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_WAKEUP_PIN5
1099:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1100:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1101:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin)
1102:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1103:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR4, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL);
1104:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1105:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1106:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1107:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable GPIO pull-up state in Standby and Shutdown modes
1108:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll PUCRA        PU0-15        LL_PWR_EnableGPIOPullUp\n
1109:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRB        PU0-15        LL_PWR_EnableGPIOPullUp\n
1110:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRC        PU0-15        LL_PWR_EnableGPIOPullUp\n
1111:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRD        PU0-15        LL_PWR_EnableGPIOPullUp\n
1112:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRE        PU0-15        LL_PWR_EnableGPIOPullUp\n
1113:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRF        PU0-15        LL_PWR_EnableGPIOPullUp\n
1114:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRG        PU0-15        LL_PWR_EnableGPIOPullUp\n
1115:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRH        PU0-15        LL_PWR_EnableGPIOPullUp\n
1116:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRI        PU0-11        LL_PWR_EnableGPIOPullUp
1117:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1118:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1119:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1120:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1121:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1122:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1123:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_F (*)
1124:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_G (*)
1125:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1126:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_I (*)
1127:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
1128:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
1129:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1130:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1131:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1132:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1133:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1134:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1135:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1136:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1137:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1138:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1139:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1140:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1141:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1142:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1143:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1144:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1145:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1146:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1147:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 429


1148:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
1149:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1150:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
1151:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1152:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1153:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1154:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable GPIO pull-up state in Standby and Shutdown modes
1155:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll PUCRA        PU0-15        LL_PWR_DisableGPIOPullUp\n
1156:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRB        PU0-15        LL_PWR_DisableGPIOPullUp\n
1157:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRC        PU0-15        LL_PWR_DisableGPIOPullUp\n
1158:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRD        PU0-15        LL_PWR_DisableGPIOPullUp\n
1159:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRE        PU0-15        LL_PWR_DisableGPIOPullUp\n
1160:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRF        PU0-15        LL_PWR_DisableGPIOPullUp\n
1161:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRG        PU0-15        LL_PWR_DisableGPIOPullUp\n
1162:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRH        PU0-15        LL_PWR_DisableGPIOPullUp\n
1163:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRI        PU0-11        LL_PWR_DisableGPIOPullUp
1164:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1165:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1166:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1167:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1168:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1169:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1170:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_F (*)
1171:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_G (*)
1172:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1173:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_I (*)
1174:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
1175:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
1176:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1177:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1178:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1179:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1180:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1181:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1182:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1183:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1184:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1185:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1186:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1187:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1188:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1189:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1190:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1191:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1192:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1193:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1194:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1195:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
1196:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(*((__IO uint32_t *)GPIO), GPIONumber);
1198:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1200:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1201:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if GPIO pull-up state is enabled
1202:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll PUCRA        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1203:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRB        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1204:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRC        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
ARM GAS  C:\Temp\cciy28VF.s 			page 430


1205:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRD        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1206:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRE        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1207:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRF        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1208:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRG        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1209:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRH        PU0-15        LL_PWR_IsEnabledGPIOPullUp\n
1210:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PUCRI        PU0-11        LL_PWR_IsEnabledGPIOPullUp
1211:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1212:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1213:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1214:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1215:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1216:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1217:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_F (*)
1218:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_G (*)
1219:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1220:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_I (*)
1221:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
1222:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
1223:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1224:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1225:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1226:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1227:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1228:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1229:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1230:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1231:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1232:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1233:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1234:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1235:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1236:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1237:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1238:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1239:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1240:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1241:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1242:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)
1243:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1244:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(*((__IO uint32_t *)GPIO), GPIONumber) == (GPIONumber)) ? 1UL : 0UL);
1245:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1246:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1247:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1248:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable GPIO pull-down state in Standby and Shutdown modes
1249:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll PDCRA        PD0-15        LL_PWR_EnableGPIOPullDown\n
1250:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRB        PD0-15        LL_PWR_EnableGPIOPullDown\n
1251:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRC        PD0-15        LL_PWR_EnableGPIOPullDown\n
1252:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRD        PD0-15        LL_PWR_EnableGPIOPullDown\n
1253:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRE        PD0-15        LL_PWR_EnableGPIOPullDown\n
1254:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRF        PD0-15        LL_PWR_EnableGPIOPullDown\n
1255:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRG        PD0-15        LL_PWR_EnableGPIOPullDown\n
1256:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRH        PD0-15        LL_PWR_EnableGPIOPullDown\n
1257:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRI        PD0-11        LL_PWR_EnableGPIOPullDown
1258:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1259:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1260:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1261:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
ARM GAS  C:\Temp\cciy28VF.s 			page 431


1262:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1263:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1264:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_F (*)
1265:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_G (*)
1266:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1267:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_I (*)
1268:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
1269:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
1270:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1271:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1272:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1273:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1274:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1275:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1276:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1277:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1278:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1279:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1280:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1281:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1282:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1283:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1284:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1285:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1286:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1287:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1288:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1289:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
1290:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1291:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber);
1292:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1293:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1294:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1295:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable GPIO pull-down state in Standby and Shutdown modes
1296:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll PDCRA        PD0-15        LL_PWR_DisableGPIOPullDown\n
1297:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRB        PD0-15        LL_PWR_DisableGPIOPullDown\n
1298:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRC        PD0-15        LL_PWR_DisableGPIOPullDown\n
1299:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRD        PD0-15        LL_PWR_DisableGPIOPullDown\n
1300:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRE        PD0-15        LL_PWR_DisableGPIOPullDown\n
1301:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRF        PD0-15        LL_PWR_DisableGPIOPullDown\n
1302:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRG        PD0-15        LL_PWR_DisableGPIOPullDown\n
1303:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRH        PD0-15        LL_PWR_DisableGPIOPullDown\n
1304:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRI        PD0-11        LL_PWR_DisableGPIOPullDown
1305:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1306:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1307:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1308:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1309:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1310:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1311:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_F (*)
1312:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_G (*)
1313:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1314:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_I (*)
1315:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
1316:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
1317:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1318:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
ARM GAS  C:\Temp\cciy28VF.s 			page 432


1319:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1320:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1321:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1322:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1323:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1324:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1325:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1326:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1327:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1328:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
1329:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1330:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1331:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1332:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1333:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1334:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1335:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1336:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
1337:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1338:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber);
1339:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1340:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1341:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1342:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if GPIO pull-down state is enabled
1343:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll PDCRA        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1344:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRB        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1345:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRC        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1346:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRD        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1347:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRE        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1348:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRF        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1349:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRG        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1350:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRH        PD0-15        LL_PWR_IsEnabledGPIOPullDown\n
1351:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         PDCRI        PD0-11        LL_PWR_IsEnabledGPIOPullDown
1352:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIO This parameter can be one of the following values:
1353:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_A
1354:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_B
1355:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_C
1356:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_D
1357:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_E
1358:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_F (*)
1359:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_G (*)
1360:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_H
1361:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_I (*)
1362:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
1363:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         (*) value not defined in all devices
1364:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  GPIONumber This parameter can be one of the following values:
1365:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_0
1366:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_1
1367:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_2
1368:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_3
1369:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_4
1370:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_5
1371:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_6
1372:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_7
1373:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_8
1374:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_9
1375:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_10
ARM GAS  C:\Temp\cciy28VF.s 			page 433


1376:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_11
1377:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_12
1378:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_13
1379:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_14
1380:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_GPIO_BIT_15
1381:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1382:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1383:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
1384:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1385:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(*((__IO uint32_t *)(GPIO + 4U)), GPIONumber) == (GPIONumber)) ? 1UL : 0UL);
1386:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1387:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1388:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1389:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
1390:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1391:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1392:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management
1393:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
1394:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1395:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1396:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1397:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Internal Wake-up line Flag
1398:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          WUFI          LL_PWR_IsActiveFlag_InternWU
1399:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1400:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1401:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_InternWU(void)
1402:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1403:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_WUFI) == (PWR_SR1_WUFI)) ? 1UL : 0UL);
1404:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1405:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1406:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR1_EXT_SMPS_RDY)
1407:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1408:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Ready Flag for switching to external SMPS
1409:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          EXT_SMPS_RDY  LL_PWR_IsActiveFlag_ExtSMPSReady
1410:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1411:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1412:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ExtSMPSReady(void)
1413:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1414:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_EXT_SMPS_RDY) == (PWR_SR1_EXT_SMPS_RDY)) ? 1UL : 0UL);
1415:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1416:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR1_EXT_SMPS_RDY */
1417:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1418:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1419:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Stand-By Flag
1420:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          SBF           LL_PWR_IsActiveFlag_SB
1421:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1422:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1423:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)
1424:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1425:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_SBF) == (PWR_SR1_SBF)) ? 1UL : 0UL);
1426:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1427:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1428:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1429:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Wake-up Flag 5
1430:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          WUF5          LL_PWR_IsActiveFlag_WU5
1431:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1432:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
ARM GAS  C:\Temp\cciy28VF.s 			page 434


1433:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(void)
1434:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1435:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_WUF5) == (PWR_SR1_WUF5)) ? 1UL : 0UL);
1436:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1437:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1438:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1439:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Wake-up Flag 4
1440:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          WUF4          LL_PWR_IsActiveFlag_WU4
1441:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1442:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1443:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(void)
1444:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1445:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_WUF4) == (PWR_SR1_WUF4)) ? 1UL : 0UL);
1446:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1447:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1448:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1449:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Wake-up Flag 3
1450:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          WUF3          LL_PWR_IsActiveFlag_WU3
1451:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1452:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1453:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(void)
1454:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1455:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_WUF3) == (PWR_SR1_WUF3)) ? 1UL : 0UL);
1456:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1457:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1458:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1459:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Wake-up Flag 2
1460:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          WUF2          LL_PWR_IsActiveFlag_WU2
1461:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1462:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1463:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(void)
1464:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1465:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_WUF2) == (PWR_SR1_WUF2)) ? 1UL : 0UL);
1466:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1467:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1468:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1469:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Wake-up Flag 1
1470:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR1          WUF1          LL_PWR_IsActiveFlag_WU1
1471:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1472:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1473:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(void)
1474:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1475:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR1, PWR_SR1_WUF1) == (PWR_SR1_WUF1)) ? 1UL : 0UL);
1476:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1477:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1478:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1479:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Clear Stand-By Flag
1480:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SCR          CSBF          LL_PWR_ClearFlag_SB
1481:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1482:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1483:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ClearFlag_SB(void)
1484:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1485:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   WRITE_REG(PWR->SCR, PWR_SCR_CSBF);
1486:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1487:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1488:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1489:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Clear Wake-up Flags
ARM GAS  C:\Temp\cciy28VF.s 			page 435


1490:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SCR          CWUF          LL_PWR_ClearFlag_WU
1491:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1492:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1493:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ClearFlag_WU(void)
1494:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1495:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   WRITE_REG(PWR->SCR, PWR_SCR_CWUF);
1496:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1497:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1498:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1499:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Clear Wake-up Flag 5
1500:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SCR          CWUF5         LL_PWR_ClearFlag_WU5
1501:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1502:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1503:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ClearFlag_WU5(void)
1504:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1505:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   WRITE_REG(PWR->SCR, PWR_SCR_CWUF5);
1506:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1507:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1508:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1509:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Clear Wake-up Flag 4
1510:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SCR          CWUF4         LL_PWR_ClearFlag_WU4
1511:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1512:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1513:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ClearFlag_WU4(void)
1514:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1515:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   WRITE_REG(PWR->SCR, PWR_SCR_CWUF4);
1516:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1517:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1518:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1519:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Clear Wake-up Flag 3
1520:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SCR          CWUF3         LL_PWR_ClearFlag_WU3
1521:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1522:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1523:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ClearFlag_WU3(void)
1524:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1525:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   WRITE_REG(PWR->SCR, PWR_SCR_CWUF3);
1526:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1527:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1528:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1529:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Clear Wake-up Flag 2
1530:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SCR          CWUF2         LL_PWR_ClearFlag_WU2
1531:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1532:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1533:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ClearFlag_WU2(void)
1534:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1535:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   WRITE_REG(PWR->SCR, PWR_SCR_CWUF2);
1536:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1537:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1538:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1539:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Clear Wake-up Flag 1
1540:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SCR          CWUF1         LL_PWR_ClearFlag_WU1
1541:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
1542:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1543:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ClearFlag_WU1(void)
1544:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1545:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   WRITE_REG(PWR->SCR, PWR_SCR_CWUF1);
1546:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 436


1547:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1548:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1549:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Indicate whether VDDA voltage is below or above PVM4 threshold
1550:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR2          PVMO4         LL_PWR_IsActiveFlag_PVMO4
1551:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1552:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1553:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO4(void)
1554:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1555:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO4) == (PWR_SR2_PVMO4)) ? 1UL : 0UL);
1556:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1557:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1558:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1559:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Indicate whether VDDA voltage is below or above PVM3 threshold
1560:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR2          PVMO3         LL_PWR_IsActiveFlag_PVMO3
1561:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1562:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1563:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO3(void)
1564:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1565:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO3) == (PWR_SR2_PVMO3)) ? 1UL : 0UL);
1566:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1567:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1568:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO2)
1569:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1570:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Indicate whether VDDIO2 voltage is below or above PVM2 threshold
1571:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR2          PVMO2         LL_PWR_IsActiveFlag_PVMO2
1572:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1573:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1574:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO2(void)
1575:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1576:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO2) == (PWR_SR2_PVMO2)) ? 1UL : 0UL);
1577:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1578:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO2 */
1579:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1580:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO1)
1581:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1582:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Indicate whether VDDUSB voltage is below or above PVM1 threshold
1583:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR2          PVMO1         LL_PWR_IsActiveFlag_PVMO1
1584:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1585:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1586:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO1(void)
1587:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1588:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO1) == (PWR_SR2_PVMO1)) ? 1UL : 0UL);
1589:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1590:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO1 */
1591:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1592:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1593:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Indicate whether VDD voltage is below or above the selected PVD threshold
1594:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR2          PVDO          LL_PWR_IsActiveFlag_PVDO
1595:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1596:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1597:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)
1598:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1599:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR2, PWR_SR2_PVDO) == (PWR_SR2_PVDO)) ? 1UL : 0UL);
1600:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
1601:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
1602:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
1603:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Indicate whether the regulator is ready in the selected voltage range or if its output 
ARM GAS  C:\Temp\cciy28VF.s 			page 437


1604:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll SR2          VOSF          LL_PWR_IsActiveFlag_VOS
1605:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
1606:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
1607:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
 2930              		.loc 10 1607 26 discriminator 1 view .LVU972
 2931              	.LBB555:
1608:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
1609:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL);
 2932              		.loc 10 1609 3 discriminator 1 view .LVU973
 2933              		.loc 10 1609 12 is_stmt 0 discriminator 1 view .LVU974
 2934 002e 2A4B     		ldr	r3, .L54+4
 2935 0030 5B69     		ldr	r3, [r3, #20]
 2936              		.loc 10 1609 70 discriminator 1 view .LVU975
 2937 0032 13F48063 		ands	r3, r3, #1024
 2938 0036 F9D0     		beq	.L41
 2939              		.loc 10 1609 70 view .LVU976
 2940 0038 0123     		movs	r3, #1
 2941 003a F7E7     		b	.L41
 2942              	.L50:
 2943              	.LBE555:
 2944              	.LBE554:
 139:Core/Src/main.c **** 
 2945              		.loc 1 139 3 is_stmt 1 view .LVU977
 2946              	.LBB556:
 2947              	.LBI556:
2054:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 2948              		.loc 3 2054 22 view .LVU978
 2949              	.LBB557:
2056:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 2950              		.loc 3 2056 3 view .LVU979
 2951 003c 274A     		ldr	r2, .L54+8
 2952 003e 1368     		ldr	r3, [r2]
 2953 0040 43F48033 		orr	r3, r3, #65536
 2954 0044 1360     		str	r3, [r2]
2057:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 2955              		.loc 3 2057 1 is_stmt 0 view .LVU980
 2956 0046 01E0     		b	.L44
 2957              	.L43:
 2958              	.LBE557:
 2959              	.LBE556:
 142:Core/Src/main.c ****   {
 2960              		.loc 1 142 30 view .LVU981
 2961 0048 012B     		cmp	r3, #1
 2962 004a 06D0     		beq	.L51
 2963              	.L44:
 145:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 20, LL_RCC_PLLR_DIV_2);
 2964              		.loc 1 145 3 is_stmt 1 discriminator 1 view .LVU982
 142:Core/Src/main.c ****   {
 2965              		.loc 1 142 30 discriminator 1 view .LVU983
 2966              	.LBB558:
 2967              	.LBI558:
2074:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 2968              		.loc 3 2074 26 discriminator 1 view .LVU984
 2969              	.LBB559:
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 2970              		.loc 3 2076 3 discriminator 1 view .LVU985
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
ARM GAS  C:\Temp\cciy28VF.s 			page 438


 2971              		.loc 3 2076 12 is_stmt 0 discriminator 1 view .LVU986
 2972 004c 234B     		ldr	r3, .L54+8
 2973 004e 1B68     		ldr	r3, [r3]
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 2974              		.loc 3 2076 69 discriminator 1 view .LVU987
 2975 0050 13F40033 		ands	r3, r3, #131072
 2976 0054 F8D0     		beq	.L43
2076:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 2977              		.loc 3 2076 69 view .LVU988
 2978 0056 0123     		movs	r3, #1
 2979 0058 F6E7     		b	.L43
 2980              	.L51:
 2981              	.LBE559:
 2982              	.LBE558:
 146:Core/Src/main.c ****   LL_RCC_PLL_EnableDomain_SYS();
 2983              		.loc 1 146 3 is_stmt 1 view .LVU989
 2984              	.LVL183:
 2985              	.LBB560:
 2986              	.LBI560:
3798:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 2987              		.loc 3 3798 22 view .LVU990
 2988              	.LBB561:
3800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
 2989              		.loc 3 3800 3 view .LVU991
 2990 005a 2049     		ldr	r1, .L54+8
 2991 005c C868     		ldr	r0, [r1, #12]
 2992 005e 204A     		ldr	r2, .L54+12
 2993 0060 0240     		ands	r2, r2, r0
 2994 0062 42F4A052 		orr	r2, r2, #5120
 2995 0066 42F00302 		orr	r2, r2, #3
 2996 006a CA60     		str	r2, [r1, #12]
 2997              	.LVL184:
3800:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
 2998              		.loc 3 3800 3 is_stmt 0 view .LVU992
 2999              	.LBE561:
 3000              	.LBE560:
 147:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 3001              		.loc 1 147 3 is_stmt 1 view .LVU993
 3002              	.LBB562:
 3003              	.LBI562:
4197:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3004              		.loc 3 4197 22 view .LVU994
 3005              	.LBB563:
4199:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3006              		.loc 3 4199 3 view .LVU995
 3007 006c CA68     		ldr	r2, [r1, #12]
 3008 006e 42F08072 		orr	r2, r2, #16777216
 3009 0072 CA60     		str	r2, [r1, #12]
 3010              	.LBE563:
 3011              	.LBE562:
 148:Core/Src/main.c **** 
 3012              		.loc 1 148 3 view .LVU996
 3013              	.LBB564:
 3014              	.LBI564:
3731:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3015              		.loc 3 3731 22 view .LVU997
 3016              	.LBB565:
ARM GAS  C:\Temp\cciy28VF.s 			page 439


3733:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3017              		.loc 3 3733 3 view .LVU998
 3018 0074 0A68     		ldr	r2, [r1]
 3019 0076 42F08072 		orr	r2, r2, #16777216
 3020 007a 0A60     		str	r2, [r1]
3734:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** 
 3021              		.loc 3 3734 1 is_stmt 0 view .LVU999
 3022 007c 01E0     		b	.L46
 3023              	.L45:
 3024              	.LBE565:
 3025              	.LBE564:
 151:Core/Src/main.c ****   {
 3026              		.loc 1 151 30 view .LVU1000
 3027 007e 012A     		cmp	r2, #1
 3028 0080 06D0     		beq	.L52
 3029              	.L46:
 154:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 3030              		.loc 1 154 3 is_stmt 1 discriminator 1 view .LVU1001
 151:Core/Src/main.c ****   {
 3031              		.loc 1 151 30 discriminator 1 view .LVU1002
 3032              	.LBB566:
 3033              	.LBI566:
3752:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3034              		.loc 3 3752 26 discriminator 1 view .LVU1003
 3035              	.LBB567:
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3036              		.loc 3 3754 3 discriminator 1 view .LVU1004
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3037              		.loc 3 3754 12 is_stmt 0 discriminator 1 view .LVU1005
 3038 0082 164A     		ldr	r2, .L54+8
 3039 0084 1268     		ldr	r2, [r2]
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3040              		.loc 3 3754 69 discriminator 1 view .LVU1006
 3041 0086 12F00072 		ands	r2, r2, #33554432
 3042 008a F8D0     		beq	.L45
3754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3043              		.loc 3 3754 69 view .LVU1007
 3044 008c 1A46     		mov	r2, r3
 3045 008e F6E7     		b	.L45
 3046              	.L52:
 3047              	.LBE567:
 3048              	.LBE566:
 155:Core/Src/main.c **** 
 3049              		.loc 1 155 3 is_stmt 1 view .LVU1008
 3050              	.LVL185:
 3051              	.LBB568:
 3052              	.LBI568:
2740:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3053              		.loc 3 2740 22 view .LVU1009
 3054              	.LBB569:
2742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3055              		.loc 3 2742 3 view .LVU1010
 3056 0090 124A     		ldr	r2, .L54+8
 3057 0092 9368     		ldr	r3, [r2, #8]
 3058 0094 43F00303 		orr	r3, r3, #3
 3059 0098 9360     		str	r3, [r2, #8]
 3060              	.LVL186:
ARM GAS  C:\Temp\cciy28VF.s 			page 440


 3061              	.L47:
2742:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3062              		.loc 3 2742 3 is_stmt 0 view .LVU1011
 3063              	.LBE569:
 3064              	.LBE568:
 161:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 3065              		.loc 1 161 3 is_stmt 1 discriminator 1 view .LVU1012
 158:Core/Src/main.c ****   {
 3066              		.loc 1 158 34 discriminator 1 view .LVU1013
 3067              	.LBB570:
 3068              	.LBI570:
2754:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3069              		.loc 3 2754 26 discriminator 1 view .LVU1014
 3070              	.LBB571:
2756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3071              		.loc 3 2756 3 discriminator 1 view .LVU1015
2756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3072              		.loc 3 2756 21 is_stmt 0 discriminator 1 view .LVU1016
 3073 009a 104B     		ldr	r3, .L54+8
 3074 009c 9B68     		ldr	r3, [r3, #8]
2756:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3075              		.loc 3 2756 10 discriminator 1 view .LVU1017
 3076 009e 03F00C03 		and	r3, r3, #12
 3077              	.LBE571:
 3078              	.LBE570:
 158:Core/Src/main.c ****   {
 3079              		.loc 1 158 34 discriminator 1 view .LVU1018
 3080 00a2 0C2B     		cmp	r3, #12
 3081 00a4 F9D1     		bne	.L47
 162:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 3082              		.loc 1 162 3 is_stmt 1 view .LVU1019
 3083              	.LVL187:
 3084              	.LBB572:
 3085              	.LBI572:
2774:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3086              		.loc 3 2774 22 view .LVU1020
 3087              	.LBB573:
2776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3088              		.loc 3 2776 3 view .LVU1021
 3089 00a6 0D4B     		ldr	r3, .L54+8
 3090 00a8 9A68     		ldr	r2, [r3, #8]
 3091 00aa 22F0F002 		bic	r2, r2, #240
 3092 00ae 9A60     		str	r2, [r3, #8]
 3093              	.LVL188:
2776:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3094              		.loc 3 2776 3 is_stmt 0 view .LVU1022
 3095              	.LBE573:
 3096              	.LBE572:
 163:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 3097              		.loc 1 163 3 is_stmt 1 view .LVU1023
 3098              	.LBB574:
 3099              	.LBI574:
2790:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3100              		.loc 3 2790 22 view .LVU1024
 3101              	.LBB575:
2792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3102              		.loc 3 2792 3 view .LVU1025
ARM GAS  C:\Temp\cciy28VF.s 			page 441


 3103 00b0 9A68     		ldr	r2, [r3, #8]
 3104 00b2 22F4E062 		bic	r2, r2, #1792
 3105 00b6 9A60     		str	r2, [r3, #8]
 3106              	.LVL189:
2792:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3107              		.loc 3 2792 3 is_stmt 0 view .LVU1026
 3108              	.LBE575:
 3109              	.LBE574:
 164:Core/Src/main.c ****   LL_SetSystemCoreClock(80000000);
 3110              		.loc 1 164 3 is_stmt 1 view .LVU1027
 3111              	.LBB576:
 3112              	.LBI576:
2806:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** {
 3113              		.loc 3 2806 22 view .LVU1028
 3114              	.LBB577:
2808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3115              		.loc 3 2808 3 view .LVU1029
 3116 00b8 9A68     		ldr	r2, [r3, #8]
 3117 00ba 22F46052 		bic	r2, r2, #14336
 3118 00be 9A60     		str	r2, [r3, #8]
 3119              	.LVL190:
2808:Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h **** }
 3120              		.loc 3 2808 3 is_stmt 0 view .LVU1030
 3121              	.LBE577:
 3122              	.LBE576:
 165:Core/Src/main.c **** 
 3123              		.loc 1 165 3 is_stmt 1 view .LVU1031
 3124 00c0 0848     		ldr	r0, .L54+16
 3125 00c2 FFF7FEFF 		bl	LL_SetSystemCoreClock
 3126              	.LVL191:
 168:Core/Src/main.c ****   {
 3127              		.loc 1 168 3 view .LVU1032
 168:Core/Src/main.c ****   {
 3128              		.loc 1 168 7 is_stmt 0 view .LVU1033
 3129 00c6 0F20     		movs	r0, #15
 3130 00c8 FFF7FEFF 		bl	HAL_InitTick
 3131              	.LVL192:
 168:Core/Src/main.c ****   {
 3132              		.loc 1 168 6 view .LVU1034
 3133 00cc 00B9     		cbnz	r0, .L53
 172:Core/Src/main.c **** 
 3134              		.loc 1 172 1 view .LVU1035
 3135 00ce 08BD     		pop	{r3, pc}
 3136              	.L53:
 170:Core/Src/main.c ****   }
 3137              		.loc 1 170 5 is_stmt 1 view .LVU1036
 3138 00d0 FFF7FEFF 		bl	Error_Handler
 3139              	.LVL193:
 3140              	.L55:
 3141              		.align	2
 3142              	.L54:
 3143 00d4 00200240 		.word	1073881088
 3144 00d8 00700040 		.word	1073770496
 3145 00dc 00100240 		.word	1073876992
 3146 00e0 8C80FFF9 		.word	-100695924
 3147 00e4 00B4C404 		.word	80000000
 3148              		.cfi_endproc
ARM GAS  C:\Temp\cciy28VF.s 			page 442


 3149              	.LFE910:
 3151              		.section	.text.MX_I2C2_Init,"ax",%progbits
 3152              		.align	1
 3153              		.global	MX_I2C2_Init
 3154              		.syntax unified
 3155              		.thumb
 3156              		.thumb_func
 3158              	MX_I2C2_Init:
 3159              	.LFB914:
 562:Core/Src/main.c **** 
 3160              		.loc 1 562 1 view -0
 3161              		.cfi_startproc
 3162              		@ args = 0, pretend = 0, frame = 0
 3163              		@ frame_needed = 0, uses_anonymous_args = 0
 3164 0000 08B5     		push	{r3, lr}
 3165              		.cfi_def_cfa_offset 8
 3166              		.cfi_offset 3, -8
 3167              		.cfi_offset 14, -4
 571:Core/Src/main.c ****   hi2c2.Init.Timing = 0x10909CEC;
 3168              		.loc 1 571 3 view .LVU1038
 571:Core/Src/main.c ****   hi2c2.Init.Timing = 0x10909CEC;
 3169              		.loc 1 571 18 is_stmt 0 view .LVU1039
 3170 0002 1148     		ldr	r0, .L64
 3171 0004 114B     		ldr	r3, .L64+4
 3172 0006 0360     		str	r3, [r0]
 572:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 3173              		.loc 1 572 3 is_stmt 1 view .LVU1040
 572:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 3174              		.loc 1 572 21 is_stmt 0 view .LVU1041
 3175 0008 114B     		ldr	r3, .L64+8
 3176 000a 4360     		str	r3, [r0, #4]
 573:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 3177              		.loc 1 573 3 is_stmt 1 view .LVU1042
 573:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 3178              		.loc 1 573 26 is_stmt 0 view .LVU1043
 3179 000c 0023     		movs	r3, #0
 3180 000e 8360     		str	r3, [r0, #8]
 574:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 3181              		.loc 1 574 3 is_stmt 1 view .LVU1044
 574:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 3182              		.loc 1 574 29 is_stmt 0 view .LVU1045
 3183 0010 0122     		movs	r2, #1
 3184 0012 C260     		str	r2, [r0, #12]
 575:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 3185              		.loc 1 575 3 is_stmt 1 view .LVU1046
 575:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 3186              		.loc 1 575 30 is_stmt 0 view .LVU1047
 3187 0014 0361     		str	r3, [r0, #16]
 576:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 3188              		.loc 1 576 3 is_stmt 1 view .LVU1048
 576:Core/Src/main.c ****   hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 3189              		.loc 1 576 26 is_stmt 0 view .LVU1049
 3190 0016 4361     		str	r3, [r0, #20]
 577:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 3191              		.loc 1 577 3 is_stmt 1 view .LVU1050
 577:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 3192              		.loc 1 577 31 is_stmt 0 view .LVU1051
ARM GAS  C:\Temp\cciy28VF.s 			page 443


 3193 0018 8361     		str	r3, [r0, #24]
 578:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 3194              		.loc 1 578 3 is_stmt 1 view .LVU1052
 578:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 3195              		.loc 1 578 30 is_stmt 0 view .LVU1053
 3196 001a C361     		str	r3, [r0, #28]
 579:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 3197              		.loc 1 579 3 is_stmt 1 view .LVU1054
 579:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 3198              		.loc 1 579 28 is_stmt 0 view .LVU1055
 3199 001c 0362     		str	r3, [r0, #32]
 580:Core/Src/main.c ****   {
 3200              		.loc 1 580 3 is_stmt 1 view .LVU1056
 580:Core/Src/main.c ****   {
 3201              		.loc 1 580 7 is_stmt 0 view .LVU1057
 3202 001e FFF7FEFF 		bl	HAL_I2C_Init
 3203              	.LVL194:
 580:Core/Src/main.c ****   {
 3204              		.loc 1 580 6 view .LVU1058
 3205 0022 50B9     		cbnz	r0, .L61
 587:Core/Src/main.c ****   {
 3206              		.loc 1 587 3 is_stmt 1 view .LVU1059
 587:Core/Src/main.c ****   {
 3207              		.loc 1 587 7 is_stmt 0 view .LVU1060
 3208 0024 0021     		movs	r1, #0
 3209 0026 0848     		ldr	r0, .L64
 3210 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 3211              	.LVL195:
 587:Core/Src/main.c ****   {
 3212              		.loc 1 587 6 view .LVU1061
 3213 002c 38B9     		cbnz	r0, .L62
 594:Core/Src/main.c ****   {
 3214              		.loc 1 594 3 is_stmt 1 view .LVU1062
 594:Core/Src/main.c ****   {
 3215              		.loc 1 594 7 is_stmt 0 view .LVU1063
 3216 002e 0021     		movs	r1, #0
 3217 0030 0548     		ldr	r0, .L64
 3218 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 3219              	.LVL196:
 594:Core/Src/main.c ****   {
 3220              		.loc 1 594 6 view .LVU1064
 3221 0036 20B9     		cbnz	r0, .L63
 602:Core/Src/main.c **** 
 3222              		.loc 1 602 1 view .LVU1065
 3223 0038 08BD     		pop	{r3, pc}
 3224              	.L61:
 582:Core/Src/main.c ****   }
 3225              		.loc 1 582 5 is_stmt 1 view .LVU1066
 3226 003a FFF7FEFF 		bl	Error_Handler
 3227              	.LVL197:
 3228              	.L62:
 589:Core/Src/main.c ****   }
 3229              		.loc 1 589 5 view .LVU1067
 3230 003e FFF7FEFF 		bl	Error_Handler
 3231              	.LVL198:
 3232              	.L63:
 596:Core/Src/main.c ****   }
ARM GAS  C:\Temp\cciy28VF.s 			page 444


 3233              		.loc 1 596 5 view .LVU1068
 3234 0042 FFF7FEFF 		bl	Error_Handler
 3235              	.LVL199:
 3236              	.L65:
 3237 0046 00BF     		.align	2
 3238              	.L64:
 3239 0048 00000000 		.word	hi2c2
 3240 004c 00580040 		.word	1073764352
 3241 0050 EC9C9010 		.word	277912812
 3242              		.cfi_endproc
 3243              	.LFE914:
 3245              		.section	.text.MX_TIM3_Init,"ax",%progbits
 3246              		.align	1
 3247              		.global	MX_TIM3_Init
 3248              		.syntax unified
 3249              		.thumb
 3250              		.thumb_func
 3252              	MX_TIM3_Init:
 3253              	.LFB915:
 610:Core/Src/main.c **** 
 3254              		.loc 1 610 1 view -0
 3255              		.cfi_startproc
 3256              		@ args = 0, pretend = 0, frame = 56
 3257              		@ frame_needed = 0, uses_anonymous_args = 0
 3258 0000 00B5     		push	{lr}
 3259              		.cfi_def_cfa_offset 4
 3260              		.cfi_offset 14, -4
 3261 0002 8FB0     		sub	sp, sp, #60
 3262              		.cfi_def_cfa_offset 64
 616:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3263              		.loc 1 616 3 view .LVU1070
 616:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3264              		.loc 1 616 26 is_stmt 0 view .LVU1071
 3265 0004 0023     		movs	r3, #0
 3266 0006 0A93     		str	r3, [sp, #40]
 3267 0008 0B93     		str	r3, [sp, #44]
 3268 000a 0C93     		str	r3, [sp, #48]
 3269 000c 0D93     		str	r3, [sp, #52]
 617:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3270              		.loc 1 617 3 is_stmt 1 view .LVU1072
 617:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3271              		.loc 1 617 27 is_stmt 0 view .LVU1073
 3272 000e 0793     		str	r3, [sp, #28]
 3273 0010 0893     		str	r3, [sp, #32]
 3274 0012 0993     		str	r3, [sp, #36]
 618:Core/Src/main.c **** 
 3275              		.loc 1 618 3 is_stmt 1 view .LVU1074
 618:Core/Src/main.c **** 
 3276              		.loc 1 618 22 is_stmt 0 view .LVU1075
 3277 0014 0093     		str	r3, [sp]
 3278 0016 0193     		str	r3, [sp, #4]
 3279 0018 0293     		str	r3, [sp, #8]
 3280 001a 0393     		str	r3, [sp, #12]
 3281 001c 0493     		str	r3, [sp, #16]
 3282 001e 0593     		str	r3, [sp, #20]
 3283 0020 0693     		str	r3, [sp, #24]
 623:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
ARM GAS  C:\Temp\cciy28VF.s 			page 445


 3284              		.loc 1 623 3 is_stmt 1 view .LVU1076
 623:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 3285              		.loc 1 623 18 is_stmt 0 view .LVU1077
 3286 0022 2B48     		ldr	r0, .L84
 3287 0024 2B4A     		ldr	r2, .L84+4
 3288 0026 0260     		str	r2, [r0]
 624:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3289              		.loc 1 624 3 is_stmt 1 view .LVU1078
 624:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 3290              		.loc 1 624 24 is_stmt 0 view .LVU1079
 3291 0028 4360     		str	r3, [r0, #4]
 625:Core/Src/main.c ****   htim3.Init.Period = 4000;
 3292              		.loc 1 625 3 is_stmt 1 view .LVU1080
 625:Core/Src/main.c ****   htim3.Init.Period = 4000;
 3293              		.loc 1 625 26 is_stmt 0 view .LVU1081
 3294 002a 8360     		str	r3, [r0, #8]
 626:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3295              		.loc 1 626 3 is_stmt 1 view .LVU1082
 626:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3296              		.loc 1 626 21 is_stmt 0 view .LVU1083
 3297 002c 4FF47A62 		mov	r2, #4000
 3298 0030 C260     		str	r2, [r0, #12]
 627:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 3299              		.loc 1 627 3 is_stmt 1 view .LVU1084
 627:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 3300              		.loc 1 627 28 is_stmt 0 view .LVU1085
 3301 0032 0361     		str	r3, [r0, #16]
 628:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3302              		.loc 1 628 3 is_stmt 1 view .LVU1086
 628:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 3303              		.loc 1 628 32 is_stmt 0 view .LVU1087
 3304 0034 8023     		movs	r3, #128
 3305 0036 8361     		str	r3, [r0, #24]
 629:Core/Src/main.c ****   {
 3306              		.loc 1 629 3 is_stmt 1 view .LVU1088
 629:Core/Src/main.c ****   {
 3307              		.loc 1 629 7 is_stmt 0 view .LVU1089
 3308 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3309              	.LVL200:
 629:Core/Src/main.c ****   {
 3310              		.loc 1 629 6 view .LVU1090
 3311 003c 0028     		cmp	r0, #0
 3312 003e 36D1     		bne	.L76
 633:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3313              		.loc 1 633 3 is_stmt 1 view .LVU1091
 633:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 3314              		.loc 1 633 34 is_stmt 0 view .LVU1092
 3315 0040 4FF48053 		mov	r3, #4096
 3316 0044 0A93     		str	r3, [sp, #40]
 634:Core/Src/main.c ****   {
 3317              		.loc 1 634 3 is_stmt 1 view .LVU1093
 634:Core/Src/main.c ****   {
 3318              		.loc 1 634 7 is_stmt 0 view .LVU1094
 3319 0046 0AA9     		add	r1, sp, #40
 3320 0048 2148     		ldr	r0, .L84
 3321 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3322              	.LVL201:
ARM GAS  C:\Temp\cciy28VF.s 			page 446


 634:Core/Src/main.c ****   {
 3323              		.loc 1 634 6 view .LVU1095
 3324 004e 80BB     		cbnz	r0, .L77
 638:Core/Src/main.c ****   {
 3325              		.loc 1 638 3 is_stmt 1 view .LVU1096
 638:Core/Src/main.c ****   {
 3326              		.loc 1 638 7 is_stmt 0 view .LVU1097
 3327 0050 1F48     		ldr	r0, .L84
 3328 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 3329              	.LVL202:
 638:Core/Src/main.c ****   {
 3330              		.loc 1 638 6 view .LVU1098
 3331 0056 70BB     		cbnz	r0, .L78
 642:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3332              		.loc 1 642 3 is_stmt 1 view .LVU1099
 642:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3333              		.loc 1 642 37 is_stmt 0 view .LVU1100
 3334 0058 0023     		movs	r3, #0
 3335 005a 0793     		str	r3, [sp, #28]
 643:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3336              		.loc 1 643 3 is_stmt 1 view .LVU1101
 643:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 3337              		.loc 1 643 33 is_stmt 0 view .LVU1102
 3338 005c 0993     		str	r3, [sp, #36]
 644:Core/Src/main.c ****   {
 3339              		.loc 1 644 3 is_stmt 1 view .LVU1103
 644:Core/Src/main.c ****   {
 3340              		.loc 1 644 7 is_stmt 0 view .LVU1104
 3341 005e 07A9     		add	r1, sp, #28
 3342 0060 1B48     		ldr	r0, .L84
 3343 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3344              	.LVL203:
 644:Core/Src/main.c ****   {
 3345              		.loc 1 644 6 view .LVU1105
 3346 0066 40BB     		cbnz	r0, .L79
 648:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3347              		.loc 1 648 3 is_stmt 1 view .LVU1106
 648:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3348              		.loc 1 648 20 is_stmt 0 view .LVU1107
 3349 0068 6023     		movs	r3, #96
 3350 006a 0093     		str	r3, [sp]
 649:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3351              		.loc 1 649 3 is_stmt 1 view .LVU1108
 649:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3352              		.loc 1 649 19 is_stmt 0 view .LVU1109
 3353 006c 0022     		movs	r2, #0
 3354 006e 0192     		str	r2, [sp, #4]
 650:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3355              		.loc 1 650 3 is_stmt 1 view .LVU1110
 650:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3356              		.loc 1 650 24 is_stmt 0 view .LVU1111
 3357 0070 0292     		str	r2, [sp, #8]
 651:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3358              		.loc 1 651 3 is_stmt 1 view .LVU1112
 651:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3359              		.loc 1 651 24 is_stmt 0 view .LVU1113
 3360 0072 0492     		str	r2, [sp, #16]
ARM GAS  C:\Temp\cciy28VF.s 			page 447


 652:Core/Src/main.c ****   {
 3361              		.loc 1 652 3 is_stmt 1 view .LVU1114
 652:Core/Src/main.c ****   {
 3362              		.loc 1 652 7 is_stmt 0 view .LVU1115
 3363 0074 6946     		mov	r1, sp
 3364 0076 1648     		ldr	r0, .L84
 3365 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3366              	.LVL204:
 652:Core/Src/main.c ****   {
 3367              		.loc 1 652 6 view .LVU1116
 3368 007c F8B9     		cbnz	r0, .L80
 656:Core/Src/main.c ****   {
 3369              		.loc 1 656 3 is_stmt 1 view .LVU1117
 656:Core/Src/main.c ****   {
 3370              		.loc 1 656 7 is_stmt 0 view .LVU1118
 3371 007e 0422     		movs	r2, #4
 3372 0080 6946     		mov	r1, sp
 3373 0082 1348     		ldr	r0, .L84
 3374 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3375              	.LVL205:
 656:Core/Src/main.c ****   {
 3376              		.loc 1 656 6 view .LVU1119
 3377 0088 D8B9     		cbnz	r0, .L81
 660:Core/Src/main.c ****   {
 3378              		.loc 1 660 3 is_stmt 1 view .LVU1120
 660:Core/Src/main.c ****   {
 3379              		.loc 1 660 7 is_stmt 0 view .LVU1121
 3380 008a 0822     		movs	r2, #8
 3381 008c 6946     		mov	r1, sp
 3382 008e 1048     		ldr	r0, .L84
 3383 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3384              	.LVL206:
 660:Core/Src/main.c ****   {
 3385              		.loc 1 660 6 view .LVU1122
 3386 0094 B8B9     		cbnz	r0, .L82
 664:Core/Src/main.c ****   {
 3387              		.loc 1 664 3 is_stmt 1 view .LVU1123
 664:Core/Src/main.c ****   {
 3388              		.loc 1 664 7 is_stmt 0 view .LVU1124
 3389 0096 0C22     		movs	r2, #12
 3390 0098 6946     		mov	r1, sp
 3391 009a 0D48     		ldr	r0, .L84
 3392 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 3393              	.LVL207:
 664:Core/Src/main.c ****   {
 3394              		.loc 1 664 6 view .LVU1125
 3395 00a0 98B9     		cbnz	r0, .L83
 671:Core/Src/main.c **** 
 3396              		.loc 1 671 3 is_stmt 1 view .LVU1126
 3397 00a2 0B48     		ldr	r0, .L84
 3398 00a4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3399              	.LVL208:
 673:Core/Src/main.c **** 
 3400              		.loc 1 673 1 is_stmt 0 view .LVU1127
 3401 00a8 0FB0     		add	sp, sp, #60
 3402              		.cfi_remember_state
 3403              		.cfi_def_cfa_offset 4
ARM GAS  C:\Temp\cciy28VF.s 			page 448


 3404              		@ sp needed
 3405 00aa 5DF804FB 		ldr	pc, [sp], #4
 3406              	.L76:
 3407              		.cfi_restore_state
 631:Core/Src/main.c ****   }
 3408              		.loc 1 631 5 is_stmt 1 view .LVU1128
 3409 00ae FFF7FEFF 		bl	Error_Handler
 3410              	.LVL209:
 3411              	.L77:
 636:Core/Src/main.c ****   }
 3412              		.loc 1 636 5 view .LVU1129
 3413 00b2 FFF7FEFF 		bl	Error_Handler
 3414              	.LVL210:
 3415              	.L78:
 640:Core/Src/main.c ****   }
 3416              		.loc 1 640 5 view .LVU1130
 3417 00b6 FFF7FEFF 		bl	Error_Handler
 3418              	.LVL211:
 3419              	.L79:
 646:Core/Src/main.c ****   }
 3420              		.loc 1 646 5 view .LVU1131
 3421 00ba FFF7FEFF 		bl	Error_Handler
 3422              	.LVL212:
 3423              	.L80:
 654:Core/Src/main.c ****   }
 3424              		.loc 1 654 5 view .LVU1132
 3425 00be FFF7FEFF 		bl	Error_Handler
 3426              	.LVL213:
 3427              	.L81:
 658:Core/Src/main.c ****   }
 3428              		.loc 1 658 5 view .LVU1133
 3429 00c2 FFF7FEFF 		bl	Error_Handler
 3430              	.LVL214:
 3431              	.L82:
 662:Core/Src/main.c ****   }
 3432              		.loc 1 662 5 view .LVU1134
 3433 00c6 FFF7FEFF 		bl	Error_Handler
 3434              	.LVL215:
 3435              	.L83:
 666:Core/Src/main.c ****   }
 3436              		.loc 1 666 5 view .LVU1135
 3437 00ca FFF7FEFF 		bl	Error_Handler
 3438              	.LVL216:
 3439              	.L85:
 3440 00ce 00BF     		.align	2
 3441              	.L84:
 3442 00d0 00000000 		.word	htim3
 3443 00d4 00040040 		.word	1073742848
 3444              		.cfi_endproc
 3445              	.LFE915:
 3447              		.section	.text.main,"ax",%progbits
 3448              		.align	1
 3449              		.global	main
 3450              		.syntax unified
 3451              		.thumb
 3452              		.thumb_func
 3454              	main:
ARM GAS  C:\Temp\cciy28VF.s 			page 449


 3455              	.LVL217:
 3456              	.LFB909:
  80:Core/Src/main.c ****   HAL_Init();
 3457              		.loc 1 80 1 view -0
 3458              		.cfi_startproc
 3459              		@ Volatile: function does not return.
 3460              		@ args = 0, pretend = 0, frame = 0
 3461              		@ frame_needed = 0, uses_anonymous_args = 0
  80:Core/Src/main.c ****   HAL_Init();
 3462              		.loc 1 80 1 is_stmt 0 view .LVU1137
 3463 0000 08B5     		push	{r3, lr}
 3464              		.cfi_def_cfa_offset 8
 3465              		.cfi_offset 3, -8
 3466              		.cfi_offset 14, -4
  81:Core/Src/main.c ****   SystemClock_Config();
 3467              		.loc 1 81 3 is_stmt 1 view .LVU1138
 3468 0002 FFF7FEFF 		bl	HAL_Init
 3469              	.LVL218:
  82:Core/Src/main.c ****   PeriphCommonClock_Config();
 3470              		.loc 1 82 3 view .LVU1139
 3471 0006 FFF7FEFF 		bl	SystemClock_Config
 3472              	.LVL219:
  83:Core/Src/main.c ****   MX_GPIO_Init();
 3473              		.loc 1 83 3 view .LVU1140
 3474 000a FFF7FEFF 		bl	PeriphCommonClock_Config
 3475              	.LVL220:
  84:Core/Src/main.c ****   MX_DMA_Init();
 3476              		.loc 1 84 3 view .LVU1141
 3477 000e FFF7FEFF 		bl	MX_GPIO_Init
 3478              	.LVL221:
  85:Core/Src/main.c ****   MX_ADC1_Init();
 3479              		.loc 1 85 3 view .LVU1142
 3480 0012 FFF7FEFF 		bl	MX_DMA_Init
 3481              	.LVL222:
  86:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 3482              		.loc 1 86 3 view .LVU1143
 3483 0016 FFF7FEFF 		bl	MX_ADC1_Init
 3484              	.LVL223:
  87:Core/Src/main.c ****   MX_TIM3_Init();
 3485              		.loc 1 87 3 view .LVU1144
 3486 001a FFF7FEFF 		bl	MX_USB_DEVICE_Init
 3487              	.LVL224:
  88:Core/Src/main.c ****   MX_I2C2_Init();
 3488              		.loc 1 88 3 view .LVU1145
 3489 001e FFF7FEFF 		bl	MX_TIM3_Init
 3490              	.LVL225:
  89:Core/Src/main.c ****   MX_ADC2_Init();
 3491              		.loc 1 89 3 view .LVU1146
 3492 0022 FFF7FEFF 		bl	MX_I2C2_Init
 3493              	.LVL226:
  90:Core/Src/main.c **** 
 3494              		.loc 1 90 3 view .LVU1147
 3495 0026 FFF7FEFF 		bl	MX_ADC2_Init
 3496              	.LVL227:
  92:Core/Src/main.c **** 
 3497              		.loc 1 92 3 view .LVU1148
 3498 002a FFF7FEFF 		bl	initIMU
ARM GAS  C:\Temp\cciy28VF.s 			page 450


 3499              	.LVL228:
 3500              	.L87:
 107:Core/Src/main.c ****   {
 3501              		.loc 1 107 3 discriminator 1 view .LVU1149
 109:Core/Src/main.c ****     CustomWhile();
 3502              		.loc 1 109 5 discriminator 1 view .LVU1150
 3503 002e FFF7FEFF 		bl	refreshIMUValues
 3504              	.LVL229:
 110:Core/Src/main.c ****   }
 3505              		.loc 1 110 5 discriminator 1 view .LVU1151
 3506 0032 FFF7FEFF 		bl	CustomWhile
 3507              	.LVL230:
 107:Core/Src/main.c ****   {
 3508              		.loc 1 107 9 discriminator 1 view .LVU1152
 3509 0036 FAE7     		b	.L87
 3510              		.cfi_endproc
 3511              	.LFE909:
 3513              		.section	.text.MX_TIM4_Init,"ax",%progbits
 3514              		.align	1
 3515              		.global	MX_TIM4_Init
 3516              		.syntax unified
 3517              		.thumb
 3518              		.thumb_func
 3520              	MX_TIM4_Init:
 3521              	.LFB916:
 681:Core/Src/main.c **** 
 3522              		.loc 1 681 1 view -0
 3523              		.cfi_startproc
 3524              		@ args = 0, pretend = 0, frame = 32
 3525              		@ frame_needed = 0, uses_anonymous_args = 0
 3526 0000 00B5     		push	{lr}
 3527              		.cfi_def_cfa_offset 4
 3528              		.cfi_offset 14, -4
 3529 0002 89B0     		sub	sp, sp, #36
 3530              		.cfi_def_cfa_offset 40
 687:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3531              		.loc 1 687 3 view .LVU1154
 687:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 3532              		.loc 1 687 26 is_stmt 0 view .LVU1155
 3533 0004 0023     		movs	r3, #0
 3534 0006 0493     		str	r3, [sp, #16]
 3535 0008 0593     		str	r3, [sp, #20]
 3536 000a 0693     		str	r3, [sp, #24]
 3537 000c 0793     		str	r3, [sp, #28]
 688:Core/Src/main.c **** 
 3538              		.loc 1 688 3 is_stmt 1 view .LVU1156
 688:Core/Src/main.c **** 
 3539              		.loc 1 688 27 is_stmt 0 view .LVU1157
 3540 000e 0193     		str	r3, [sp, #4]
 3541 0010 0293     		str	r3, [sp, #8]
 3542 0012 0393     		str	r3, [sp, #12]
 693:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 3543              		.loc 1 693 3 is_stmt 1 view .LVU1158
 693:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 3544              		.loc 1 693 18 is_stmt 0 view .LVU1159
 3545 0014 1248     		ldr	r0, .L97
 3546 0016 134A     		ldr	r2, .L97+4
ARM GAS  C:\Temp\cciy28VF.s 			page 451


 3547 0018 0260     		str	r2, [r0]
 694:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 3548              		.loc 1 694 3 is_stmt 1 view .LVU1160
 694:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 3549              		.loc 1 694 24 is_stmt 0 view .LVU1161
 3550 001a 4360     		str	r3, [r0, #4]
 695:Core/Src/main.c ****   htim4.Init.Period = 65535;
 3551              		.loc 1 695 3 is_stmt 1 view .LVU1162
 695:Core/Src/main.c ****   htim4.Init.Period = 65535;
 3552              		.loc 1 695 26 is_stmt 0 view .LVU1163
 3553 001c 8360     		str	r3, [r0, #8]
 696:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3554              		.loc 1 696 3 is_stmt 1 view .LVU1164
 696:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3555              		.loc 1 696 21 is_stmt 0 view .LVU1165
 3556 001e 4FF6FF72 		movw	r2, #65535
 3557 0022 C260     		str	r2, [r0, #12]
 697:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3558              		.loc 1 697 3 is_stmt 1 view .LVU1166
 697:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3559              		.loc 1 697 28 is_stmt 0 view .LVU1167
 3560 0024 0361     		str	r3, [r0, #16]
 698:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 3561              		.loc 1 698 3 is_stmt 1 view .LVU1168
 698:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 3562              		.loc 1 698 32 is_stmt 0 view .LVU1169
 3563 0026 8361     		str	r3, [r0, #24]
 699:Core/Src/main.c ****   {
 3564              		.loc 1 699 3 is_stmt 1 view .LVU1170
 699:Core/Src/main.c ****   {
 3565              		.loc 1 699 7 is_stmt 0 view .LVU1171
 3566 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3567              	.LVL231:
 699:Core/Src/main.c ****   {
 3568              		.loc 1 699 6 view .LVU1172
 3569 002c 90B9     		cbnz	r0, .L94
 703:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 3570              		.loc 1 703 3 is_stmt 1 view .LVU1173
 703:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 3571              		.loc 1 703 34 is_stmt 0 view .LVU1174
 3572 002e 4FF48053 		mov	r3, #4096
 3573 0032 0493     		str	r3, [sp, #16]
 704:Core/Src/main.c ****   {
 3574              		.loc 1 704 3 is_stmt 1 view .LVU1175
 704:Core/Src/main.c ****   {
 3575              		.loc 1 704 7 is_stmt 0 view .LVU1176
 3576 0034 04A9     		add	r1, sp, #16
 3577 0036 0A48     		ldr	r0, .L97
 3578 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3579              	.LVL232:
 704:Core/Src/main.c ****   {
 3580              		.loc 1 704 6 view .LVU1177
 3581 003c 60B9     		cbnz	r0, .L95
 708:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3582              		.loc 1 708 3 is_stmt 1 view .LVU1178
 708:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3583              		.loc 1 708 37 is_stmt 0 view .LVU1179
ARM GAS  C:\Temp\cciy28VF.s 			page 452


 3584 003e 0023     		movs	r3, #0
 3585 0040 0193     		str	r3, [sp, #4]
 709:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 3586              		.loc 1 709 3 is_stmt 1 view .LVU1180
 709:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 3587              		.loc 1 709 33 is_stmt 0 view .LVU1181
 3588 0042 0393     		str	r3, [sp, #12]
 710:Core/Src/main.c ****   {
 3589              		.loc 1 710 3 is_stmt 1 view .LVU1182
 710:Core/Src/main.c ****   {
 3590              		.loc 1 710 7 is_stmt 0 view .LVU1183
 3591 0044 01A9     		add	r1, sp, #4
 3592 0046 0648     		ldr	r0, .L97
 3593 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3594              	.LVL233:
 710:Core/Src/main.c ****   {
 3595              		.loc 1 710 6 view .LVU1184
 3596 004c 30B9     		cbnz	r0, .L96
 718:Core/Src/main.c **** 
 3597              		.loc 1 718 1 view .LVU1185
 3598 004e 09B0     		add	sp, sp, #36
 3599              		.cfi_remember_state
 3600              		.cfi_def_cfa_offset 4
 3601              		@ sp needed
 3602 0050 5DF804FB 		ldr	pc, [sp], #4
 3603              	.L94:
 3604              		.cfi_restore_state
 701:Core/Src/main.c ****   }
 3605              		.loc 1 701 5 is_stmt 1 view .LVU1186
 3606 0054 FFF7FEFF 		bl	Error_Handler
 3607              	.LVL234:
 3608              	.L95:
 706:Core/Src/main.c ****   }
 3609              		.loc 1 706 5 view .LVU1187
 3610 0058 FFF7FEFF 		bl	Error_Handler
 3611              	.LVL235:
 3612              	.L96:
 712:Core/Src/main.c ****   }
 3613              		.loc 1 712 5 view .LVU1188
 3614 005c FFF7FEFF 		bl	Error_Handler
 3615              	.LVL236:
 3616              	.L98:
 3617              		.align	2
 3618              	.L97:
 3619 0060 00000000 		.word	htim4
 3620 0064 00080040 		.word	1073743872
 3621              		.cfi_endproc
 3622              	.LFE916:
 3624              		.global	ADC_L
 3625              		.section	.bss.ADC_L,"aw",%nobits
 3626              		.align	2
 3629              	ADC_L:
 3630 0000 00000000 		.space	18
 3630      00000000 
 3630      00000000 
 3630      00000000 
 3630      0000
ARM GAS  C:\Temp\cciy28VF.s 			page 453


 3631              		.global	ADC_H
 3632              		.section	.bss.ADC_H,"aw",%nobits
 3633              		.align	2
 3636              	ADC_H:
 3637 0000 00000000 		.space	18
 3637      00000000 
 3637      00000000 
 3637      00000000 
 3637      0000
 3638              		.global	ADC2s
 3639              		.section	.bss.ADC2s,"aw",%nobits
 3640              		.align	2
 3643              	ADC2s:
 3644 0000 00000000 		.space	18
 3644      00000000 
 3644      00000000 
 3644      00000000 
 3644      0000
 3645              		.global	ADC1s
 3646              		.section	.bss.ADC1s,"aw",%nobits
 3647              		.align	2
 3650              	ADC1s:
 3651 0000 00000000 		.space	18
 3651      00000000 
 3651      00000000 
 3651      00000000 
 3651      0000
 3652              		.global	IR_LED_TIMER
 3653              		.section	.bss.IR_LED_TIMER,"aw",%nobits
 3654              		.align	2
 3657              	IR_LED_TIMER:
 3658 0000 00000000 		.space	4
 3659              		.global	IMU_Gyro
 3660              		.section	.bss.IMU_Gyro,"aw",%nobits
 3661              		.align	2
 3664              	IMU_Gyro:
 3665 0000 00000000 		.space	12
 3665      00000000 
 3665      00000000 
 3666              		.global	IMU_Accel
 3667              		.section	.bss.IMU_Accel,"aw",%nobits
 3668              		.align	2
 3671              	IMU_Accel:
 3672 0000 00000000 		.space	12
 3672      00000000 
 3672      00000000 
 3673              		.global	htim4
 3674              		.section	.bss.htim4,"aw",%nobits
 3675              		.align	2
 3678              	htim4:
 3679 0000 00000000 		.space	76
 3679      00000000 
 3679      00000000 
 3679      00000000 
 3679      00000000 
 3680              		.global	htim3
 3681              		.section	.bss.htim3,"aw",%nobits
ARM GAS  C:\Temp\cciy28VF.s 			page 454


 3682              		.align	2
 3685              	htim3:
 3686 0000 00000000 		.space	76
 3686      00000000 
 3686      00000000 
 3686      00000000 
 3686      00000000 
 3687              		.global	hi2c2
 3688              		.section	.bss.hi2c2,"aw",%nobits
 3689              		.align	2
 3692              	hi2c2:
 3693 0000 00000000 		.space	84
 3693      00000000 
 3693      00000000 
 3693      00000000 
 3693      00000000 
 3694              		.text
 3695              	.Letext0:
 3696              		.file 11 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 3697              		.file 12 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for
 3698              		.file 13 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for
 3699              		.file 14 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 3700              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 3701              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 3702              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 3703              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 3704              		.file 19 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 3705              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 3706              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 3707              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 3708              		.file 23 "Core/Inc/main.h"
 3709              		.file 24 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_utils.h"
 3710              		.file 25 "Core/Inc/CustomWhile.h"
 3711              		.file 26 "Core/Inc/IMU.h"
 3712              		.file 27 "USB_DEVICE/App/usb_device.h"
ARM GAS  C:\Temp\cciy28VF.s 			page 455


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
  C:\Temp\cciy28VF.s:21     .text.NVIC_EncodePriority:00000000 $t
  C:\Temp\cciy28VF.s:26     .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
  C:\Temp\cciy28VF.s:88     .text.PeriphCommonClock_Config:00000000 $t
  C:\Temp\cciy28VF.s:94     .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
  C:\Temp\cciy28VF.s:177    .text.PeriphCommonClock_Config:00000044 $d
  C:\Temp\cciy28VF.s:182    .text.MX_ADC1_Init:00000000 $t
  C:\Temp\cciy28VF.s:188    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
  C:\Temp\cciy28VF.s:1149   .text.MX_ADC1_Init:00000300 $d
  C:\Temp\cciy28VF.s:1164   .text.MX_ADC2_Init:00000000 $t
  C:\Temp\cciy28VF.s:1170   .text.MX_ADC2_Init:00000000 MX_ADC2_Init
  C:\Temp\cciy28VF.s:2124   .text.MX_ADC2_Init:00000348 $d
  C:\Temp\cciy28VF.s:2140   .text.MX_DMA_Init:00000000 $t
  C:\Temp\cciy28VF.s:2146   .text.MX_DMA_Init:00000000 MX_DMA_Init
  C:\Temp\cciy28VF.s:2291   .text.MX_DMA_Init:00000058 $d
  C:\Temp\cciy28VF.s:2298   .text.MX_GPIO_Init:00000000 $t
  C:\Temp\cciy28VF.s:2304   .text.MX_GPIO_Init:00000000 MX_GPIO_Init
  C:\Temp\cciy28VF.s:2762   .text.MX_GPIO_Init:000001b0 $d
  C:\Temp\cciy28VF.s:2771   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
  C:\Temp\cciy28VF.s:2777   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
  C:\Temp\cciy28VF.s:2810   .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
  C:\Temp\cciy28VF.s:2815   .text.Error_Handler:00000000 $t
  C:\Temp\cciy28VF.s:2821   .text.Error_Handler:00000000 Error_Handler
  C:\Temp\cciy28VF.s:2852   .text.SystemClock_Config:00000000 $t
  C:\Temp\cciy28VF.s:2858   .text.SystemClock_Config:00000000 SystemClock_Config
  C:\Temp\cciy28VF.s:3143   .text.SystemClock_Config:000000d4 $d
  C:\Temp\cciy28VF.s:3152   .text.MX_I2C2_Init:00000000 $t
  C:\Temp\cciy28VF.s:3158   .text.MX_I2C2_Init:00000000 MX_I2C2_Init
  C:\Temp\cciy28VF.s:3239   .text.MX_I2C2_Init:00000048 $d
  C:\Temp\cciy28VF.s:3692   .bss.hi2c2:00000000 hi2c2
  C:\Temp\cciy28VF.s:3246   .text.MX_TIM3_Init:00000000 $t
  C:\Temp\cciy28VF.s:3252   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
  C:\Temp\cciy28VF.s:3442   .text.MX_TIM3_Init:000000d0 $d
  C:\Temp\cciy28VF.s:3685   .bss.htim3:00000000 htim3
  C:\Temp\cciy28VF.s:3448   .text.main:00000000 $t
  C:\Temp\cciy28VF.s:3454   .text.main:00000000 main
  C:\Temp\cciy28VF.s:3514   .text.MX_TIM4_Init:00000000 $t
  C:\Temp\cciy28VF.s:3520   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
  C:\Temp\cciy28VF.s:3619   .text.MX_TIM4_Init:00000060 $d
  C:\Temp\cciy28VF.s:3678   .bss.htim4:00000000 htim4
  C:\Temp\cciy28VF.s:3629   .bss.ADC_L:00000000 ADC_L
  C:\Temp\cciy28VF.s:3626   .bss.ADC_L:00000000 $d
  C:\Temp\cciy28VF.s:3636   .bss.ADC_H:00000000 ADC_H
  C:\Temp\cciy28VF.s:3633   .bss.ADC_H:00000000 $d
  C:\Temp\cciy28VF.s:3643   .bss.ADC2s:00000000 ADC2s
  C:\Temp\cciy28VF.s:3640   .bss.ADC2s:00000000 $d
  C:\Temp\cciy28VF.s:3650   .bss.ADC1s:00000000 ADC1s
  C:\Temp\cciy28VF.s:3647   .bss.ADC1s:00000000 $d
  C:\Temp\cciy28VF.s:3657   .bss.IR_LED_TIMER:00000000 IR_LED_TIMER
  C:\Temp\cciy28VF.s:3654   .bss.IR_LED_TIMER:00000000 $d
  C:\Temp\cciy28VF.s:3664   .bss.IMU_Gyro:00000000 IMU_Gyro
  C:\Temp\cciy28VF.s:3661   .bss.IMU_Gyro:00000000 $d
  C:\Temp\cciy28VF.s:3671   .bss.IMU_Accel:00000000 IMU_Accel
  C:\Temp\cciy28VF.s:3668   .bss.IMU_Accel:00000000 $d
  C:\Temp\cciy28VF.s:3675   .bss.htim4:00000000 $d
  C:\Temp\cciy28VF.s:3682   .bss.htim3:00000000 $d
ARM GAS  C:\Temp\cciy28VF.s 			page 456


  C:\Temp\cciy28VF.s:3689   .bss.hi2c2:00000000 $d

UNDEFINED SYMBOLS
LL_GPIO_Init
LL_ADC_Init
LL_ADC_REG_Init
LL_ADC_CommonInit
SystemCoreClock
HAL_IncTick
LL_SetSystemCoreClock
HAL_InitTick
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_Init
MX_USB_DEVICE_Init
initIMU
refreshIMUValues
CustomWhile
