count_stat.cas.0.asm
count_stat.cas.1.asm
count_stat.cas.2.asm
count_stat.cas.3.asm
count_stat.checker.asm
. boolector-functional.mmap
# tid	pc	cmd	arg	accu	mem	adr	val	full	heap
3	inc	MEM	0	0	0	0	0	0	{}	# 0
1	inc	MEM	0	0	0	0	0	0	{}	# 1
1	1	ADDI	1	0	0	0	0	0	{}	# 2
3	1	ADDI	1	0	0	0	0	0	{}	# 3
1	2	CAS	0	1	0	0	0	0	{}	# 4
2	inc	MEM	0	0	0	0	0	0	{(0,1)}	# 5
2	1	ADDI	1	1	1	0	0	0	{}	# 6
1	3	JZ	inc	1	0	0	0	0	{}	# 7
1	4	LOAD	11	1	0	0	0	0	{}	# 8
2	2	CAS	0	2	1	0	0	0	{}	# 9
1	5	SUBI	1	2	0	0	0	0	{(0,2)}	# 10
1	6	STORE	11	1	0	0	0	0	{}	# 11
1	7	JNZ	inc	1	0	11	1	1	{}	# 12
2	3	JZ	inc	1	1	0	0	0	{}	# 13
1	inc	MEM	0	1	0	11	1	1	{}	# 14
1	1	FLUSH	-	2	2	11	1	1	{}	# 15
1	1	ADDI	1	2	2	11	1	0	{(11,1)}	# 16
0	inc	MEM	0	0	0	0	0	0	{}	# 17
1	2	CAS	0	3	2	11	1	0	{}	# 18
2	4	LOAD	12	1	1	0	0	0	{(0,3)}	# 19
1	3	JZ	inc	1	2	11	1	0	{}	# 20
0	1	ADDI	1	2	2	0	0	0	{}	# 21
0	2	CAS	0	3	2	0	0	0	{}	# 22
0	3	JZ	inc	0	2	0	0	0	{}	# 23
0	inc	MEM	0	0	2	0	0	0	{}	# 24
1	4	LOAD	11	1	2	11	1	0	{}	# 25
2	5	SUBI	1	1	1	0	0	0	{}	# 26
1	5	SUBI	1	1	2	11	1	0	{}	# 27
2	6	STORE	12	0	1	0	0	0	{}	# 28
2	7	JNZ	inc	0	1	12	0	1	{}	# 29
2	8	CHECK	0	0	1	12	0	1	{}	# 30
2	9	FLUSH	-	0	1	12	0	1	{}	# 31
0	1	ADDI	1	3	3	0	0	0	{(12,0)}	# 32
1	6	STORE	11	0	2	11	1	0	{}	# 33
4	0	CHECK	0	0	0	0	0	0	{}	# 34
1	7	JNZ	inc	0	2	11	0	1	{}	# 35
1	8	CHECK	0	0	2	11	0	1	{}	# 36
1	9	FLUSH	-	0	2	11	0	1	{}	# 37
3	2	CAS	0	1	0	0	0	0	{(11,0)}	# 38
3	3	JZ	inc	0	0	0	0	0	{}	# 39
3	inc	MEM	0	0	0	0	0	0	{}	# 40
0	2	CAS	0	4	3	0	0	0	{}	# 41
3	1	ADDI	1	3	3	0	0	0	{(0,4)}	# 42
3	2	CAS	0	4	3	0	0	0	{}	# 43
3	3	JZ	inc	0	3	0	0	0	{}	# 44
3	inc	MEM	0	0	3	0	0	0	{}	# 45
3	1	ADDI	1	4	4	0	0	0	{}	# 46
3	2	CAS	0	5	4	0	0	0	{}	# 47
3	3	JZ	inc	1	4	0	0	0	{(0,5)}	# 48
0	3	JZ	inc	1	3	0	0	0	{}	# 49
3	4	LOAD	13	1	4	0	0	0	{}	# 50
3	5	SUBI	1	4	4	0	0	0	{}	# 51
3	6	STORE	13	3	4	0	0	0	{}	# 52
0	4	LOAD	10	1	3	0	0	0	{}	# 53
0	5	SUBI	1	1	3	0	0	0	{}	# 54
3	7	JNZ	inc	3	4	13	3	1	{}	# 55
3	inc	MEM	0	3	4	13	3	1	{}	# 56
3	1	ADDI	1	5	5	13	3	1	{}	# 57
3	2	FLUSH	-	6	5	13	3	1	{}	# 58
3	2	CAS	0	6	5	13	3	0	{(13,3)}	# 59
3	3	JZ	inc	1	5	13	3	0	{(0,6)}	# 60
3	4	LOAD	13	1	5	13	3	0	{}	# 61
3	5	SUBI	1	3	5	13	3	0	{}	# 62
3	6	STORE	13	2	5	13	3	0	{}	# 63
0	6	STORE	10	0	3	0	0	0	{}	# 64
0	7	JNZ	inc	0	3	10	0	1	{}	# 65
3	7	FLUSH	-	2	5	13	2	1	{}	# 66
3	7	JNZ	inc	2	5	13	2	0	{(13,2)}	# 67
0	8	FLUSH	-	0	3	10	0	1	{}	# 68
3	inc	MEM	0	2	5	13	2	0	{(10,0)}	# 69
3	1	ADDI	1	6	6	13	2	0	{}	# 70
3	2	CAS	0	7	6	13	2	0	{}	# 71
3	3	JZ	inc	1	6	13	2	0	{(0,7)}	# 72
3	4	LOAD	13	1	6	13	2	0	{}	# 73
3	5	SUBI	1	2	6	13	2	0	{}	# 74
3	6	STORE	13	1	6	13	2	0	{}	# 75
3	7	JNZ	inc	1	6	13	1	1	{}	# 76
3	inc	FLUSH	-	1	6	13	1	1	{}	# 77
3	inc	MEM	0	1	6	13	1	0	{(13,1)}	# 78
3	1	ADDI	1	7	7	13	1	0	{}	# 79
3	2	CAS	0	8	7	13	1	0	{}	# 80
3	3	JZ	inc	1	7	13	1	0	{(0,8)}	# 81
3	4	LOAD	13	1	7	13	1	0	{}	# 82
3	5	SUBI	1	1	7	13	1	0	{}	# 83
3	6	STORE	13	0	7	13	1	0	{}	# 84
3	7	FLUSH	-	0	7	13	0	1	{}	# 85
3	7	JNZ	inc	0	7	13	0	0	{(13,0)}	# 86
3	8	CHECK	0	0	7	13	0	0	{}	# 87
0	8	CHECK	0	0	3	10	0	0	{}	# 88
3	9	HALT	-	0	7	13	0	0	{}	# 89
4	1	ADDI	16	0	0	0	0	0	{}	# 90
4	2	CMP	0	16	0	0	0	0	{}	# 91
4	3	JNZ	error	8	0	0	0	0	{}	# 92
4	error	EXIT	1	8	0	0	0	0	{}	# 93
