var g_data = {"8":{"st":"inst","pa":0,"n":"/spi_top/intf","l":"SystemVerilog","sn":2,"du":{"n":"work.spi_interface","s":1,"b":1},"bc":[{"n":"spi_top","s":7,"b":1},{"n":"intf","s":8,"z":1}],"loc":{"cp":0.00,"data":{"s":[2,0],"t":[78,0]}}},"10":{"st":"inst","pa":0,"n":"/spi_top/dut/spi_master_","l":"Verilog","sn":12,"du":{"n":"work.spi_master","s":5,"b":1},"bc":[{"n":"spi_top","s":7,"b":1},{"n":"dut","s":9,"b":1},{"n":"spi_master_","s":10,"z":1}],"loc":{"cp":0.00,"data":{"s":[13,0],"b":[9,0],"fc":[1,0],"t":[100,0]}}},"11":{"st":"inst","pa":0,"n":"/spi_top/dut/spi_slave_","l":"Verilog","sn":12,"du":{"n":"work.spi_slave","s":6,"b":1},"bc":[{"n":"spi_top","s":7,"b":1},{"n":"dut","s":9,"b":1},{"n":"spi_slave_","s":11,"z":1}],"loc":{"cp":0.00,"data":{"s":[13,0],"b":[10,0],"fc":[3,0],"t":[98,0]}}},"9":{"st":"inst","pa":0,"n":"/spi_top/dut","l":"Verilog","sn":2,"du":{"n":"work.top_dut","s":4,"b":1},"bc":[{"n":"spi_top","s":7,"b":1},{"n":"dut","s":9,"z":1}],"children":[{"n":"spi_slave_","id":11,"zf":1,"tc":0.00,"s":0.00,"b":0.00,"fc":0.00,"t":0.00},{"n":"spi_master_","id":10,"zf":1,"tc":0.00,"s":0.00,"b":0.00,"fc":0.00,"t":0.00}],"rec":{"cp":0.00,"data":{"s":[26,0],"b":[19,0],"fc":[4,0],"t":[238,0],"a":[4,0]}},"loc":{"cp":0.00,"data":{"t":[40,0],"a":[4,0]}}},"7":{"st":"inst","pa":0,"n":"/spi_top","l":"Verilog","sn":2,"du":{"n":"work.spi_top","s":3,"b":1},"bc":[{"n":"spi_top","s":7,"z":1}],"children":[{"n":"dut","id":9,"zf":1,"tc":0.00,"s":0.00,"b":0.00,"fc":0.00,"t":0.00,"a":0.00},{"n":"intf","id":8,"zf":1,"tc":0.00,"s":0.00,"t":0.00}],"rec":{"cp":0.00,"data":{"s":[35,0],"b":[19,0],"fc":[4,0],"t":[320,0],"a":[4,0]}},"loc":{"cp":0.00,"data":{"s":[7,0],"t":[4,0]}}},"12":{"st":"inst","pa":0,"n":"/spi_top_sv_unit","l":"SystemVerilog","sn":2,"du":{"n":"work.spi_top_sv_unit","s":2,"b":1},"bc":[{"n":"spi_top_sv_unit","s":12,"z":1}],"loc":{"cp":0.00,"data":{"s":[264,0],"b":[228,0],"fc":[51,0]}}},"1":{"st":"du","pa":0,"n":"work.spi_interface","l":"SystemVerilog","sn":1,"loc":{"cp":0.00,"data":{"s":[2,0],"t":[78,0]}}},"5":{"st":"du","pa":0,"n":"work.spi_master","l":"Verilog","sn":13,"one_inst":10,"loc":{"cp":0.00,"data":{"s":[13,0],"b":[9,0],"fc":[1,0],"t":[100,0]}}},"6":{"st":"du","pa":0,"n":"work.spi_slave","l":"Verilog","sn":14,"one_inst":11,"loc":{"cp":0.00,"data":{"s":[13,0],"b":[10,0],"fc":[3,0],"t":[98,0]}}},"3":{"st":"du","pa":0,"n":"work.spi_top","l":"Verilog","sn":2,"one_inst":7,"loc":{"cp":0.00,"data":{"s":[7,0],"t":[4,0]}}},"2":{"st":"du","pa":0,"n":"work.spi_top_sv_unit","l":"SystemVerilog","sn":2,"one_inst":12,"loc":{"cp":0.00,"data":{"s":[264,0],"b":[228,0],"fc":[51,0]}}},"4":{"st":"du","pa":0,"n":"work.top_dut","l":"Verilog","sn":12,"one_inst":9,"loc":{"cp":0.00,"data":{"t":[40,0],"a":[4,0]}}}};
processSummaryData(g_data);