Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,18
design__inferred_latch__count,0
design__instance__count,1800
design__instance__area,39544.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,30
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,12
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.00278569757938385
power__switching__total,0.001917635090649128
power__leakage__total,1.5113610629668983E-7
power__total,0.004703484009951353
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.28749045624505465
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.28739353377226373
timing__hold__ws__corner:nom_tt_025C_3v30,1.1316776724928581
timing__setup__ws__corner:nom_tt_025C_3v30,6.792760324269509
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.131678
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,8.426243
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,335
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,12
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.3199740285520504
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.32412981549536096
timing__hold__ws__corner:nom_ss_125C_3v00,2.50435235193538
timing__setup__ws__corner:nom_ss_125C_3v00,-13.170041430193782
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-198.30264924756298
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-13.170041430193782
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.504352
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,29
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-13.170041
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,21
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,12
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.27233957526640634
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2722420421709346
timing__hold__ws__corner:nom_ff_n40C_3v60,0.5438282200715228
timing__setup__ws__corner:nom_ff_n40C_3v60,13.955754280548259
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.543828
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,17.610703
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,399
design__max_fanout_violation__count,12
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2708275624864067
clock__skew__worst_setup,0.2707352474392983
timing__hold__ws,0.5366082174935849
timing__setup__ws,-15.388693421784064
timing__hold__tns,0.0
timing__setup__tns,-257.6447075278341
timing__hold__wns,0
timing__setup__wns,-15.388693421784064
timing__hold_vio__count,0
timing__hold_r2r__ws,0.536608
timing__hold_r2r_vio__count,0
timing__setup_vio__count,86
timing__setup_r2r__ws,-15.388694
timing__setup_r2r_vio__count,62
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1800
design__instance__area__stdcell,39544.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.760951
design__instance__utilization__stdcell,0.760951
design__instance__count__class:tie_cell,11
design__instance__count__class:buffer,5
design__instance__count__class:inverter,109
design__instance__count__class:sequential_cell,173
design__instance__count__class:multi_input_combinational_cell,909
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,70068.1
design__violations,0
design__instance__count__class:timing_repair_buffer,135
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,14
design__instance__count__setup_buffer,61
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1378
route__net__special,2
route__drc_errors__iter:1,908
route__wirelength__iter:1,99652
route__drc_errors__iter:2,355
route__wirelength__iter:2,96758
route__drc_errors__iter:3,325
route__wirelength__iter:3,95342
route__drc_errors__iter:4,47
route__wirelength__iter:4,95188
route__drc_errors__iter:5,41
route__wirelength__iter:5,95197
route__drc_errors__iter:6,40
route__wirelength__iter:6,95196
route__drc_errors__iter:7,33
route__wirelength__iter:7,95073
route__drc_errors__iter:8,0
route__wirelength__iter:8,95058
route__drc_errors,0
route__wirelength,95058
route__vias,11171
route__vias__singlecut,11171
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,630.04
design__instance__count__class:fill_cell,687
timing__unannotated_net__count__corner:nom_tt_025C_3v30,21
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,21
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,21
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,19
design__max_fanout_violation__count__corner:min_tt_025C_3v30,12
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2850336436443782
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.28494193921995065
timing__hold__ws__corner:min_tt_025C_3v30,1.1192398435962168
timing__setup__ws__corner:min_tt_025C_3v30,7.57393103005718
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.119240
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,9.384276
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,21
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,240
design__max_fanout_violation__count__corner:min_ss_125C_3v00,12
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3155826522762515
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3169113672297015
timing__hold__ws__corner:min_ss_125C_3v00,2.480639763815588
timing__setup__ws__corner:min_ss_125C_3v00,-11.296905064493412
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-153.62323759028752
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-11.296905064493412
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.480640
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,24
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-11.296906
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,16
timing__unannotated_net__count__corner:min_ss_125C_3v00,21
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,12
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2708275624864067
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2707352474392983
timing__hold__ws__corner:min_ff_n40C_3v60,0.5366082174935849
timing__setup__ws__corner:min_ff_n40C_3v60,14.418107116318847
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.536608
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,18.165306
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,21
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,49
design__max_fanout_violation__count__corner:max_tt_025C_3v30,12
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.29042466475982154
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.29032063685947207
timing__hold__ws__corner:max_tt_025C_3v30,1.1466372620389536
timing__setup__ws__corner:max_tt_025C_3v30,5.83382070275121
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.146637
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,7.300235
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,21
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,399
design__max_fanout_violation__count__corner:max_ss_125C_3v00,12
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.32523892832832935
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.331598063948626
timing__hold__ws__corner:max_ss_125C_3v00,2.5328924119473766
timing__setup__ws__corner:max_ss_125C_3v00,-15.388693421784064
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-257.6447075278341
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-15.388693421784064
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.532892
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,33
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-15.388694
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,25
timing__unannotated_net__count__corner:max_ss_125C_3v00,21
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,2
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,12
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2741663362827889
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2740617532709114
timing__hold__ws__corner:max_ff_n40C_3v60,0.5526711467127572
timing__setup__ws__corner:max_ff_n40C_3v60,13.397457744632932
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.552671
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,16.955576
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,21
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,21
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000690654
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000744395
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000325296
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000744395
design_powergrid__voltage__worst,0.0000744395
design_powergrid__voltage__worst__net:VPWR,3.29993
design_powergrid__drop__worst,0.0000744395
design_powergrid__drop__worst__net:VPWR,0.0000690654
design_powergrid__voltage__worst__net:VGND,0.0000744395
design_powergrid__drop__worst__net:VGND,0.0000744395
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00003229999999999999906775960401006386746303178369998931884765625
ir__drop__worst,0.000069099999999999999096556013711278865230269730091094970703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
