// Seed: 2469821497
module module_0 (
    output wor  id_0,
    output wand id_1,
    output tri0 id_2,
    input  wor  id_3
);
  wire id_5;
  ;
  logic id_6;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    output tri0  id_3
);
  assign id_2 = 1'b0;
  parameter id_5 = 1;
  assign id_3 = id_0 >= id_5 | -1;
  logic id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic id_7;
  uwire id_8 = 1;
  logic id_9 = 1;
endmodule
