design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
dzielnik_1Khz_z_50mHz.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/98e0/src/dzielnik_1Khz_z_50mHz.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_dzielnik_1Khz_z_10mHz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dzielnik_1Khz_z_10mHz_0_0/sim/design_1_dzielnik_1Khz_z_10mHz_0_0.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
7_segments_driver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/426e/src/7_segments_driver.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_segments_7_driver_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_segments_7_driver_0_0/sim/design_1_segments_7_driver_0_0.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
Licznik_99.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/27ee/src/Licznik_99.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_Licznik_99_x2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Licznik_99_x2_0_0/sim/design_1_Licznik_99_x2_0_0.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
Blink_led.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/ec7f/src/Blink_led.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_blink_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blink_0_0/sim/design_1_blink_0_0.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
bin_2_bcd_v2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f27c/src/bin_2_bcd_v2.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_bin_2_bcd_v2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_bin_2_bcd_v2_0_0/sim/design_1_bin_2_bcd_v2_0_0.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
MUX_display_LED.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1b81/src/MUX_display_LED.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_MUX_display_LED_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_MUX_display_LED_0_0/sim/design_1_MUX_display_LED_0_0.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../project_licznik.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
