
*** Running vivado
    with args -log tanh_custom_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tanh_custom_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tanh_custom_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 386.270 ; gain = 45.055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/cordic_tanh/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tanh_custom_0
Command: synth_design -top tanh_custom_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23520
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1203.859 ; gain = 408.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_0' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/synth/tanh_custom_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom.v:10]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R.dat' is read successfully [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1_tanh_custom_tanh_in_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_flow_control_loop_pipe_sequential_init' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_tanh_custom_Pipeline_VITIS_LOOP_14_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip' [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/ip/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/hdl/verilog/tanh_custom.v:10]
INFO: [Synth 8-6155] done synthesizing module 'tanh_custom_0' (0#1) [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/synth/tanh_custom_0.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized108 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized104 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized100 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized96 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_div_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized94 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized94 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.361 . Memory (MB): peak = 1453.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/constraints/tanh_custom_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.gen/sources_1/ip/tanh_custom_0/constraints/tanh_custom_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.runs/tanh_custom_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.runs/tanh_custom_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1453.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1453.922 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.runs/tanh_custom_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/faddfsub_32ns_32ns_32_7_full_dsp_1_U1/tanh_custom_faddfsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fadd_32ns_32ns_32_7_full_dsp_1_U2/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fadd_32ns_32ns_32_7_full_dsp_1_U2/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fadd_32ns_32ns_32_7_full_dsp_1_U2/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fadd_32ns_32ns_32_7_full_dsp_1_U2/tanh_custom_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1:/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1:/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1:/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1:/tanh_custom_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_tanh_custom_Pipeline_VITIS_LOOP_14_1_fu_42/fcmp_32ns_32ns_1_2_no_dsp_1_U5/tanh_custom_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U14/tanh_custom_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:02 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:16 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:18 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:01:20 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_134                | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_87 | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                    | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0    | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_16 | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_17 | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3_14 | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1    | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2    | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3    | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     9|
|2     |DSP48E1 |    10|
|7     |LUT1    |    20|
|8     |LUT2    |   228|
|9     |LUT3    |   788|
|10    |LUT4    |   308|
|11    |LUT5    |   187|
|12    |LUT6    |   263|
|13    |MUXCY   |   837|
|14    |SRL16E  |    34|
|15    |XORCY   |   731|
|16    |FDE     |     6|
|17    |FDRE    |  2048|
|18    |FDSE    |    36|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1453.922 ; gain = 658.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1453.922 ; gain = 658.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1453.922 ; gain = 658.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1453.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1593 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1453.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 240 instances
  FDE => FDRE: 6 instances

Synth Design complete, checksum: 51d956af
INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1453.922 ; gain = 1034.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.runs/tanh_custom_0_synth_1/tanh_custom_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP tanh_custom_0, cache-ID = e8af6ba06a836f8e
INFO: [Coretcl 2-1174] Renamed 402 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chait/OneDrive/Desktop/FPGA/Project/tanh/hyperbolic_tan/hyperbolic_tan.runs/tanh_custom_0_synth_1/tanh_custom_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tanh_custom_0_utilization_synth.rpt -pb tanh_custom_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 00:33:08 2024...
