// Seed: 3606312314
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10
);
  assign id_8  = 1;
  assign id_10 = id_3 ? 1'b0 : 1;
  wire id_12;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
    , id_7, id_8,
    input  tri   id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  tri1  id_5
);
  wire id_9;
  module_0(
      id_3, id_0, id_1, id_3, id_5, id_3, id_5, id_1, id_0, id_2, id_0
  );
endmodule
