// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft1D_512_fft1D_512_Pipeline_loop6_twiddles (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_x_address0,
        data_x_ce0,
        data_x_we0,
        data_x_d0,
        data_x_q0,
        data_x_address1,
        data_x_ce1,
        data_x_we1,
        data_x_d1,
        data_x_q1,
        data_y_address0,
        data_y_ce0,
        data_y_we0,
        data_y_d0,
        data_y_q0,
        data_y_address1,
        data_y_ce1,
        data_y_we1,
        data_y_d1,
        data_y_q1,
        DATA_x_r_address0,
        DATA_x_r_ce0,
        DATA_x_r_we0,
        DATA_x_r_d0,
        DATA_x_r_q0,
        DATA_x_r_address1,
        DATA_x_r_ce1,
        DATA_x_r_we1,
        DATA_x_r_d1,
        DATA_x_r_q1,
        DATA_y_r_address0,
        DATA_y_r_ce0,
        DATA_y_r_we0,
        DATA_y_r_d0,
        DATA_y_r_q0,
        DATA_y_r_address1,
        DATA_y_r_ce1,
        DATA_y_r_we1,
        DATA_y_r_d1,
        DATA_y_r_q1,
        twiddles8_reversed8_address0,
        twiddles8_reversed8_ce0,
        twiddles8_reversed8_q0,
        grp_fu_1602_p_din0,
        grp_fu_1602_p_din1,
        grp_fu_1602_p_opcode,
        grp_fu_1602_p_dout0,
        grp_fu_1602_p_ce,
        grp_fu_1607_p_din0,
        grp_fu_1607_p_din1,
        grp_fu_1607_p_opcode,
        grp_fu_1607_p_dout0,
        grp_fu_1607_p_ce,
        grp_fu_1612_p_din0,
        grp_fu_1612_p_din1,
        grp_fu_1612_p_opcode,
        grp_fu_1612_p_dout0,
        grp_fu_1612_p_ce,
        grp_fu_1617_p_din0,
        grp_fu_1617_p_din1,
        grp_fu_1617_p_opcode,
        grp_fu_1617_p_dout0,
        grp_fu_1617_p_ce,
        grp_fu_1622_p_din0,
        grp_fu_1622_p_din1,
        grp_fu_1622_p_opcode,
        grp_fu_1622_p_dout0,
        grp_fu_1622_p_ce,
        grp_fu_1627_p_din0,
        grp_fu_1627_p_din1,
        grp_fu_1627_p_opcode,
        grp_fu_1627_p_dout0,
        grp_fu_1627_p_ce,
        grp_fu_1650_p_din0,
        grp_fu_1650_p_din1,
        grp_fu_1650_p_dout0,
        grp_fu_1650_p_ce,
        grp_fu_1655_p_din0,
        grp_fu_1655_p_din1,
        grp_fu_1655_p_dout0,
        grp_fu_1655_p_ce,
        grp_fu_1662_p_din0,
        grp_fu_1662_p_din1,
        grp_fu_1662_p_dout0,
        grp_fu_1662_p_ce,
        grp_fu_1667_p_din0,
        grp_fu_1667_p_din1,
        grp_fu_1667_p_dout0,
        grp_fu_1667_p_ce,
        grp_sin_or_cos_double_s_fu_5138_p_din1,
        grp_sin_or_cos_double_s_fu_5138_p_din2,
        grp_sin_or_cos_double_s_fu_5138_p_dout0,
        grp_sin_or_cos_double_s_fu_5138_p_ce,
        grp_sin_or_cos_double_s_fu_5138_p_start,
        grp_sin_or_cos_double_s_fu_5138_p_ready,
        grp_sin_or_cos_double_s_fu_5138_p_done,
        grp_sin_or_cos_double_s_fu_5138_p_idle
);

parameter    ap_ST_fsm_pp0_stage0 = 17'd1;
parameter    ap_ST_fsm_pp0_stage1 = 17'd2;
parameter    ap_ST_fsm_pp0_stage2 = 17'd4;
parameter    ap_ST_fsm_pp0_stage3 = 17'd8;
parameter    ap_ST_fsm_pp0_stage4 = 17'd16;
parameter    ap_ST_fsm_pp0_stage5 = 17'd32;
parameter    ap_ST_fsm_pp0_stage6 = 17'd64;
parameter    ap_ST_fsm_pp0_stage7 = 17'd128;
parameter    ap_ST_fsm_pp0_stage8 = 17'd256;
parameter    ap_ST_fsm_pp0_stage9 = 17'd512;
parameter    ap_ST_fsm_pp0_stage10 = 17'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 17'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 17'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 17'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 17'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 17'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] data_x_address0;
output   data_x_ce0;
output   data_x_we0;
output  [63:0] data_x_d0;
input  [63:0] data_x_q0;
output  [2:0] data_x_address1;
output   data_x_ce1;
output   data_x_we1;
output  [63:0] data_x_d1;
input  [63:0] data_x_q1;
output  [2:0] data_y_address0;
output   data_y_ce0;
output   data_y_we0;
output  [63:0] data_y_d0;
input  [63:0] data_y_q0;
output  [2:0] data_y_address1;
output   data_y_ce1;
output   data_y_we1;
output  [63:0] data_y_d1;
input  [63:0] data_y_q1;
output  [8:0] DATA_x_r_address0;
output   DATA_x_r_ce0;
output   DATA_x_r_we0;
output  [63:0] DATA_x_r_d0;
input  [63:0] DATA_x_r_q0;
output  [8:0] DATA_x_r_address1;
output   DATA_x_r_ce1;
output   DATA_x_r_we1;
output  [63:0] DATA_x_r_d1;
input  [63:0] DATA_x_r_q1;
output  [8:0] DATA_y_r_address0;
output   DATA_y_r_ce0;
output   DATA_y_r_we0;
output  [63:0] DATA_y_r_d0;
input  [63:0] DATA_y_r_q0;
output  [8:0] DATA_y_r_address1;
output   DATA_y_r_ce1;
output   DATA_y_r_we1;
output  [63:0] DATA_y_r_d1;
input  [63:0] DATA_y_r_q1;
output  [2:0] twiddles8_reversed8_address0;
output   twiddles8_reversed8_ce0;
input  [31:0] twiddles8_reversed8_q0;
output  [63:0] grp_fu_1602_p_din0;
output  [63:0] grp_fu_1602_p_din1;
output  [1:0] grp_fu_1602_p_opcode;
input  [63:0] grp_fu_1602_p_dout0;
output   grp_fu_1602_p_ce;
output  [63:0] grp_fu_1607_p_din0;
output  [63:0] grp_fu_1607_p_din1;
output  [1:0] grp_fu_1607_p_opcode;
input  [63:0] grp_fu_1607_p_dout0;
output   grp_fu_1607_p_ce;
output  [63:0] grp_fu_1612_p_din0;
output  [63:0] grp_fu_1612_p_din1;
output  [1:0] grp_fu_1612_p_opcode;
input  [63:0] grp_fu_1612_p_dout0;
output   grp_fu_1612_p_ce;
output  [63:0] grp_fu_1617_p_din0;
output  [63:0] grp_fu_1617_p_din1;
output  [1:0] grp_fu_1617_p_opcode;
input  [63:0] grp_fu_1617_p_dout0;
output   grp_fu_1617_p_ce;
output  [63:0] grp_fu_1622_p_din0;
output  [63:0] grp_fu_1622_p_din1;
output  [1:0] grp_fu_1622_p_opcode;
input  [63:0] grp_fu_1622_p_dout0;
output   grp_fu_1622_p_ce;
output  [63:0] grp_fu_1627_p_din0;
output  [63:0] grp_fu_1627_p_din1;
output  [1:0] grp_fu_1627_p_opcode;
input  [63:0] grp_fu_1627_p_dout0;
output   grp_fu_1627_p_ce;
output  [63:0] grp_fu_1650_p_din0;
output  [63:0] grp_fu_1650_p_din1;
input  [63:0] grp_fu_1650_p_dout0;
output   grp_fu_1650_p_ce;
output  [63:0] grp_fu_1655_p_din0;
output  [63:0] grp_fu_1655_p_din1;
input  [63:0] grp_fu_1655_p_dout0;
output   grp_fu_1655_p_ce;
output  [63:0] grp_fu_1662_p_din0;
output  [63:0] grp_fu_1662_p_din1;
input  [63:0] grp_fu_1662_p_dout0;
output   grp_fu_1662_p_ce;
output  [63:0] grp_fu_1667_p_din0;
output  [63:0] grp_fu_1667_p_din1;
input  [63:0] grp_fu_1667_p_dout0;
output   grp_fu_1667_p_ce;
output  [63:0] grp_sin_or_cos_double_s_fu_5138_p_din1;
output  [0:0] grp_sin_or_cos_double_s_fu_5138_p_din2;
input  [63:0] grp_sin_or_cos_double_s_fu_5138_p_dout0;
output   grp_sin_or_cos_double_s_fu_5138_p_ce;
output   grp_sin_or_cos_double_s_fu_5138_p_start;
input   grp_sin_or_cos_double_s_fu_5138_p_ready;
input   grp_sin_or_cos_double_s_fu_5138_p_done;
input   grp_sin_or_cos_double_s_fu_5138_p_idle;

reg ap_idle;
reg[2:0] data_x_address0;
reg data_x_ce0;
reg data_x_we0;
reg[63:0] data_x_d0;
reg[2:0] data_x_address1;
reg data_x_ce1;
reg data_x_we1;
reg[63:0] data_x_d1;
reg[2:0] data_y_address0;
reg data_y_ce0;
reg data_y_we0;
reg[63:0] data_y_d0;
reg[2:0] data_y_address1;
reg data_y_ce1;
reg data_y_we1;
reg[63:0] data_y_d1;
reg[8:0] DATA_x_r_address0;
reg DATA_x_r_ce0;
reg DATA_x_r_we0;
reg[63:0] DATA_x_r_d0;
reg[8:0] DATA_x_r_address1;
reg DATA_x_r_ce1;
reg DATA_x_r_we1;
reg[63:0] DATA_x_r_d1;
reg[8:0] DATA_y_r_address0;
reg DATA_y_r_ce0;
reg DATA_y_r_we0;
reg[63:0] DATA_y_r_d0;
reg[8:0] DATA_y_r_address1;
reg DATA_y_r_ce1;
reg DATA_y_r_we1;
reg[63:0] DATA_y_r_d1;
reg twiddles8_reversed8_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_subdone;
reg   [0:0] icmp_ln250_reg_1101;
reg    ap_condition_exit_pp0_iter0_stage16;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [63:0] reg_572;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg   [63:0] reg_580;
reg   [63:0] reg_588;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] reg_595;
reg   [63:0] reg_602;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg   [63:0] reg_608;
reg   [63:0] reg_614;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg   [63:0] reg_622;
reg   [63:0] reg_630;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg   [63:0] reg_636;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg   [63:0] reg_644;
reg   [63:0] reg_652;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg   [63:0] reg_659;
reg   [63:0] reg_666;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
reg   [63:0] reg_672;
reg   [63:0] reg_678;
reg   [63:0] reg_684;
reg   [63:0] reg_691;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
reg   [63:0] reg_697;
reg   [63:0] reg_704;
reg   [63:0] reg_710;
reg   [63:0] reg_715;
wire   [0:0] icmp_ln250_fu_738_p2;
reg   [0:0] icmp_ln250_reg_1101_pp0_iter1_reg;
wire   [0:0] or_ln115_fu_762_p2;
reg   [0:0] or_ln115_reg_1105;
reg   [0:0] or_ln115_reg_1105_pp0_iter1_reg;
wire   [3:0] select_ln115_fu_768_p3;
reg   [3:0] select_ln115_reg_1109;
wire   [8:0] shl_ln5_fu_794_p3;
reg   [8:0] shl_ln5_reg_1114;
reg   [8:0] DATA_x_addr_1_reg_1124;
reg   [8:0] DATA_x_addr_1_reg_1124_pp0_iter1_reg;
reg   [8:0] DATA_x_addr_1_reg_1124_pp0_iter2_reg;
reg   [8:0] DATA_x_addr_3_reg_1130;
reg   [8:0] DATA_x_addr_3_reg_1130_pp0_iter1_reg;
reg   [8:0] DATA_x_addr_3_reg_1130_pp0_iter2_reg;
reg   [8:0] DATA_y_addr_1_reg_1136;
reg   [8:0] DATA_y_addr_1_reg_1136_pp0_iter1_reg;
reg   [8:0] DATA_y_addr_1_reg_1136_pp0_iter2_reg;
reg   [8:0] DATA_y_addr_3_reg_1142;
reg   [8:0] DATA_y_addr_3_reg_1142_pp0_iter1_reg;
reg   [8:0] DATA_y_addr_3_reg_1142_pp0_iter2_reg;
wire   [31:0] zext_ln115_fu_836_p1;
reg   [2:0] data_x_addr_8_reg_1158;
reg   [2:0] data_x_addr_8_reg_1158_pp0_iter1_reg;
reg   [2:0] data_x_addr_8_reg_1158_pp0_iter2_reg;
reg   [2:0] data_y_addr_8_reg_1163;
reg   [2:0] data_y_addr_8_reg_1163_pp0_iter1_reg;
reg   [2:0] data_y_addr_8_reg_1163_pp0_iter2_reg;
reg   [63:0] c0_x_1_reg_1168;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [63:0] c0_x_3_reg_1174;
reg   [8:0] DATA_x_addr_5_reg_1179;
reg   [8:0] DATA_x_addr_5_reg_1179_pp0_iter1_reg;
reg   [8:0] DATA_x_addr_5_reg_1179_pp0_iter2_reg;
reg   [8:0] DATA_x_addr_7_reg_1185;
reg   [8:0] DATA_x_addr_7_reg_1185_pp0_iter1_reg;
reg   [8:0] DATA_x_addr_7_reg_1185_pp0_iter2_reg;
reg   [63:0] c0_y_1_reg_1190;
reg   [63:0] c0_y_3_reg_1196;
reg   [8:0] DATA_y_addr_5_reg_1201;
reg   [8:0] DATA_y_addr_5_reg_1201_pp0_iter1_reg;
reg   [8:0] DATA_y_addr_5_reg_1201_pp0_iter2_reg;
reg   [8:0] DATA_y_addr_7_reg_1207;
reg   [8:0] DATA_y_addr_7_reg_1207_pp0_iter1_reg;
reg   [8:0] DATA_y_addr_7_reg_1207_pp0_iter2_reg;
wire   [63:0] grp_fu_568_p1;
reg   [63:0] conv2_i1_reg_1212;
reg   [8:0] DATA_x_addr_2_reg_1222;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [8:0] DATA_x_addr_2_reg_1222_pp0_iter1_reg;
reg   [8:0] DATA_x_addr_2_reg_1222_pp0_iter2_reg;
reg   [8:0] DATA_x_addr_6_reg_1233;
reg   [8:0] DATA_x_addr_6_reg_1233_pp0_iter1_reg;
reg   [8:0] DATA_x_addr_6_reg_1233_pp0_iter2_reg;
reg   [63:0] DATA_x_load_3_reg_1239;
reg   [8:0] DATA_y_addr_2_reg_1244;
reg   [8:0] DATA_y_addr_2_reg_1244_pp0_iter1_reg;
reg   [8:0] DATA_y_addr_2_reg_1244_pp0_iter2_reg;
reg   [8:0] DATA_y_addr_6_reg_1255;
reg   [8:0] DATA_y_addr_6_reg_1255_pp0_iter1_reg;
reg   [8:0] DATA_y_addr_6_reg_1255_pp0_iter2_reg;
reg   [63:0] DATA_y_load_3_reg_1261;
reg   [63:0] conv_i1_reg_1266;
reg   [8:0] DATA_x_addr_reg_1271;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
reg   [8:0] DATA_x_addr_4_reg_1282;
reg   [8:0] DATA_x_addr_4_reg_1282_pp0_iter1_reg;
reg   [8:0] DATA_x_addr_4_reg_1282_pp0_iter2_reg;
reg   [8:0] DATA_y_addr_reg_1293;
reg   [8:0] DATA_y_addr_4_reg_1304;
reg   [8:0] DATA_y_addr_4_reg_1304_pp0_iter1_reg;
reg   [8:0] DATA_y_addr_4_reg_1304_pp0_iter2_reg;
reg   [63:0] tmp_1_1_reg_1339;
reg   [63:0] sub1_reg_1345;
wire   [63:0] bitcast_ln271_1_fu_928_p1;
wire   [63:0] bitcast_ln271_3_fu_943_p1;
wire   [63:0] bitcast_ln271_9_fu_958_p1;
wire   [63:0] bitcast_ln271_11_fu_974_p1;
reg   [63:0] c0_x_5_reg_1373;
reg   [63:0] c0_y_5_reg_1379;
wire   [63:0] bitcast_ln271_5_fu_989_p1;
wire   [63:0] bitcast_ln271_7_fu_1003_p1;
reg   [63:0] c0_x_9_reg_1395;
reg   [63:0] c0_y_9_reg_1401;
wire   [63:0] xor_ln271_6_fu_1012_p2;
reg   [63:0] xor_ln271_6_reg_1407;
wire   [63:0] xor_ln271_7_fu_1022_p2;
reg   [63:0] xor_ln271_7_reg_1412;
reg   [63:0] mul_reg_1417;
wire   [63:0] bitcast_ln271_13_fu_1028_p1;
wire   [63:0] bitcast_ln271_15_fu_1032_p1;
wire   [0:0] icmp_ln28_1_fu_1041_p2;
reg   [0:0] icmp_ln28_1_reg_1433;
reg   [0:0] icmp_ln28_1_reg_1433_pp0_iter1_reg;
reg   [63:0] add13_reg_1437;
reg   [63:0] add14_reg_1442;
reg   [63:0] sub7_reg_1447;
reg   [63:0] sub8_reg_1453;
reg   [63:0] c0_x_10_reg_1459;
reg   [63:0] c0_y_10_reg_1464;
reg   [63:0] c0_x_11_reg_1469;
reg   [63:0] c0_y_11_reg_1475;
wire   [63:0] xor_ln271_8_fu_1056_p2;
reg   [63:0] xor_ln271_8_reg_1481;
wire   [63:0] xor_ln271_9_fu_1066_p2;
reg   [63:0] xor_ln271_9_reg_1486;
wire   [63:0] bitcast_ln271_17_fu_1072_p1;
wire   [63:0] bitcast_ln271_19_fu_1076_p1;
reg   [63:0] phi_x_reg_1501;
reg   [63:0] phi_y_reg_1507;
wire   [2:0] data_x_addr_reg_1513;
wire   [2:0] data_x_addr_1_reg_1518;
wire   [2:0] data_y_addr_reg_1523;
wire   [2:0] data_y_addr_1_reg_1528;
reg   [63:0] sub14_reg_1533;
reg   [63:0] sub15_reg_1539;
wire   [2:0] data_x_addr_2_reg_1545;
wire   [2:0] data_x_addr_3_reg_1550;
wire   [2:0] data_y_addr_2_reg_1555;
wire   [2:0] data_y_addr_3_reg_1560;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage12_subdone;
wire    grp_sin_or_cos_double_s_fu_474_ap_ready;
reg   [0:0] grp_sin_or_cos_double_s_fu_474_do_cos;
reg   [0:0] ap_phi_mux_first_iter_1_phi_fu_466_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg    grp_sin_or_cos_double_s_fu_474_ap_start_reg;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln253_fu_808_p1;
wire   [63:0] zext_ln255_fu_820_p1;
wire   [63:0] zext_ln28_fu_841_p1;
wire   [63:0] zext_ln257_fu_863_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln259_fu_874_p1;
wire   [63:0] zext_ln254_fu_885_p1;
wire   [63:0] zext_ln258_fu_896_p1;
wire   [63:0] zext_ln252_fu_902_p1;
wire   [63:0] zext_ln256_fu_912_p1;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage12;
reg   [3:0] j_fu_108;
wire   [3:0] add_ln28_fu_1036_p2;
reg   [3:0] ap_sig_allocacmp_j_load;
reg   [6:0] tid_fu_112;
wire   [6:0] select_ln250_fu_782_p3;
reg   [6:0] ap_sig_allocacmp_tid_load;
reg   [8:0] indvar_flatten6_fu_116;
wire   [8:0] add_ln250_fu_744_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten6_load;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage5;
reg   [63:0] grp_fu_494_p0;
reg   [63:0] grp_fu_494_p1;
wire    ap_block_pp0_stage14;
reg   [63:0] grp_fu_499_p0;
reg   [63:0] grp_fu_499_p1;
reg   [63:0] grp_fu_504_p0;
reg   [63:0] grp_fu_504_p1;
reg   [63:0] grp_fu_509_p0;
reg   [63:0] grp_fu_509_p1;
reg   [63:0] grp_fu_514_p0;
reg   [63:0] grp_fu_514_p1;
reg   [63:0] grp_fu_519_p0;
reg   [63:0] grp_fu_519_p1;
reg   [63:0] grp_fu_540_p0;
reg   [63:0] grp_fu_540_p1;
reg   [63:0] grp_fu_546_p0;
reg   [63:0] grp_fu_546_p1;
reg   [63:0] grp_fu_551_p0;
reg   [63:0] grp_fu_551_p1;
reg   [63:0] grp_fu_559_p0;
reg   [63:0] grp_fu_559_p1;
reg   [31:0] grp_fu_568_p0;
wire   [0:0] icmp_ln28_fu_756_p2;
wire   [6:0] add_ln250_1_fu_776_p2;
wire   [5:0] trunc_ln252_fu_790_p1;
wire   [8:0] or_ln253_fu_802_p2;
wire   [8:0] or_ln255_fu_814_p2;
wire   [2:0] hi_3_fu_826_p4;
wire   [8:0] or_ln257_fu_858_p2;
wire   [8:0] or_ln259_fu_869_p2;
wire   [8:0] or_ln254_fu_880_p2;
wire   [8:0] or_ln258_fu_891_p2;
wire   [8:0] or_ln256_fu_907_p2;
wire   [63:0] bitcast_ln271_fu_918_p1;
wire   [63:0] xor_ln271_fu_922_p2;
wire   [63:0] bitcast_ln271_2_fu_933_p1;
wire   [63:0] xor_ln271_1_fu_937_p2;
wire   [63:0] bitcast_ln271_8_fu_948_p1;
wire   [63:0] xor_ln271_4_fu_952_p2;
wire   [63:0] bitcast_ln271_10_fu_964_p1;
wire   [63:0] xor_ln271_5_fu_968_p2;
wire   [63:0] bitcast_ln271_4_fu_980_p1;
wire   [63:0] xor_ln271_2_fu_983_p2;
wire   [63:0] bitcast_ln271_6_fu_994_p1;
wire   [63:0] xor_ln271_3_fu_997_p2;
wire   [63:0] bitcast_ln271_12_fu_1008_p1;
wire   [63:0] bitcast_ln271_14_fu_1018_p1;
wire   [63:0] bitcast_ln271_16_fu_1052_p1;
wire   [63:0] bitcast_ln271_18_fu_1062_p1;
reg   [1:0] grp_fu_494_opcode;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage1_00001;
reg   [1:0] grp_fu_499_opcode;
reg   [1:0] grp_fu_504_opcode;
reg   [1:0] grp_fu_509_opcode;
reg   [1:0] grp_fu_514_opcode;
reg   [1:0] grp_fu_519_opcode;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
wire    ap_block_pp0_stage16_11001;
reg    ap_condition_exit_pp0_iter1_stage12;
reg    ap_idle_pp0_0to0;
reg   [16:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1393;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_sin_or_cos_double_s_fu_474_ap_start_reg = 1'b0;
#0 j_fu_108 = 4'd0;
#0 tid_fu_112 = 7'd0;
#0 indvar_flatten6_fu_116 = 9'd0;
#0 ap_done_reg = 1'b0;
end

fft1D_512_sitodp_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_2_no_dsp_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_568_p0),
    .ce(1'b1),
    .dout(grp_fu_568_p1)
);

fft1D_512_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage16),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage16)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage16_subdone) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_double_s_fu_474_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
            grp_sin_or_cos_double_s_fu_474_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_double_s_fu_474_ap_ready == 1'b1)) begin
            grp_sin_or_cos_double_s_fu_474_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage12) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln250_fu_738_p2 == 1'd0))) begin
            indvar_flatten6_fu_116 <= add_ln250_fu_744_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_116 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_108 <= 4'd1;
    end else if (((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        j_fu_108 <= add_ln28_fu_1036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln250_fu_738_p2 == 1'd0))) begin
            tid_fu_112 <= select_ln250_fu_782_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            tid_fu_112 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DATA_x_addr_1_reg_1124[8 : 3] <= zext_ln253_fu_808_p1[8 : 3];
        DATA_x_addr_1_reg_1124_pp0_iter1_reg[8 : 3] <= DATA_x_addr_1_reg_1124[8 : 3];
        DATA_x_addr_1_reg_1124_pp0_iter2_reg[8 : 3] <= DATA_x_addr_1_reg_1124_pp0_iter1_reg[8 : 3];
        DATA_x_addr_3_reg_1130[8 : 3] <= zext_ln255_fu_820_p1[8 : 3];
        DATA_x_addr_3_reg_1130_pp0_iter1_reg[8 : 3] <= DATA_x_addr_3_reg_1130[8 : 3];
        DATA_x_addr_3_reg_1130_pp0_iter2_reg[8 : 3] <= DATA_x_addr_3_reg_1130_pp0_iter1_reg[8 : 3];
        DATA_y_addr_1_reg_1136[8 : 3] <= zext_ln253_fu_808_p1[8 : 3];
        DATA_y_addr_1_reg_1136_pp0_iter1_reg[8 : 3] <= DATA_y_addr_1_reg_1136[8 : 3];
        DATA_y_addr_1_reg_1136_pp0_iter2_reg[8 : 3] <= DATA_y_addr_1_reg_1136_pp0_iter1_reg[8 : 3];
        DATA_y_addr_3_reg_1142[8 : 3] <= zext_ln255_fu_820_p1[8 : 3];
        DATA_y_addr_3_reg_1142_pp0_iter1_reg[8 : 3] <= DATA_y_addr_3_reg_1142[8 : 3];
        DATA_y_addr_3_reg_1142_pp0_iter2_reg[8 : 3] <= DATA_y_addr_3_reg_1142_pp0_iter1_reg[8 : 3];
        data_x_addr_8_reg_1158 <= zext_ln28_fu_841_p1;
        data_x_addr_8_reg_1158_pp0_iter1_reg <= data_x_addr_8_reg_1158;
        data_x_addr_8_reg_1158_pp0_iter2_reg <= data_x_addr_8_reg_1158_pp0_iter1_reg;
        data_y_addr_8_reg_1163 <= zext_ln28_fu_841_p1;
        data_y_addr_8_reg_1163_pp0_iter1_reg <= data_y_addr_8_reg_1163;
        data_y_addr_8_reg_1163_pp0_iter2_reg <= data_y_addr_8_reg_1163_pp0_iter1_reg;
        icmp_ln250_reg_1101 <= icmp_ln250_fu_738_p2;
        icmp_ln250_reg_1101_pp0_iter1_reg <= icmp_ln250_reg_1101;
        or_ln115_reg_1105 <= or_ln115_fu_762_p2;
        or_ln115_reg_1105_pp0_iter1_reg <= or_ln115_reg_1105;
        select_ln115_reg_1109 <= select_ln115_fu_768_p3;
        shl_ln5_reg_1114[8 : 3] <= shl_ln5_fu_794_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DATA_x_addr_2_reg_1222[8 : 3] <= zext_ln254_fu_885_p1[8 : 3];
        DATA_x_addr_2_reg_1222_pp0_iter1_reg[8 : 3] <= DATA_x_addr_2_reg_1222[8 : 3];
        DATA_x_addr_2_reg_1222_pp0_iter2_reg[8 : 3] <= DATA_x_addr_2_reg_1222_pp0_iter1_reg[8 : 3];
        DATA_x_addr_6_reg_1233[8 : 3] <= zext_ln258_fu_896_p1[8 : 3];
        DATA_x_addr_6_reg_1233_pp0_iter1_reg[8 : 3] <= DATA_x_addr_6_reg_1233[8 : 3];
        DATA_x_addr_6_reg_1233_pp0_iter2_reg[8 : 3] <= DATA_x_addr_6_reg_1233_pp0_iter1_reg[8 : 3];
        DATA_y_addr_2_reg_1244[8 : 3] <= zext_ln254_fu_885_p1[8 : 3];
        DATA_y_addr_2_reg_1244_pp0_iter1_reg[8 : 3] <= DATA_y_addr_2_reg_1244[8 : 3];
        DATA_y_addr_2_reg_1244_pp0_iter2_reg[8 : 3] <= DATA_y_addr_2_reg_1244_pp0_iter1_reg[8 : 3];
        DATA_y_addr_6_reg_1255[8 : 3] <= zext_ln258_fu_896_p1[8 : 3];
        DATA_y_addr_6_reg_1255_pp0_iter1_reg[8 : 3] <= DATA_y_addr_6_reg_1255[8 : 3];
        DATA_y_addr_6_reg_1255_pp0_iter2_reg[8 : 3] <= DATA_y_addr_6_reg_1255_pp0_iter1_reg[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DATA_x_addr_4_reg_1282[8 : 3] <= zext_ln256_fu_912_p1[8 : 3];
        DATA_x_addr_4_reg_1282_pp0_iter1_reg[8 : 3] <= DATA_x_addr_4_reg_1282[8 : 3];
        DATA_x_addr_4_reg_1282_pp0_iter2_reg[8 : 3] <= DATA_x_addr_4_reg_1282_pp0_iter1_reg[8 : 3];
        DATA_x_addr_reg_1271[8 : 3] <= zext_ln252_fu_902_p1[8 : 3];
        DATA_y_addr_4_reg_1304[8 : 3] <= zext_ln256_fu_912_p1[8 : 3];
        DATA_y_addr_4_reg_1304_pp0_iter1_reg[8 : 3] <= DATA_y_addr_4_reg_1304[8 : 3];
        DATA_y_addr_4_reg_1304_pp0_iter2_reg[8 : 3] <= DATA_y_addr_4_reg_1304_pp0_iter1_reg[8 : 3];
        DATA_y_addr_reg_1293[8 : 3] <= zext_ln252_fu_902_p1[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DATA_x_addr_5_reg_1179[8 : 3] <= zext_ln257_fu_863_p1[8 : 3];
        DATA_x_addr_5_reg_1179_pp0_iter1_reg[8 : 3] <= DATA_x_addr_5_reg_1179[8 : 3];
        DATA_x_addr_5_reg_1179_pp0_iter2_reg[8 : 3] <= DATA_x_addr_5_reg_1179_pp0_iter1_reg[8 : 3];
        DATA_x_addr_7_reg_1185[8 : 3] <= zext_ln259_fu_874_p1[8 : 3];
        DATA_x_addr_7_reg_1185_pp0_iter1_reg[8 : 3] <= DATA_x_addr_7_reg_1185[8 : 3];
        DATA_x_addr_7_reg_1185_pp0_iter2_reg[8 : 3] <= DATA_x_addr_7_reg_1185_pp0_iter1_reg[8 : 3];
        DATA_y_addr_5_reg_1201[8 : 3] <= zext_ln257_fu_863_p1[8 : 3];
        DATA_y_addr_5_reg_1201_pp0_iter1_reg[8 : 3] <= DATA_y_addr_5_reg_1201[8 : 3];
        DATA_y_addr_5_reg_1201_pp0_iter2_reg[8 : 3] <= DATA_y_addr_5_reg_1201_pp0_iter1_reg[8 : 3];
        DATA_y_addr_7_reg_1207[8 : 3] <= zext_ln259_fu_874_p1[8 : 3];
        DATA_y_addr_7_reg_1207_pp0_iter1_reg[8 : 3] <= DATA_y_addr_7_reg_1207[8 : 3];
        DATA_y_addr_7_reg_1207_pp0_iter2_reg[8 : 3] <= DATA_y_addr_7_reg_1207_pp0_iter1_reg[8 : 3];
        xor_ln271_8_reg_1481 <= xor_ln271_8_fu_1056_p2;
        xor_ln271_9_reg_1486 <= xor_ln271_9_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DATA_x_load_3_reg_1239 <= DATA_x_r_q0;
        DATA_y_load_3_reg_1261 <= DATA_y_r_q0;
        conv_i1_reg_1266 <= grp_fu_568_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add13_reg_1437 <= grp_fu_1602_p_dout0;
        add14_reg_1442 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c0_x_10_reg_1459 <= grp_fu_1612_p_dout0;
        c0_x_11_reg_1469 <= grp_fu_1622_p_dout0;
        c0_y_10_reg_1464 <= grp_fu_1617_p_dout0;
        c0_y_11_reg_1475 <= grp_fu_1627_p_dout0;
        sub7_reg_1447 <= grp_fu_1602_p_dout0;
        sub8_reg_1453 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c0_x_1_reg_1168 <= DATA_x_r_q1;
        c0_x_3_reg_1174 <= DATA_x_r_q0;
        c0_y_1_reg_1190 <= DATA_y_r_q1;
        c0_y_3_reg_1196 <= DATA_y_r_q0;
        conv2_i1_reg_1212 <= grp_fu_568_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        c0_x_5_reg_1373 <= grp_fu_1612_p_dout0;
        c0_y_5_reg_1379 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        c0_x_9_reg_1395 <= grp_fu_1612_p_dout0;
        c0_y_9_reg_1401 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        icmp_ln28_1_reg_1433 <= icmp_ln28_1_fu_1041_p2;
        icmp_ln28_1_reg_1433_pp0_iter1_reg <= icmp_ln28_1_reg_1433;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_reg_1417 <= grp_fu_1662_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        phi_x_reg_1501 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        phi_y_reg_1507 <= grp_sin_or_cos_double_s_fu_5138_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_572 <= grp_fu_1602_p_dout0;
        reg_580 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_588 <= grp_fu_1612_p_dout0;
        reg_595 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_602 <= grp_fu_1622_p_dout0;
        reg_608 <= grp_fu_1627_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_614 <= grp_fu_1602_p_dout0;
        reg_622 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_630 <= grp_fu_1650_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_636 <= grp_fu_1602_p_dout0;
        reg_644 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_652 <= grp_fu_1602_p_dout0;
        reg_659 <= grp_fu_1607_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_666 <= grp_fu_1655_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_672 <= grp_fu_1612_p_dout0;
        reg_678 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_684 <= grp_fu_1662_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_691 <= grp_fu_1650_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_697 <= grp_fu_1655_p_dout0;
        reg_704 <= grp_fu_1667_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_710 <= grp_fu_1622_p_dout0;
        reg_715 <= grp_fu_1627_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        sub14_reg_1533 <= grp_fu_1612_p_dout0;
        sub15_reg_1539 <= grp_fu_1617_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sub1_reg_1345 <= grp_fu_1617_p_dout0;
        tmp_1_1_reg_1339 <= grp_fu_1612_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        xor_ln271_6_reg_1407 <= xor_ln271_6_fu_1012_p2;
        xor_ln271_7_reg_1412 <= xor_ln271_7_fu_1022_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        DATA_x_r_address0 = DATA_x_addr_7_reg_1185_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        DATA_x_r_address0 = DATA_x_addr_1_reg_1124_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        DATA_x_r_address0 = DATA_x_addr_4_reg_1282_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_x_r_address0 = DATA_x_addr_5_reg_1179_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DATA_x_r_address0 = zext_ln256_fu_912_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DATA_x_r_address0 = zext_ln258_fu_896_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DATA_x_r_address0 = zext_ln259_fu_874_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DATA_x_r_address0 = zext_ln255_fu_820_p1;
    end else begin
        DATA_x_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        DATA_x_r_address1 = DATA_x_addr_6_reg_1233_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        DATA_x_r_address1 = DATA_x_addr_3_reg_1130_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_x_r_address1 = DATA_x_addr_2_reg_1222_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_x_r_address1 = DATA_x_addr_reg_1271;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DATA_x_r_address1 = zext_ln252_fu_902_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DATA_x_r_address1 = zext_ln254_fu_885_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DATA_x_r_address1 = zext_ln257_fu_863_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DATA_x_r_address1 = zext_ln253_fu_808_p1;
    end else begin
        DATA_x_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DATA_x_r_ce0 = 1'b1;
    end else begin
        DATA_x_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DATA_x_r_ce1 = 1'b1;
    end else begin
        DATA_x_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_x_r_d0 = data_x_q1;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        DATA_x_r_d0 = data_x_q0;
    end else begin
        DATA_x_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_x_r_d1 = data_x_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_x_r_d1 = data_x_q1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_x_r_d1 = grp_fu_1602_p_dout0;
    end else begin
        DATA_x_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_x_r_we0 = 1'b1;
    end else begin
        DATA_x_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln28_1_fu_1041_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_x_r_we1 = 1'b1;
    end else begin
        DATA_x_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        DATA_y_r_address0 = DATA_y_addr_7_reg_1207_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        DATA_y_r_address0 = DATA_y_addr_1_reg_1136_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        DATA_y_r_address0 = DATA_y_addr_4_reg_1304_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_y_r_address0 = DATA_y_addr_5_reg_1201_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DATA_y_r_address0 = zext_ln256_fu_912_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DATA_y_r_address0 = zext_ln258_fu_896_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DATA_y_r_address0 = zext_ln259_fu_874_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DATA_y_r_address0 = zext_ln255_fu_820_p1;
    end else begin
        DATA_y_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        DATA_y_r_address1 = DATA_y_addr_6_reg_1255_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        DATA_y_r_address1 = DATA_y_addr_3_reg_1142_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_y_r_address1 = DATA_y_addr_2_reg_1244_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_y_r_address1 = DATA_y_addr_reg_1293;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        DATA_y_r_address1 = zext_ln252_fu_902_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        DATA_y_r_address1 = zext_ln254_fu_885_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        DATA_y_r_address1 = zext_ln257_fu_863_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        DATA_y_r_address1 = zext_ln253_fu_808_p1;
    end else begin
        DATA_y_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DATA_y_r_ce0 = 1'b1;
    end else begin
        DATA_y_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        DATA_y_r_ce1 = 1'b1;
    end else begin
        DATA_y_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_y_r_d0 = data_y_q1;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        DATA_y_r_d0 = data_y_q0;
    end else begin
        DATA_y_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        DATA_y_r_d1 = data_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        DATA_y_r_d1 = data_y_q1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        DATA_y_r_d1 = grp_fu_1607_p_dout0;
    end else begin
        DATA_y_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_y_r_we0 = 1'b1;
    end else begin
        DATA_y_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln28_1_fu_1041_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln28_1_reg_1433_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        DATA_y_r_we1 = 1'b1;
    end else begin
        DATA_y_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_1101 == 1'd1) & (1'b0 == ap_block_pp0_stage16_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln250_reg_1101_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1393)) begin
            ap_phi_mux_first_iter_1_phi_fu_466_p4 = 1'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_1_phi_fu_466_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_1_phi_fu_466_p4 = 1'd0;
        end
    end else begin
        ap_phi_mux_first_iter_1_phi_fu_466_p4 = 1'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_116;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 4'd1;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_108;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_tid_load = 7'd0;
    end else begin
        ap_sig_allocacmp_tid_load = tid_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_x_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_x_address0 = data_x_addr_reg_1513;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_x_address0 = data_x_addr_2_reg_1545;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_x_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_x_address0 = data_x_addr_8_reg_1158_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_x_address0 = data_x_addr_8_reg_1158_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_address0 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_x_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_x_address0 = 64'd1;
    end else begin
        data_x_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_x_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_x_address1 = data_x_addr_3_reg_1550;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_x_address1 = data_x_addr_1_reg_1518;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_address1 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_x_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_x_address1 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_x_address1 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_x_address1 = 64'd0;
    end else begin
        data_x_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_x_ce0 = 1'b1;
    end else begin
        data_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_x_ce1 = 1'b1;
    end else begin
        data_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_x_d0 = grp_fu_1602_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_d0 = grp_fu_1612_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_x_d0 = reg_652;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_x_d0 = reg_672;
    end else begin
        data_x_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_x_d1 = grp_fu_1602_p_dout0;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        data_x_d1 = reg_710;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_x_d1 = reg_652;
    end else begin
        data_x_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        data_x_we0 = 1'b1;
    end else begin
        data_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        data_x_we1 = 1'b1;
    end else begin
        data_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_y_address0 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_y_address0 = data_y_addr_reg_1523;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_y_address0 = data_y_addr_2_reg_1555;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_y_address0 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_y_address0 = data_y_addr_8_reg_1163_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        data_y_address0 = data_y_addr_8_reg_1163_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_address0 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_y_address0 = 64'd3;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_y_address0 = 64'd1;
    end else begin
        data_y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        data_y_address1 = 64'd7;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        data_y_address1 = data_y_addr_3_reg_1560;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        data_y_address1 = data_y_addr_1_reg_1528;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_address1 = 64'd6;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        data_y_address1 = 64'd5;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_y_address1 = 64'd4;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_y_address1 = 64'd2;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_y_address1 = 64'd0;
    end else begin
        data_y_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_y_ce0 = 1'b1;
    end else begin
        data_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        data_y_ce1 = 1'b1;
    end else begin
        data_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_y_d0 = grp_fu_1607_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_d0 = grp_fu_1617_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        data_y_d0 = reg_659;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        data_y_d0 = reg_678;
    end else begin
        data_y_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        data_y_d1 = grp_fu_1607_p_dout0;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        data_y_d1 = reg_715;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        data_y_d1 = reg_659;
    end else begin
        data_y_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        data_y_we0 = 1'b1;
    end else begin
        data_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln115_reg_1105_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        data_y_we1 = 1'b1;
    end else begin
        data_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage11_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_494_opcode = 2'd1;
    end else if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage9_00001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_494_opcode = 2'd0;
    end else begin
        grp_fu_494_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_494_p0 = c0_x_11_reg_1469;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_494_p0 = c0_x_9_reg_1395;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_494_p0 = reg_691;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_494_p0 = reg_614;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_494_p0 = reg_630;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_494_p0 = reg_636;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_494_p0 = reg_572;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_494_p0 = reg_588;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_494_p0 = DATA_x_r_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_494_p0 = c0_x_1_reg_1168;
    end else begin
        grp_fu_494_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_494_p1 = reg_697;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_494_p1 = sub14_reg_1533;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_494_p1 = sub7_reg_1447;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_494_p1 = bitcast_ln271_13_fu_1028_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_494_p1 = mul_reg_1417;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_494_p1 = reg_572;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_494_p1 = bitcast_ln271_5_fu_989_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_494_p1 = reg_614;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_494_p1 = reg_602;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_494_p1 = bitcast_ln271_1_fu_928_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_494_p1 = DATA_x_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_494_p1 = DATA_x_r_q1;
    end else begin
        grp_fu_494_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_499_opcode = 2'd1;
    end else if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage11_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln250_reg_1101 == 1'd0) 
    & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_00001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_499_opcode = 2'd0;
    end else begin
        grp_fu_499_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_499_p0 = reg_684;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_499_p0 = c0_y_11_reg_1475;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_499_p0 = c0_y_9_reg_1401;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_499_p0 = bitcast_ln271_15_fu_1032_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_499_p0 = reg_697;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_499_p0 = reg_622;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_499_p0 = bitcast_ln271_7_fu_1003_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_499_p0 = reg_644;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_499_p0 = reg_580;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_499_p0 = bitcast_ln271_3_fu_943_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_499_p0 = DATA_y_r_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_499_p0 = c0_y_1_reg_1190;
    end else begin
        grp_fu_499_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_499_p1 = sub15_reg_1539;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_499_p1 = sub8_reg_1453;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_499_p1 = reg_704;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_499_p1 = reg_580;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_499_p1 = reg_666;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_499_p1 = reg_622;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_499_p1 = reg_608;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_499_p1 = reg_595;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_499_p1 = DATA_y_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_499_p1 = DATA_y_r_q1;
    end else begin
        grp_fu_499_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln250_reg_1101 == 1'd0) & 
    (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_504_opcode = 2'd1;
    end else if (((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_504_opcode = 2'd0;
    end else begin
        grp_fu_504_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_504_p0 = c0_x_11_reg_1469;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_504_p0 = c0_x_5_reg_1373;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_504_p0 = reg_691;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_504_p0 = reg_614;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_504_p0 = reg_636;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_504_p0 = reg_572;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_504_p0 = bitcast_ln271_9_fu_958_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_504_p0 = DATA_x_r_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_504_p0 = c0_x_1_reg_1168;
    end else begin
        grp_fu_504_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_504_p1 = sub14_reg_1533;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_504_p1 = bitcast_ln271_17_fu_1072_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_504_p1 = reg_636;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_504_p1 = mul_reg_1417;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_504_p1 = reg_572;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_504_p1 = reg_614;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_504_p1 = reg_602;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_504_p1 = bitcast_ln271_11_fu_974_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_504_p1 = DATA_x_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_504_p1 = DATA_x_r_q1;
    end else begin
        grp_fu_504_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage14_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage12_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage8_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage7_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_00001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_509_opcode = 2'd1;
    end else if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_509_opcode = 2'd0;
    end else begin
        grp_fu_509_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_509_p0 = c0_y_11_reg_1475;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_509_p0 = bitcast_ln271_19_fu_1076_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_509_p0 = c0_y_5_reg_1379;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_509_p0 = reg_697;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_509_p0 = reg_622;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_509_p0 = reg_644;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_509_p0 = reg_580;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_509_p0 = bitcast_ln271_9_fu_958_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_509_p0 = DATA_y_r_q1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_509_p0 = c0_y_1_reg_1190;
    end else begin
        grp_fu_509_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_509_p1 = sub15_reg_1539;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_509_p1 = reg_666;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_509_p1 = reg_644;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_509_p1 = reg_704;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_509_p1 = reg_580;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_509_p1 = reg_622;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_509_p1 = reg_608;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_509_p1 = bitcast_ln271_11_fu_974_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_509_p1 = DATA_y_r_q0;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_509_p1 = DATA_y_r_q1;
    end else begin
        grp_fu_509_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_514_opcode = 2'd1;
    end else if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_514_opcode = 2'd0;
    end else begin
        grp_fu_514_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_514_p0 = c0_x_10_reg_1459;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_514_p0 = c0_x_9_reg_1395;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_514_p0 = c0_x_5_reg_1373;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_514_p0 = c0_x_3_reg_1174;
    end else begin
        grp_fu_514_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_514_p1 = add13_reg_1437;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_514_p1 = sub7_reg_1447;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_514_p1 = reg_636;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_514_p1 = DATA_x_load_3_reg_1239;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_514_p1 = DATA_x_r_q0;
    end else begin
        grp_fu_514_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage15_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage2_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage6_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_519_opcode = 2'd1;
    end else if ((((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage3_00001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage5_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_00001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_519_opcode = 2'd0;
    end else begin
        grp_fu_519_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_519_p0 = c0_y_10_reg_1464;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_519_p0 = c0_y_9_reg_1401;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_519_p0 = c0_y_5_reg_1379;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_519_p0 = c0_y_3_reg_1196;
    end else begin
        grp_fu_519_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_519_p1 = add14_reg_1442;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_519_p1 = sub8_reg_1453;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_519_p1 = reg_644;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_519_p1 = DATA_y_load_3_reg_1261;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_519_p1 = DATA_y_r_q0;
    end else begin
        grp_fu_519_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_540_p0 = data_x_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_540_p0 = reg_588;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_540_p0 = reg_672;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_540_p0 = reg_652;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_540_p0 = tmp_1_1_reg_1339;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_540_p0 = conv_i1_reg_1266;
    end else begin
        grp_fu_540_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_540_p1 = phi_x_reg_1501;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_540_p1 = 64'd4604544271108800512;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_540_p1 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_540_p1 = 64'd13842132293033989956;
    end else begin
        grp_fu_540_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_546_p0 = data_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_546_p0 = reg_595;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_546_p0 = reg_678;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_546_p0 = reg_659;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_546_p0 = sub1_reg_1345;
    end else begin
        grp_fu_546_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_546_p1 = phi_y_reg_1507;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_546_p1 = 64'd4604544271108800512;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_546_p1 = 64'd0;
    end else begin
        grp_fu_546_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_551_p0 = data_x_q0;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_551_p0 = reg_684;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_551_p0 = reg_588;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_551_p0 = reg_630;
    end else begin
        grp_fu_551_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_551_p1 = phi_y_reg_1507;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_551_p1 = conv2_i1_reg_1212;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_551_p1 = 64'd4604544271108800512;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_551_p1 = 64'd4580160821035794432;
    end else begin
        grp_fu_551_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_559_p0 = data_y_q0;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_559_p0 = reg_595;
    end else begin
        grp_fu_559_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_559_p1 = phi_x_reg_1501;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_559_p1 = 64'd4604544271108800512;
    end else begin
        grp_fu_559_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_568_p0 = twiddles8_reversed8_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_568_p0 = zext_ln115_fu_836_p1;
        end else begin
            grp_fu_568_p0 = 'bx;
        end
    end else begin
        grp_fu_568_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln250_reg_1101 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_sin_or_cos_double_s_fu_474_do_cos = 1'd0;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_sin_or_cos_double_s_fu_474_do_cos = 1'd1;
        end else begin
            grp_sin_or_cos_double_s_fu_474_do_cos = 'bx;
        end
    end else begin
        grp_sin_or_cos_double_s_fu_474_do_cos = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddles8_reversed8_ce0 = 1'b1;
    end else begin
        twiddles8_reversed8_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage12) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln250_1_fu_776_p2 = (ap_sig_allocacmp_tid_load + 7'd1);

assign add_ln250_fu_744_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 9'd1);

assign add_ln28_fu_1036_p2 = (select_ln115_reg_1109 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1393 = ((icmp_ln250_reg_1101 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage16;

assign bitcast_ln271_10_fu_964_p1 = reg_608;

assign bitcast_ln271_11_fu_974_p1 = xor_ln271_5_fu_968_p2;

assign bitcast_ln271_12_fu_1008_p1 = reg_678;

assign bitcast_ln271_13_fu_1028_p1 = xor_ln271_6_reg_1407;

assign bitcast_ln271_14_fu_1018_p1 = reg_672;

assign bitcast_ln271_15_fu_1032_p1 = xor_ln271_7_reg_1412;

assign bitcast_ln271_16_fu_1052_p1 = reg_595;

assign bitcast_ln271_17_fu_1072_p1 = xor_ln271_8_reg_1481;

assign bitcast_ln271_18_fu_1062_p1 = reg_588;

assign bitcast_ln271_19_fu_1076_p1 = xor_ln271_9_reg_1486;

assign bitcast_ln271_1_fu_928_p1 = xor_ln271_fu_922_p2;

assign bitcast_ln271_2_fu_933_p1 = reg_588;

assign bitcast_ln271_3_fu_943_p1 = xor_ln271_1_fu_937_p2;

assign bitcast_ln271_4_fu_980_p1 = sub1_reg_1345;

assign bitcast_ln271_5_fu_989_p1 = xor_ln271_2_fu_983_p2;

assign bitcast_ln271_6_fu_994_p1 = tmp_1_1_reg_1339;

assign bitcast_ln271_7_fu_1003_p1 = xor_ln271_3_fu_997_p2;

assign bitcast_ln271_8_fu_948_p1 = reg_602;

assign bitcast_ln271_9_fu_958_p1 = xor_ln271_4_fu_952_p2;

assign bitcast_ln271_fu_918_p1 = reg_595;

assign data_x_addr_1_reg_1518 = 64'd2;

assign data_x_addr_2_reg_1545 = 64'd3;

assign data_x_addr_3_reg_1550 = 64'd4;

assign data_x_addr_reg_1513 = 64'd1;

assign data_y_addr_1_reg_1528 = 64'd2;

assign data_y_addr_2_reg_1555 = 64'd3;

assign data_y_addr_3_reg_1560 = 64'd4;

assign data_y_addr_reg_1523 = 64'd1;

assign grp_fu_1602_p_ce = 1'b1;

assign grp_fu_1602_p_din0 = grp_fu_494_p0;

assign grp_fu_1602_p_din1 = grp_fu_494_p1;

assign grp_fu_1602_p_opcode = grp_fu_494_opcode;

assign grp_fu_1607_p_ce = 1'b1;

assign grp_fu_1607_p_din0 = grp_fu_499_p0;

assign grp_fu_1607_p_din1 = grp_fu_499_p1;

assign grp_fu_1607_p_opcode = grp_fu_499_opcode;

assign grp_fu_1612_p_ce = 1'b1;

assign grp_fu_1612_p_din0 = grp_fu_504_p0;

assign grp_fu_1612_p_din1 = grp_fu_504_p1;

assign grp_fu_1612_p_opcode = grp_fu_504_opcode;

assign grp_fu_1617_p_ce = 1'b1;

assign grp_fu_1617_p_din0 = grp_fu_509_p0;

assign grp_fu_1617_p_din1 = grp_fu_509_p1;

assign grp_fu_1617_p_opcode = grp_fu_509_opcode;

assign grp_fu_1622_p_ce = 1'b1;

assign grp_fu_1622_p_din0 = grp_fu_514_p0;

assign grp_fu_1622_p_din1 = grp_fu_514_p1;

assign grp_fu_1622_p_opcode = grp_fu_514_opcode;

assign grp_fu_1627_p_ce = 1'b1;

assign grp_fu_1627_p_din0 = grp_fu_519_p0;

assign grp_fu_1627_p_din1 = grp_fu_519_p1;

assign grp_fu_1627_p_opcode = grp_fu_519_opcode;

assign grp_fu_1650_p_ce = 1'b1;

assign grp_fu_1650_p_din0 = grp_fu_540_p0;

assign grp_fu_1650_p_din1 = grp_fu_540_p1;

assign grp_fu_1655_p_ce = 1'b1;

assign grp_fu_1655_p_din0 = grp_fu_546_p0;

assign grp_fu_1655_p_din1 = grp_fu_546_p1;

assign grp_fu_1662_p_ce = 1'b1;

assign grp_fu_1662_p_din0 = grp_fu_551_p0;

assign grp_fu_1662_p_din1 = grp_fu_551_p1;

assign grp_fu_1667_p_ce = 1'b1;

assign grp_fu_1667_p_din0 = grp_fu_559_p0;

assign grp_fu_1667_p_din1 = grp_fu_559_p1;

assign grp_sin_or_cos_double_s_fu_474_ap_ready = grp_sin_or_cos_double_s_fu_5138_p_ready;

assign grp_sin_or_cos_double_s_fu_5138_p_ce = 1'b1;

assign grp_sin_or_cos_double_s_fu_5138_p_din1 = reg_684;

assign grp_sin_or_cos_double_s_fu_5138_p_din2 = grp_sin_or_cos_double_s_fu_474_do_cos;

assign grp_sin_or_cos_double_s_fu_5138_p_start = grp_sin_or_cos_double_s_fu_474_ap_start_reg;

assign hi_3_fu_826_p4 = {{select_ln250_fu_782_p3[5:3]}};

assign icmp_ln250_fu_738_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 9'd448) ? 1'b1 : 1'b0);

assign icmp_ln28_1_fu_1041_p2 = ((add_ln28_fu_1036_p2 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_756_p2 = ((ap_sig_allocacmp_j_load == 4'd8) ? 1'b1 : 1'b0);

assign or_ln115_fu_762_p2 = (icmp_ln28_fu_756_p2 | ap_phi_mux_first_iter_1_phi_fu_466_p4);

assign or_ln253_fu_802_p2 = (shl_ln5_fu_794_p3 | 9'd1);

assign or_ln254_fu_880_p2 = (shl_ln5_reg_1114 | 9'd2);

assign or_ln255_fu_814_p2 = (shl_ln5_fu_794_p3 | 9'd3);

assign or_ln256_fu_907_p2 = (shl_ln5_reg_1114 | 9'd4);

assign or_ln257_fu_858_p2 = (shl_ln5_reg_1114 | 9'd5);

assign or_ln258_fu_891_p2 = (shl_ln5_reg_1114 | 9'd6);

assign or_ln259_fu_869_p2 = (shl_ln5_reg_1114 | 9'd7);

assign select_ln115_fu_768_p3 = ((icmp_ln28_fu_756_p2[0:0] == 1'b1) ? 4'd1 : ap_sig_allocacmp_j_load);

assign select_ln250_fu_782_p3 = ((icmp_ln28_fu_756_p2[0:0] == 1'b1) ? add_ln250_1_fu_776_p2 : ap_sig_allocacmp_tid_load);

assign shl_ln5_fu_794_p3 = {{trunc_ln252_fu_790_p1}, {3'd0}};

assign trunc_ln252_fu_790_p1 = select_ln250_fu_782_p3[5:0];

assign twiddles8_reversed8_address0 = zext_ln28_fu_841_p1;

assign xor_ln271_1_fu_937_p2 = (bitcast_ln271_2_fu_933_p1 ^ 64'd9223372036854775808);

assign xor_ln271_2_fu_983_p2 = (bitcast_ln271_4_fu_980_p1 ^ 64'd9223372036854775808);

assign xor_ln271_3_fu_997_p2 = (bitcast_ln271_6_fu_994_p1 ^ 64'd9223372036854775808);

assign xor_ln271_4_fu_952_p2 = (bitcast_ln271_8_fu_948_p1 ^ 64'd9223372036854775808);

assign xor_ln271_5_fu_968_p2 = (bitcast_ln271_10_fu_964_p1 ^ 64'd9223372036854775808);

assign xor_ln271_6_fu_1012_p2 = (bitcast_ln271_12_fu_1008_p1 ^ 64'd9223372036854775808);

assign xor_ln271_7_fu_1022_p2 = (bitcast_ln271_14_fu_1018_p1 ^ 64'd9223372036854775808);

assign xor_ln271_8_fu_1056_p2 = (bitcast_ln271_16_fu_1052_p1 ^ 64'd9223372036854775808);

assign xor_ln271_9_fu_1066_p2 = (bitcast_ln271_18_fu_1062_p1 ^ 64'd9223372036854775808);

assign xor_ln271_fu_922_p2 = (bitcast_ln271_fu_918_p1 ^ 64'd9223372036854775808);

assign zext_ln115_fu_836_p1 = hi_3_fu_826_p4;

assign zext_ln252_fu_902_p1 = shl_ln5_reg_1114;

assign zext_ln253_fu_808_p1 = or_ln253_fu_802_p2;

assign zext_ln254_fu_885_p1 = or_ln254_fu_880_p2;

assign zext_ln255_fu_820_p1 = or_ln255_fu_814_p2;

assign zext_ln256_fu_912_p1 = or_ln256_fu_907_p2;

assign zext_ln257_fu_863_p1 = or_ln257_fu_858_p2;

assign zext_ln258_fu_896_p1 = or_ln258_fu_891_p2;

assign zext_ln259_fu_874_p1 = or_ln259_fu_869_p2;

assign zext_ln28_fu_841_p1 = select_ln115_fu_768_p3;

always @ (posedge ap_clk) begin
    shl_ln5_reg_1114[2:0] <= 3'b000;
    DATA_x_addr_1_reg_1124[2:0] <= 3'b001;
    DATA_x_addr_1_reg_1124_pp0_iter1_reg[2:0] <= 3'b001;
    DATA_x_addr_1_reg_1124_pp0_iter2_reg[2:0] <= 3'b001;
    DATA_x_addr_3_reg_1130[2:0] <= 3'b011;
    DATA_x_addr_3_reg_1130_pp0_iter1_reg[2:0] <= 3'b011;
    DATA_x_addr_3_reg_1130_pp0_iter2_reg[2:0] <= 3'b011;
    DATA_y_addr_1_reg_1136[2:0] <= 3'b001;
    DATA_y_addr_1_reg_1136_pp0_iter1_reg[2:0] <= 3'b001;
    DATA_y_addr_1_reg_1136_pp0_iter2_reg[2:0] <= 3'b001;
    DATA_y_addr_3_reg_1142[2:0] <= 3'b011;
    DATA_y_addr_3_reg_1142_pp0_iter1_reg[2:0] <= 3'b011;
    DATA_y_addr_3_reg_1142_pp0_iter2_reg[2:0] <= 3'b011;
    DATA_x_addr_5_reg_1179[2:0] <= 3'b101;
    DATA_x_addr_5_reg_1179_pp0_iter1_reg[2:0] <= 3'b101;
    DATA_x_addr_5_reg_1179_pp0_iter2_reg[2:0] <= 3'b101;
    DATA_x_addr_7_reg_1185[2:0] <= 3'b111;
    DATA_x_addr_7_reg_1185_pp0_iter1_reg[2:0] <= 3'b111;
    DATA_x_addr_7_reg_1185_pp0_iter2_reg[2:0] <= 3'b111;
    DATA_y_addr_5_reg_1201[2:0] <= 3'b101;
    DATA_y_addr_5_reg_1201_pp0_iter1_reg[2:0] <= 3'b101;
    DATA_y_addr_5_reg_1201_pp0_iter2_reg[2:0] <= 3'b101;
    DATA_y_addr_7_reg_1207[2:0] <= 3'b111;
    DATA_y_addr_7_reg_1207_pp0_iter1_reg[2:0] <= 3'b111;
    DATA_y_addr_7_reg_1207_pp0_iter2_reg[2:0] <= 3'b111;
    DATA_x_addr_2_reg_1222[2:0] <= 3'b010;
    DATA_x_addr_2_reg_1222_pp0_iter1_reg[2:0] <= 3'b010;
    DATA_x_addr_2_reg_1222_pp0_iter2_reg[2:0] <= 3'b010;
    DATA_x_addr_6_reg_1233[2:0] <= 3'b110;
    DATA_x_addr_6_reg_1233_pp0_iter1_reg[2:0] <= 3'b110;
    DATA_x_addr_6_reg_1233_pp0_iter2_reg[2:0] <= 3'b110;
    DATA_y_addr_2_reg_1244[2:0] <= 3'b010;
    DATA_y_addr_2_reg_1244_pp0_iter1_reg[2:0] <= 3'b010;
    DATA_y_addr_2_reg_1244_pp0_iter2_reg[2:0] <= 3'b010;
    DATA_y_addr_6_reg_1255[2:0] <= 3'b110;
    DATA_y_addr_6_reg_1255_pp0_iter1_reg[2:0] <= 3'b110;
    DATA_y_addr_6_reg_1255_pp0_iter2_reg[2:0] <= 3'b110;
    DATA_x_addr_reg_1271[2:0] <= 3'b000;
    DATA_x_addr_4_reg_1282[2:0] <= 3'b100;
    DATA_x_addr_4_reg_1282_pp0_iter1_reg[2:0] <= 3'b100;
    DATA_x_addr_4_reg_1282_pp0_iter2_reg[2:0] <= 3'b100;
    DATA_y_addr_reg_1293[2:0] <= 3'b000;
    DATA_y_addr_4_reg_1304[2:0] <= 3'b100;
    DATA_y_addr_4_reg_1304_pp0_iter1_reg[2:0] <= 3'b100;
    DATA_y_addr_4_reg_1304_pp0_iter2_reg[2:0] <= 3'b100;
end

endmodule //fft1D_512_fft1D_512_Pipeline_loop6_twiddles
