# VSDSquadron-Mini-Research- internship
To learn more about the VSDSquadron Mini RISC-V internship projects, you have come to the right place. You will receive all the tools need to gain hands-on expertise with Mini RISC-V throughout the four weeks of this internship. 
# VSDSQUADRON Mini Board
![download](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/0a8e7a8c-3680-4139-9668-1d09c3c6b431)

BOARD SPECS:

<img width="397" alt="Screenshot 2024-02-19 222428" src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/f02604f0-daaa-4ea7-8fc5-f17dc1b2907a">

The first online meet was held on 16th of Feb 2024 @6PM

# TASK 1

1.install RISC-V GNU Toolchain

2.install Yosys

3.install iverilog

4.install gtkwave

# CLONING RISC-V GNU TOOLCHAIN

![Screenshot from 2024-02-19 11-39-58](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/3f1fa709-894a-4a25-9497-a5104b071cd4)

![Screenshot from 2024-02-19 11-55-53](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/7d2b2de9-23a6-41f6-bb27-bf53b2dcb451)

Tools 

![tools](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/3622bec7-5884-4f6b-be38-43759cc7de50)

Installing YOSYS

![Screenshot from 2024-02-19 12-35-47](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/e3253415-f8fa-4de3-9700-184827460a80)

# Task 2
Identifying Input ports, input waveforms, output ports and output waveforms for your design.

<img width="228" alt="Screenshot 2024-02-24 221836" src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/1d67a707-a94e-442b-a4c6-8619973ab0ae">

 # wave forms 
 ![wave form 31](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/b99e1ab3-448a-46aa-ab12-6cc53ed51f70)

 # Task 3
 
 sky 130
 
 ![Screenshot from 2024-02-22 22-21-53](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/b443e08d-29b9-4fb9-bd64-9a144ef0bb0c)
 
 RTL and TB Files 
 ![Screenshot from 2024-02-22 22-23-22](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/ddf4b2b5-1648-453a-8788-b6ec385eb22d
 
 Basics of Functional Simulation.
 
 ![Screenshot from 2024-02-22 22-30-43](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/0491a736-c9d8-4a9c-bfb9-516c5e8859ec)

 # Task 4 on 29/02/2024

 * Invoke yosys 

 ![Screenshot from 2024-02-24 23-00-20](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/77facdb0-2532-4204-8e00-e27559298e74)

 yosys > synth -top file name 

 * step1
![Screenshot from 2024-02-29 12-04-19](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/8f703ffd-c356-434e-aed4-b16cdc5318b5)

 * yosys synthesis commands 
 
 ![Screenshot from 2024-02-29 12-04-19](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/0219b606-f052-4696-990e-ddece399127d)
 
 * ABC exeacting pass  
 
 ![Screenshot from 2024-02-29 12-11-02](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/d9201e13-9ef8-4724-9d26-8c87d04203b4)

 ![Screenshot from 2024-02-29 12-06-58](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/2458aa36-511e-4e0c-8ff5-56c820b8a4b4)

 # Task 5 on 05/03/2024-Verilog netlist and testbench for functional simulation experiment.
* step 1 verilog code
  ![rtl code](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/2b13265b-571b-496a-916d-612387b075dd)
* step 2 Tb
  ![TB code](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/2e038455-5e07-475b-902f-656706e8e2d9)
#  Synthesis
  ![net](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/3805f9a1-56a0-4810-ad46-41c099c6c2dc)
* step 3 Pre-Synthesis Simulation
  ![Screenshot 2024-03-04 224850](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/e4b355d9-c475-4a8d-a7d5-198de97f82e7)
  
# step 4 RTL simulation waveform
  ![wave form 21 ](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/ba92942e-adf2-4554-915d-745204bf3de2)
  
# Netlist
   * Netlist file of TLC
     
   <img width="464" alt="tcl 1" src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/a4772932-74a2-425a-991a-a2967259b4a2">
   
   *simplified Netlist file of TLC
   
   <img width="463" alt="tcl 2" src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/2c845668-f060-4b59-bddd-94e0b2485863">
   
   *
   ![sy](https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/88eb3963-2b72-4d67-97d2-fed90720cb63)
 
  # GLS design /Dot view
  <img width="518" alt="dot view" src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/622abc46-2754-431f-9d95-35805caa7d1b">

 # Timing report
  <img width="413" alt="image" src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/9e0d5aa9-9e49-4076-a119-838d903e8cef">

  # wave form 
  * GTKWave form for the TRAFFIC LIGHT CONTROLLER
    
    <img width="409" alt="gtk wave form " src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/561a423a-2585-452c-a19f-39ee47f2a665">
    
    * GTKWAVE of netlist

    <img width="641" alt="wave form gtk" src="https://github.com/Cjkiran/VSDSquadron-Mini-Research-/assets/123364901/bfc274d2-21eb-48f7-ab5e-358cd8eae096">


 
 # Acknowledgement
 * Kunal Ghosh, Director, VSD Corp. Pvt. Ltd.
 #  Reference
 * Kunal Ghosh, Diretor, VSD Corp. Pvt. Ltd., # kunalpghosh@gmail.com
 * Lokesh Maji, M.Tech - VLSI, Batch: 2022-24, IIITB, # majilokesh10@gmail.com
   
 

  



 












  

  









