INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Edonis' on host 'desktop-2m32jfd' (Windows NT_amd64 version 6.2) on Wed May 21 22:00:38 +0200 2025
INFO: [HLS 200-10] In directory 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel10'
Sourcing Tcl script 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel10/prj_kernel10/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel10/prj_kernel10'.
INFO: [HLS 200-10] Adding design file 'kernel10.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'kernel10_test.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Edonis/Desktop/hls-refactoring-files/Data/kernel10/prj_kernel10/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel10.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.051 ; gain = 92.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 184.051 ; gain = 92.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.051 ; gain = 92.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.051 ; gain = 92.621
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 2048 for loop 'LOOP1' (kernel10.cpp:7:1) in function 'kernel10'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.051 ; gain = 92.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 184.051 ; gain = 92.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel10' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.988 seconds; current allocated memory: 100.713 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 100.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel10/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel10/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel10/m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel10'.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 101.269 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 184.051 ; gain = 92.621
INFO: [VHDL 208-304] Generating VHDL RTL for kernel10.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel10.
INFO: [HLS 200-112] Total elapsed time: 5.686 seconds; peak allocated memory: 101.269 MB.
