Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 14 21:25:33 2024
| Host         : DESKTOP-Q664A4O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_block_wrapper_timing_summary_routed.rpt -pb main_block_wrapper_timing_summary_routed.pb -rpx main_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : main_block_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (272)
5. checking no_input_delay (83)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (272)
--------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 272 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (83)
-------------------------------
 There are 83 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.171        0.000                      0                    1        0.524        0.000                      0                    1        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.171        0.000                      0                    1        0.524        0.000                      0                    1        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.171ns  (required time - arrival time)
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/iram_mem_oe_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.822ns  (logic 0.580ns (31.829%)  route 1.242ns (68.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.190ns = ( 21.190 - 15.000 ) 
    Source Clock Delay      (SCD):    6.905ns = ( 11.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.715ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.605    11.905    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.456    12.361 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          1.242    13.604    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X7Y76          LUT3 (Prop_lut3_I0_O)        0.124    13.728 r  main_block_i/mmu/U0/iram_mem_oe_s_i_1/O
                         net (fo=1, routed)           0.000    13.728    main_block_i/mmu/U0/iram_mem_oe_s_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000    15.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    16.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568    18.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100    19.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521    19.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.492    21.190    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                         clock pessimism              0.715    21.905    
                         clock uncertainty           -0.035    21.870    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.029    21.899    main_block_i/mmu/U0/iram_mem_oe_s_reg
  -------------------------------------------------------------------
                         required time                         21.899    
                         arrival time                         -13.728    
  -------------------------------------------------------------------
                         slack                                  8.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_block_i/mmu/U0/iram_mem_oe_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.232%)  route 0.429ns (69.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 8.154 - 5.000 ) 
    Source Clock Delay      (SCD):    2.459ns = ( 7.459 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.429     8.029    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X7Y76          LUT3 (Prop_lut3_I0_O)        0.045     8.074 r  main_block_i/mmu/U0/iram_mem_oe_s_i_1/O
                         net (fo=1, routed)           0.000     8.074    main_block_i/mmu/U0/iram_mem_oe_s_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.846     8.154    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                         clock pessimism             -0.695     7.459    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.091     7.550    main_block_i/mmu/U0/iram_mem_oe_s_reg
  -------------------------------------------------------------------
                         required time                         -7.550    
                         arrival time                           8.074    
  -------------------------------------------------------------------
                         slack                                  0.524    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk200mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y33    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y32    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    main_block_i/mmu/U0/debug_gram_mem_addr_s_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 3.424ns (36.663%)  route 5.915ns (63.337%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.568    14.958    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y16          LUT2 (Prop_lut2_I0_O)        0.150    15.108 r  main_block_i/mmu/U0/gram_dout[0]_INST_0/O
                         net (fo=1, routed)           3.347    18.455    gram_dout_OBUF[0]
    R1                   OBUF (Prop_obuf_I_O)         2.818    21.273 r  gram_dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.273    gram_dout[0]
    R1                                                                r  gram_dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 3.426ns (37.224%)  route 5.777ns (62.776%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.428    14.818    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.150    14.968 r  main_block_i/mmu/U0/gram_dout[3]_INST_0/O
                         net (fo=1, routed)           3.349    18.317    gram_dout_OBUF[3]
    R2                   OBUF (Prop_obuf_I_O)         2.820    21.136 r  gram_dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.136    gram_dout[3]
    R2                                                                r  gram_dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 3.184ns (35.050%)  route 5.900ns (64.950%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.568    14.958    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y16          LUT2 (Prop_lut2_I0_O)        0.124    15.082 r  main_block_i/mmu/U0/gram_dout[1]_INST_0/O
                         net (fo=1, routed)           3.332    18.414    gram_dout_OBUF[1]
    N4                   OBUF (Prop_obuf_I_O)         2.604    21.018 r  gram_dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.018    gram_dout[1]
    N4                                                                r  gram_dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 3.467ns (38.251%)  route 5.597ns (61.749%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.134    14.524    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.150    14.674 r  main_block_i/mmu/U0/gram_dout[13]_INST_0/O
                         net (fo=1, routed)           3.463    18.137    gram_dout_OBUF[13]
    V4                   OBUF (Prop_obuf_I_O)         2.861    20.998 r  gram_dout_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.998    gram_dout[13]
    V4                                                                r  gram_dout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 3.185ns (35.607%)  route 5.760ns (64.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.428    14.818    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124    14.942 r  main_block_i/mmu/U0/gram_dout[2]_INST_0/O
                         net (fo=1, routed)           3.332    18.274    gram_dout_OBUF[2]
    M4                   OBUF (Prop_obuf_I_O)         2.605    20.879 r  gram_dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.879    gram_dout[2]
    M4                                                                r  gram_dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.925ns  (logic 3.209ns (35.955%)  route 5.716ns (64.045%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.134    14.524    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y20          LUT2 (Prop_lut2_I0_O)        0.124    14.648 r  main_block_i/mmu/U0/gram_dout[12]_INST_0/O
                         net (fo=1, routed)           3.582    18.230    gram_dout_OBUF[12]
    R3                   OBUF (Prop_obuf_I_O)         2.629    20.859 r  gram_dout_OBUF[12]_inst/O
                         net (fo=0)                   0.000    20.859    gram_dout[12]
    R3                                                                r  gram_dout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 3.463ns (38.914%)  route 5.436ns (61.086%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          1.981    14.371    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.150    14.521 r  main_block_i/mmu/U0/gram_dout[15]_INST_0/O
                         net (fo=1, routed)           3.455    17.975    gram_dout_OBUF[15]
    V2                   OBUF (Prop_obuf_I_O)         2.857    20.832 r  gram_dout_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.832    gram_dout[15]
    V2                                                                r  gram_dout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 3.412ns (38.401%)  route 5.473ns (61.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.058    14.447    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.146    14.593 r  main_block_i/mmu/U0/gram_dout[7]_INST_0/O
                         net (fo=1, routed)           3.415    18.008    gram_dout_OBUF[7]
    P5                   OBUF (Prop_obuf_I_O)         2.810    20.818 r  gram_dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    20.818    gram_dout[7]
    P5                                                                r  gram_dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 3.232ns (36.745%)  route 5.563ns (63.255%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          1.981    14.371    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124    14.495 r  main_block_i/mmu/U0/gram_dout[14]_INST_0/O
                         net (fo=1, routed)           3.582    18.077    gram_dout_OBUF[14]
    V5                   OBUF (Prop_obuf_I_O)         2.652    20.729 r  gram_dout_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.729    gram_dout[14]
    V5                                                                r  gram_dout[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/gram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gram_dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 3.194ns (36.798%)  route 5.487ns (63.202%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           3.011     9.500    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.624 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.580    10.204    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.300 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.633    11.934    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.456    12.390 r  main_block_i/mmu/U0/gram_mem_oe_s_reg/Q
                         net (fo=16, routed)          2.058    14.447    main_block_i/mmu/U0/gram_mem_oe_s
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  main_block_i/mmu/U0/gram_dout[6]_INST_0/O
                         net (fo=1, routed)           3.429    18.000    gram_dout_OBUF[6]
    P4                   OBUF (Prop_obuf_I_O)         2.614    20.615 r  gram_dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.615    gram_dout[6]
    P4                                                                r  gram_dout[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.429ns (61.753%)  route 0.885ns (38.247%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.429     8.029    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X7Y76          LUT2 (Prop_lut2_I0_O)        0.044     8.073 r  main_block_i/mmu/U0/iram_dout[0]_INST_0/O
                         net (fo=1, routed)           0.456     8.529    iram_dout_OBUF[0]
    A15                  OBUF (Prop_obuf_I_O)         1.244     9.773 r  iram_dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.773    iram_dout[0]
    A15                                                               r  iram_dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.339ns (56.878%)  route 1.015ns (43.122%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.435     8.035    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045     8.080 r  main_block_i/mmu/U0/iram_dout[3]_INST_0/O
                         net (fo=1, routed)           0.581     8.660    iram_dout_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.153     9.813 r  iram_dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.813    iram_dout[3]
    D13                                                               r  iram_dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.359ns (57.532%)  route 1.003ns (42.468%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.414     8.014    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045     8.059 r  main_block_i/mmu/U0/iram_dout[1]_INST_0/O
                         net (fo=1, routed)           0.590     8.648    iram_dout_OBUF[1]
    B17                  OBUF (Prop_obuf_I_O)         1.173     9.821 r  iram_dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.821    iram_dout[1]
    B17                                                               r  iram_dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.426ns (58.834%)  route 0.998ns (41.166%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.414     8.014    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.044     8.058 r  main_block_i/mmu/U0/iram_dout[2]_INST_0/O
                         net (fo=1, routed)           0.584     8.642    iram_dout_OBUF[2]
    B16                  OBUF (Prop_obuf_I_O)         1.241     9.883 r  iram_dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.883    iram_dout[2]
    B16                                                               r  iram_dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.340ns (55.254%)  route 1.085ns (44.746%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.352     7.952    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045     7.997 r  main_block_i/mmu/U0/iram_dout[13]_INST_0/O
                         net (fo=1, routed)           0.733     8.730    iram_dout_OBUF[13]
    C14                  OBUF (Prop_obuf_I_O)         1.154     9.884 r  iram_dout_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.884    iram_dout[13]
    C14                                                               r  iram_dout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.353ns (55.466%)  route 1.086ns (44.535%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.352     7.952    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.045     7.997 r  main_block_i/mmu/U0/iram_dout[11]_INST_0/O
                         net (fo=1, routed)           0.735     8.731    iram_dout_OBUF[11]
    B14                  OBUF (Prop_obuf_I_O)         1.167     9.898 r  iram_dout_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.898    iram_dout[11]
    B14                                                               r  iram_dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.341ns (54.707%)  route 1.111ns (45.293%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.435     8.035    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.045     8.080 r  main_block_i/mmu/U0/iram_dout[5]_INST_0/O
                         net (fo=1, routed)           0.676     8.755    iram_dout_OBUF[5]
    F14                  OBUF (Prop_obuf_I_O)         1.155     9.911 r  iram_dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.911    iram_dout[5]
    F14                                                               r  iram_dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.406ns (56.767%)  route 1.071ns (43.233%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.435     8.035    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.043     8.078 r  main_block_i/mmu/U0/iram_dout[4]_INST_0/O
                         net (fo=1, routed)           0.636     8.714    iram_dout_OBUF[4]
    D12                  OBUF (Prop_obuf_I_O)         1.222     9.936 r  iram_dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.936    iram_dout[4]
    D12                                                               r  iram_dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.410ns (56.201%)  route 1.099ns (43.799%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.435     8.035    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y77          LUT2 (Prop_lut2_I0_O)        0.043     8.078 r  main_block_i/mmu/U0/iram_dout[6]_INST_0/O
                         net (fo=1, routed)           0.664     8.741    iram_dout_OBUF[6]
    F13                  OBUF (Prop_obuf_I_O)         1.226     9.967 r  iram_dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.967    iram_dout[6]
    F13                                                               r  iram_dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_block_i/mmu/U0/iram_mem_oe_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iram_dout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.412ns (55.839%)  route 1.117ns (44.161%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.340     6.597    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.045     6.642 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.212     6.854    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.880 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.579     7.459    main_block_i/mmu/U0/CLK
    SLICE_X7Y76          FDRE                                         r  main_block_i/mmu/U0/iram_mem_oe_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     7.600 r  main_block_i/mmu/U0/iram_mem_oe_s_reg/Q
                         net (fo=17, routed)          0.352     7.952    main_block_i/mmu/U0/iram_mem_oe_s
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.043     7.995 r  main_block_i/mmu/U0/iram_dout[14]_INST_0/O
                         net (fo=1, routed)           0.765     8.760    iram_dout_OBUF[14]
    D14                  OBUF (Prop_obuf_I_O)         1.228     9.988 r  iram_dout_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.988    iram_dout[14]
    D14                                                               r  iram_dout[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           215 Endpoints
Min Delay           215 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.147ns (17.233%)  route 5.507ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 11.201 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.957     6.654    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.502    11.201    main_block_i/mmu/U0/CLK
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[0]/C

Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.147ns (17.233%)  route 5.507ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 11.201 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.957     6.654    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.502    11.201    main_block_i/mmu/U0/CLK
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[12]/C

Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.147ns (17.233%)  route 5.507ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 11.201 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.957     6.654    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.502    11.201    main_block_i/mmu/U0/CLK
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[2]/C

Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.147ns (17.233%)  route 5.507ns (82.767%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 11.201 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.957     6.654    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.502    11.201    main_block_i/mmu/U0/CLK
    SLICE_X6Y23          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[3]/C

Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.346ns  (logic 1.147ns (18.070%)  route 5.199ns (81.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 11.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.649     6.346    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.500    11.199    main_block_i/mmu/U0/CLK
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[13]/C

Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.346ns  (logic 1.147ns (18.070%)  route 5.199ns (81.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 11.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.649     6.346    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.500    11.199    main_block_i/mmu/U0/CLK
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[14]/C

Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.346ns  (logic 1.147ns (18.070%)  route 5.199ns (81.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 11.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.649     6.346    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.500    11.199    main_block_i/mmu/U0/CLK
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[15]/C

Slack:                    inf
  Source:                 debug_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/debug_gram_mem_din_s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.346ns  (logic 1.147ns (18.070%)  route 5.199ns (81.930%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        6.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.199ns = ( 11.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  debug_clk (IN)
                         net (fo=0)                   0.000     0.000    debug_clk
    B18                  IBUF (Prop_ibuf_I_O)         0.995     0.995 f  debug_clk_IBUF_inst/O
                         net (fo=2, routed)           2.550     3.545    main_block_i/mmu/U0/debug_clk
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.152     3.697 r  main_block_i/mmu/U0/debug_gram_mem_din_s[15]_i_1/O
                         net (fo=31, routed)          2.649     6.346    main_block_i/mmu/U0/debug_gram_mem_addr_s0
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.500    11.199    main_block_i/mmu/U0/CLK
    SLICE_X6Y25          FDRE                                         r  main_block_i/mmu/U0/debug_gram_mem_din_s_reg[1]/C

Slack:                    inf
  Source:                 gram_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.225ns  (logic 1.134ns (18.225%)  route 5.090ns (81.775%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 11.206 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  gram_clk (IN)
                         net (fo=0)                   0.000     0.000    gram_clk
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  gram_clk_IBUF_inst/O
                         net (fo=1, routed)           2.585     3.596    main_block_i/mmu/U0/gram_clk
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.720 r  main_block_i/mmu/U0/gram_mem_oe_s_i_1/O
                         net (fo=31, routed)          2.505     6.225    main_block_i/mmu/U0/gram_mem_oe_s_i_1_n_0
    SLICE_X7Y31          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.507    11.206    main_block_i/mmu/U0/CLK
    SLICE_X7Y31          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[0]/C

Slack:                    inf
  Source:                 gram_clk
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_din_s_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.218ns  (logic 1.134ns (18.246%)  route 5.083ns (81.754%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        6.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.206ns = ( 11.206 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 f  gram_clk (IN)
                         net (fo=0)                   0.000     0.000    gram_clk
    A13                  IBUF (Prop_ibuf_I_O)         1.010     1.010 f  gram_clk_IBUF_inst/O
                         net (fo=1, routed)           2.585     3.596    main_block_i/mmu/U0/gram_clk
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.124     3.720 r  main_block_i/mmu/U0/gram_mem_oe_s_i_1/O
                         net (fo=31, routed)          2.498     6.218    main_block_i/mmu/U0/gram_mem_oe_s_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  main_block_i/mmu/U0/gram_mem_din_s_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           2.568     8.987    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.100     9.087 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.521     9.608    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.699 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         1.507    11.206    main_block_i/mmu/U0/CLK
    SLICE_X5Y31          FDRE                                         r  main_block_i/mmu/U0/gram_mem_din_s_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gram_addr[0]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.177ns (34.496%)  route 0.336ns (65.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 8.162 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  gram_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[0]
    M16                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  gram_addr_IBUF[0]_inst/O
                         net (fo=1, routed)           0.336     0.513    main_block_i/mmu/U0/gram_addr[0]
    SLICE_X7Y31          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.855     8.162    main_block_i/mmu/U0/CLK
    SLICE_X7Y31          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[0]/C

Slack:                    inf
  Source:                 gram_addr[4]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.185ns (35.477%)  route 0.337ns (64.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  gram_addr[4] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[4]
    N14                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  gram_addr_IBUF[4]_inst/O
                         net (fo=1, routed)           0.337     0.523    main_block_i/mmu/U0/gram_addr[4]
    SLICE_X2Y33          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.859     8.166    main_block_i/mmu/U0/CLK
    SLICE_X2Y33          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[4]/C

Slack:                    inf
  Source:                 gram_addr[2]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.184ns (35.158%)  route 0.340ns (64.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 8.165 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  gram_addr[2] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  gram_addr_IBUF[2]_inst/O
                         net (fo=1, routed)           0.340     0.524    main_block_i/mmu/U0/gram_addr[2]
    SLICE_X2Y32          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.858     8.165    main_block_i/mmu/U0/CLK
    SLICE_X2Y32          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[2]/C

Slack:                    inf
  Source:                 gram_addr[1]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.191ns (36.133%)  route 0.337ns (63.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 8.165 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  gram_addr[1] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  gram_addr_IBUF[1]_inst/O
                         net (fo=1, routed)           0.337     0.527    main_block_i/mmu/U0/gram_addr[1]
    SLICE_X2Y32          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.858     8.165    main_block_i/mmu/U0/CLK
    SLICE_X2Y32          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[1]/C

Slack:                    inf
  Source:                 gram_addr[13]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.198ns (35.552%)  route 0.359ns (64.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 8.171 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  gram_addr[13] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[13]
    L16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  gram_addr_IBUF[13]_inst/O
                         net (fo=1, routed)           0.359     0.557    main_block_i/mmu/U0/gram_addr[13]
    SLICE_X2Y38          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.864     8.171    main_block_i/mmu/U0/CLK
    SLICE_X2Y38          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[13]/C

Slack:                    inf
  Source:                 gram_addr[10]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.199ns (35.619%)  route 0.360ns (64.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 8.170 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  gram_addr[10] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[10]
    R12                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  gram_addr_IBUF[10]_inst/O
                         net (fo=1, routed)           0.360     0.559    main_block_i/mmu/U0/gram_addr[10]
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.863     8.170    main_block_i/mmu/U0/CLK
    SLICE_X4Y40          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[10]/C

Slack:                    inf
  Source:                 gram_addr[9]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.199ns (35.493%)  route 0.362ns (64.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 8.168 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  gram_addr[9] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[9]
    R13                  IBUF (Prop_ibuf_I_O)         0.199     0.199 r  gram_addr_IBUF[9]_inst/O
                         net (fo=1, routed)           0.362     0.561    main_block_i/mmu/U0/gram_addr[9]
    SLICE_X2Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.861     8.168    main_block_i/mmu/U0/CLK
    SLICE_X2Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[9]/C

Slack:                    inf
  Source:                 gram_addr[5]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.205ns (36.036%)  route 0.364ns (63.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  gram_addr[5] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  gram_addr_IBUF[5]_inst/O
                         net (fo=1, routed)           0.364     0.568    main_block_i/mmu/U0/gram_addr[5]
    SLICE_X6Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.859     8.166    main_block_i/mmu/U0/CLK
    SLICE_X6Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[5]/C

Slack:                    inf
  Source:                 gram_addr[8]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.185ns (31.721%)  route 0.397ns (68.279%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns = ( 8.168 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  gram_addr[8] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[8]
    L13                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  gram_addr_IBUF[8]_inst/O
                         net (fo=1, routed)           0.397     0.582    main_block_i/mmu/U0/gram_addr[8]
    SLICE_X2Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.861     8.168    main_block_i/mmu/U0/CLK
    SLICE_X2Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[8]/C

Slack:                    inf
  Source:                 gram_addr[7]
                            (input port)
  Destination:            main_block_i/mmu/U0/gram_mem_addr_s_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.184ns (31.221%)  route 0.405ns (68.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns = ( 8.166 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  gram_addr[7] (IN)
                         net (fo=0)                   0.000     0.000    gram_addr[7]
    M13                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  gram_addr_IBUF[7]_inst/O
                         net (fo=1, routed)           0.405     0.589    main_block_i/mmu/U0/gram_addr[7]
    SLICE_X6Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk200mhz (IN)
                         net (fo=0)                   0.000     5.000    clk200mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk200mhz_IBUF_inst/O
                         net (fo=1, routed)           1.541     6.986    main_block_i/mmu/clk200mhz
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.056     7.042 r  main_block_i/mmu/debug_iram_mem_din_s[15]_i_3/O
                         net (fo=1, routed)           0.236     7.278    main_block_i/mmu/debug_iram_mem_din_s[15]_i_3_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     7.307 r  main_block_i/mmu/debug_iram_mem_din_s_reg[15]_i_2/O
                         net (fo=108, routed)         0.859     8.166    main_block_i/mmu/U0/CLK
    SLICE_X6Y35          FDRE                                         r  main_block_i/mmu/U0/gram_mem_addr_s_reg[7]/C





