Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 27 22:34:29 2022
| Host         : DESKTOP-482L3JE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.563        0.000                      0                 2896        0.039        0.000                      0                 2896        4.020        0.000                       0                  1773  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.563        0.000                      0                 2896        0.039        0.000                      0                 2896        4.020        0.000                       0                  1773  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 3.398ns (47.206%)  route 3.800ns (52.794%))
  Logic Levels:           14  (CARRY4=12 LUT3=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.904 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.904    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.127 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.127    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X44Y88         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.475    12.654    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y88         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X44Y88         FDRE (Setup_fdre_C_D)        0.062    12.691    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.565ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.195ns  (logic 3.395ns (47.184%)  route 3.800ns (52.816%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.124 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.124    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[21]
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.474    12.653    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.062    12.690    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  2.565    

Slack (MET) :             2.586ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 3.374ns (47.030%)  route 3.800ns (52.970%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.103 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.103    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[23]
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.474    12.653    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.062    12.690    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  2.586    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 3.300ns (46.478%)  route 3.800ns (53.522%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.029 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.029    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[22]
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.474    12.653    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.062    12.690    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 3.284ns (46.357%)  route 3.800ns (53.643%))
  Logic Levels:           13  (CARRY4=11 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.790 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.790    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.013 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.013    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[20]
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.474    12.653    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X44Y87         FDRE (Setup_fdre_C_D)        0.062    12.690    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 3.281ns (46.334%)  route 3.800ns (53.666%))
  Logic Levels:           12  (CARRY4=10 LUT3=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.010 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.010    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[17]
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.473    12.652    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.062    12.689    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 3.260ns (46.174%)  route 3.800ns (53.826%))
  Logic Levels:           12  (CARRY4=10 LUT3=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.989 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.989    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[19]
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.473    12.652    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.062    12.689    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 3.186ns (45.604%)  route 3.800ns (54.396%))
  Logic Levels:           12  (CARRY4=10 LUT3=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.915 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.915    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[18]
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.473    12.652    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.062    12.689    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 3.170ns (45.479%)  route 3.800ns (54.521%))
  Logic Levels:           12  (CARRY4=10 LUT3=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.676 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.676    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.899 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.899    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[16]
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.473    12.652    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y86         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X44Y86         FDRE (Setup_fdre_C_D)        0.062    12.689    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  2.789    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 3.167ns (45.456%)  route 3.800ns (54.544%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.635     2.929    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=27, routed)          2.194     5.641    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/out[23]
    SLICE_X45Y83         LUT3 (Prop_lut3_I0_O)        0.124     5.765 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     5.765    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/A[5]
    SLICE_X45Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.315 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.315    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.429 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.429    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.543 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.543    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.657    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.771    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.993 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ADDSUB/ADDSUB/CHAIN_GEN[24].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=27, routed)          1.606     8.599    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/Q[23]
    SLICE_X44Y83         LUT3 (Prop_lut3_I0_O)        0.299     8.898 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.898    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/a_xor_b_sub[5]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.448 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.448    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.562 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.562    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.896 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.896    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[13]
    SLICE_X44Y85         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.473    12.652    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X44Y85         FDRE (Setup_fdre_C_D)        0.062    12.689    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  2.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.659%)  route 0.233ns (62.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.548     0.884    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X51Y84         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.233     1.258    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/maNew[8]_28[3]
    SLICE_X49Y82         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.816     1.182    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.072     1.219    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.894%)  route 0.231ns (62.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.548     0.884    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/aclk
    SLICE_X51Y84         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=3, routed)           0.231     1.256    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/maNew[8]_28[1]
    SLICE_X49Y82         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.816     1.182    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.066     1.213    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.799%)  route 0.232ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.556     0.892    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X47Y93         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=3, routed)           0.232     1.265    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/maNew[4]_26[8]
    SLICE_X51Y92         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.819     1.185    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.407%)  route 0.236ns (62.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.556     0.892    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X47Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=3, routed)           0.236     1.269    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/maNew[4]_26[14]
    SLICE_X51Y93         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.820     1.186    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X51Y93         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.554     0.890    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=3, routed)           0.237     1.268    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/maNew[4]_26[2]
    SLICE_X51Y89         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.818     1.184    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X51Y89         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.385%)  route 0.200ns (58.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.639     0.975    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X44Y100        FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=3, routed)           0.200     1.316    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/out[6]
    SLICE_X42Y97         SRL16E                                       r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.825     1.191    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X42Y97         SRL16E                                       r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.265    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.250ns (56.169%)  route 0.195ns (43.831%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.556     0.892    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X47Y93         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=3, routed)           0.195     1.228    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/maNew[4]_26[15]
    SLICE_X50Y94         LUT3 (Prop_lut3_I2_O)        0.045     1.273 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/a_xor_b_sub[15]
    SLICE_X50Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.337 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.337    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[15]
    SLICE_X50Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.820     1.186    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X50Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y94         FDRE (Hold_fdre_C_D)         0.134     1.285    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.125%)  route 0.229ns (61.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.554     0.890    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X49Y92         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=3, routed)           0.229     1.259    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/maNew[4]_26[7]
    SLICE_X50Y90         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.819     1.185    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X50Y90         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDRE (Hold_fdre_C_D)         0.052     1.202    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.556     0.892    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X47Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=3, routed)           0.246     1.279    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/maNew[4]_26[12]
    SLICE_X51Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.820     1.186    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.063%)  route 0.250ns (63.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.556     0.892    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/aclk
    SLICE_X47Y95         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=3, routed)           0.250     1.283    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/maNew[4]_26[17]
    SLICE_X51Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.820     1.186    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y37     design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y34     design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y102   design_1_i/gravity_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y103   design_1_i/gravity_0/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y103   design_1_i/gravity_0/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y103   design_1_i/gravity_0/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y103   design_1_i/gravity_0/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y103   design_1_i/gravity_0/inst/ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y103   design_1_i/gravity_0/inst/ap_CS_fsm_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y97    design_1_i/gravity_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U3/gravity_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.470ns  (logic 0.124ns (8.434%)  route 1.346ns (91.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.346     1.346    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.470 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.470    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.652     2.831    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.045ns (7.386%)  route 0.564ns (92.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.564     0.564    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y107        LUT1 (Prop_lut1_I0_O)        0.045     0.609 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.609    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        0.910     1.276    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.569     2.748    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1                      0.000     0.000 r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1777, routed)        1.742     3.036    design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/gravity_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/gravity_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





