Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jul 12 17:38:48 2020
| Host         : note running 64-bit Ubuntu 20.04 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.940        0.000                      0                 1647        0.175        0.000                      0                 1647        8.750        0.000                       0                   717  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 1.940        0.000                      0                 1647        0.175        0.000                      0                 1647        8.750        0.000                       0                   717  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.318ns  (logic 4.417ns (25.505%)  route 12.901ns (74.495%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=4 LUT5=5 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.808    19.891    core/mc/ram_reg_15
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.118    20.009 f  core/mc/ram_reg_i_51/O
                         net (fo=9, routed)           1.054    21.063    core/mc/ram_reg_i_51_n_0
    SLICE_X9Y14          LUT4 (Prop_lut4_I0_O)        0.326    21.389 r  core/mc/ram_reg_i_29/O
                         net (fo=1, routed)           0.486    21.875    mem/DIADI[13]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.737    23.815    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -21.875    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.004ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.030ns  (logic 4.247ns (24.939%)  route 12.783ns (75.061%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.857    19.940    core/mc/ram_reg_15
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    20.064 f  core/mc/ram_reg_i_53/O
                         net (fo=9, routed)           0.790    20.854    core/mc/ram_reg_0
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.150    21.004 r  core/mc/ram_reg_i_35/O
                         net (fo=1, routed)           0.583    21.587    mem/DIADI[7]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.961    23.591    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.591    
                         arrival time                         -21.587    
  -------------------------------------------------------------------
                         slack                                  2.004    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.248ns  (logic 4.417ns (25.608%)  route 12.831ns (74.392%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=4 LUT5=5 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.808    19.891    core/mc/ram_reg_15
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.118    20.009 f  core/mc/ram_reg_i_51/O
                         net (fo=9, routed)           1.032    21.041    core/mc/ram_reg_i_51_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I0_O)        0.326    21.367 r  core/mc/ram_reg_i_30/O
                         net (fo=1, routed)           0.438    21.805    mem/DIADI[12]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.737    23.815    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -21.805    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.213ns  (logic 4.221ns (24.522%)  route 12.992ns (75.478%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.808    19.891    core/mc/ram_reg_15
    SLICE_X9Y14          LUT5 (Prop_lut5_I4_O)        0.124    20.015 r  core/mc/ram_reg_i_49/O
                         net (fo=9, routed)           0.790    20.805    core/mc/ram_reg_i_49_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I0_O)        0.124    20.929 r  core/mc/ram_reg_i_12/O
                         net (fo=1, routed)           0.841    21.770    mem/DIADI[30]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.737    23.815    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.210ns  (logic 4.221ns (24.527%)  route 12.989ns (75.473%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.923    20.006    core/mc/ram_reg_15
    SLICE_X9Y11          LUT6 (Prop_lut6_I1_O)        0.124    20.130 f  core/mc/ram_reg_i_47/O
                         net (fo=9, routed)           0.911    21.041    core/mc/ram_reg_i_47_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124    21.165 r  core/mc/ram_reg_i_17/O
                         net (fo=1, routed)           0.602    21.766    mem/DIADI[25]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.737    23.815    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -21.766    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.089ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        17.169ns  (logic 4.417ns (25.727%)  route 12.752ns (74.273%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=4 LUT5=5 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.808    19.891    core/mc/ram_reg_15
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.118    20.009 f  core/mc/ram_reg_i_51/O
                         net (fo=9, routed)           0.906    20.915    core/mc/ram_reg_i_51_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.326    21.241 r  core/mc/ram_reg_i_27/O
                         net (fo=1, routed)           0.485    21.726    mem/DIADI[15]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.737    23.815    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.815    
                         arrival time                         -21.726    
  -------------------------------------------------------------------
                         slack                                  2.089    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.917ns  (logic 4.213ns (24.905%)  route 12.704ns (75.095%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.857    19.940    core/mc/ram_reg_15
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    20.064 f  core/mc/ram_reg_i_53/O
                         net (fo=9, routed)           0.626    20.690    core/mc/ram_reg_0
    SLICE_X8Y13          LUT2 (Prop_lut2_I1_O)        0.116    20.806 r  core/mc/ram_reg_i_41/O
                         net (fo=1, routed)           0.668    21.473    mem/DIADI[1]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.941    23.611    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.611    
                         arrival time                         -21.473    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.914ns  (logic 4.247ns (25.109%)  route 12.667ns (74.891%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.857    19.940    core/mc/ram_reg_15
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    20.064 f  core/mc/ram_reg_i_53/O
                         net (fo=9, routed)           0.794    20.858    core/mc/ram_reg_0
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.150    21.008 r  core/mc/ram_reg_i_39/O
                         net (fo=1, routed)           0.463    21.471    mem/DIADI[3]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.941    23.611    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.611    
                         arrival time                         -21.471    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.154ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 4.409ns (26.089%)  route 12.491ns (73.911%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=4 LUT5=5 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.808    19.891    core/mc/ram_reg_15
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.118    20.009 f  core/mc/ram_reg_i_51/O
                         net (fo=9, routed)           0.627    20.636    core/mc/ram_reg_i_51_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.318    20.954 r  core/mc/ram_reg_i_32/O
                         net (fo=1, routed)           0.503    21.457    mem/DIADI[10]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.941    23.611    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.611    
                         arrival time                         -21.457    
  -------------------------------------------------------------------
                         slack                                  2.154    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 core/CSR_ADDR_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mem/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        16.830ns  (logic 4.247ns (25.235%)  route 12.583ns (74.765%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 24.252 - 20.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.551     4.557    core/CLK_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  core/CSR_ADDR_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518     5.075 r  core/CSR_ADDR_reg_reg[5]/Q
                         net (fo=7, routed)           1.358     6.433    core/csrf/Q_reg_r1_0_31_0_5_i_168_0[5]
    SLICE_X9Y27          LUT5 (Prop_lut5_I2_O)        0.152     6.585 f  core/csrf/Q_reg_r1_0_31_0_5_i_171/O
                         net (fo=2, routed)           0.668     7.253    core/csrf/Q_reg_r1_0_31_0_5_i_171_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.326     7.579 f  core/csrf/Q_reg_r1_0_31_0_5_i_110/O
                         net (fo=24, routed)          0.876     8.454    core/csrf/Q_reg_r1_0_31_0_5_i_110_n_0
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.152     8.606 f  core/csrf/Q_reg_r1_0_31_0_5_i_114/O
                         net (fo=5, routed)           0.772     9.378    core/csrf/Q_reg_r1_0_31_0_5_i_114_n_0
    SLICE_X15Y26         LUT3 (Prop_lut3_I0_O)        0.342     9.720 f  core/csrf/Q_reg_r1_0_31_0_5_i_106/O
                         net (fo=27, routed)          1.084    10.804    core/csrf/Q_reg_r1_0_31_0_5_i_106_n_0
    SLICE_X30Y24         LUT4 (Prop_lut4_I2_O)        0.326    11.130 r  core/csrf/Q_reg_r1_0_31_12_17_i_95/O
                         net (fo=1, routed)           0.495    11.625    core/csrf/Q_reg_r1_0_31_12_17_i_95_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I4_O)        0.124    11.749 r  core/csrf/Q_reg_r1_0_31_12_17_i_52/O
                         net (fo=1, routed)           0.702    12.451    core/csrf/Q_reg_r1_0_31_12_17_i_52_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    12.575 r  core/csrf/Q_reg_r1_0_31_12_17_i_19/O
                         net (fo=2, routed)           1.072    13.647    core/csrf/Q_reg_r1_0_31_12_17_i_19_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.771 r  core/csrf/Q_reg_r1_0_31_12_17_i_4/O
                         net (fo=4, routed)           0.504    14.275    core/mc/WB_MUX_OUT[14]
    SLICE_X3Y21          LUT4 (Prop_lut4_I2_O)        0.124    14.399 r  core/mc/RS1_reg[14]_i_1/O
                         net (fo=6, routed)           0.833    15.232    core/mc/RS1[13]
    SLICE_X8Y19          LUT3 (Prop_lut3_I2_O)        0.124    15.356 r  core/mc/IADDER_OUT_carry__2_i_2/O
                         net (fo=1, routed)           0.572    15.928    core/iadder_mux_out[14]
    SLICE_X5Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.326 r  core/IADDER_OUT_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.326    core/IADDER_OUT_carry__2_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.440 r  core/IADDER_OUT_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.440    core/IADDER_OUT_carry__3_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.788 f  core/IADDER_OUT_carry__4/O[1]
                         net (fo=3, routed)           1.114    17.902    core/daddr_core[21]
    SLICE_X8Y18          LUT4 (Prop_lut4_I2_O)        0.329    18.231 r  core/last_access_i_5/O
                         net (fo=1, routed)           0.504    18.735    core/last_access_i_5_n_0
    SLICE_X9Y18          LUT5 (Prop_lut5_I3_O)        0.348    19.083 f  core/last_access_i_1/O
                         net (fo=29, routed)          0.857    19.940    core/mc/ram_reg_15
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    20.064 f  core/mc/ram_reg_i_53/O
                         net (fo=9, routed)           0.724    20.788    core/mc/ram_reg_0
    SLICE_X8Y10          LUT2 (Prop_lut2_I1_O)        0.150    20.938 r  core/mc/ram_reg_i_40/O
                         net (fo=1, routed)           0.449    21.386    mem/DIADI[2]
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         1.488    24.252    mem/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  mem/ram_reg/CLKARDCLK
                         clock pessimism              0.336    24.587    
                         clock uncertainty           -0.035    24.552    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.968    23.584    mem/ram_reg
  -------------------------------------------------------------------
                         required time                         23.584    
                         arrival time                         -21.386    
  -------------------------------------------------------------------
                         slack                                  2.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMD32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMS32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMS32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r2_0_31_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.900%)  route 0.280ns (63.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  core/RD_ADDR_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.580 r  core/RD_ADDR_reg_reg[2]/Q
                         net (fo=99, routed)          0.280     1.860    core/irf/Q_reg_r2_0_31_0_5/ADDRD2
    SLICE_X6Y14          RAMS32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.859     1.932    core/irf/Q_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y14          RAMS32                                       r  core/irf/Q_reg_r2_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.501     1.431    
    SLICE_X6Y14          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.685    core/irf/Q_reg_r2_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r1_0_31_30_31/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.498%)  route 0.245ns (63.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  core/RD_ADDR_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  core/RD_ADDR_reg_reg[4]/Q
                         net (fo=99, routed)          0.245     1.802    core/irf/Q_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y20          RAMD32                                       r  core/irf/Q_reg_r1_0_31_30_31/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.853     1.926    core/irf/Q_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y20          RAMD32                                       r  core/irf/Q_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.501     1.425    
    SLICE_X6Y20          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.625    core/irf/Q_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 core/RD_ADDR_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/irf/Q_reg_r1_0_31_30_31/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.498%)  route 0.245ns (63.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.589     1.416    core/CLK_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  core/RD_ADDR_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  core/RD_ADDR_reg_reg[4]/Q
                         net (fo=99, routed)          0.245     1.802    core/irf/Q_reg_r1_0_31_30_31/ADDRD4
    SLICE_X6Y20          RAMD32                                       r  core/irf/Q_reg_r1_0_31_30_31/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=716, routed)         0.853     1.926    core/irf/Q_reg_r1_0_31_30_31/WCLK
    SLICE_X6Y20          RAMD32                                       r  core/irf/Q_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.501     1.425    
    SLICE_X6Y20          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.625    core/irf/Q_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2    mem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2    mem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X3Y14    ba/last_access_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y17    core/ALU_OPCODE_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y11    core/ALU_OPCODE_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y17    core/PC_PLUS_4_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y17    core/PC_PLUS_4_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y17    core/PC_PLUS_4_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y18    core/PC_PLUS_4_reg_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y24    core/irf/Q_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y21    core/irf/Q_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y21    core/irf/Q_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y19    core/irf/Q_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y19    core/irf/Q_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y19    core/irf/Q_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y19    core/irf/Q_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y19    core/irf/Q_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y19    core/irf/Q_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y22    core/irf/Q_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y22    core/irf/Q_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y22    core/irf/Q_reg_r2_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X2Y22    core/irf/Q_reg_r2_0_31_18_23/RAMB_D1/CLK



