
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list sample_circuits/c499.ckt: 0.0s 0.0s
T'11001000100000000000000000000000101111000 0'
T'00110100010000000000000000000000011010100 1'
T'00000001000000010000000000001000000110010 1'
T'10000000000100000000000000000000000010101 0'
T'01100100010000000000000000000000100011100 1'
T'10001011010100111101001000000000010100100 0'
T'01001100101100000000010000001000111010100 0'
T'00100001001000010000000000001000000110010 1'
T'00011001100000000000000000000000101000000 1'
T'00100000000100000000000000000001011010000 0'
T'00011000000100000000000000000000001000000 1'
T'00010100000100000000000000000000110001100 1'
T'00010010000100000000000000000000101000100 1'
T'01100110000100010000000100000000001110100 0'
T'00000001010000000100000100000000001101011 1'
T'00111000101000000000000000000001101111101 0'
T'00000000000010000000000000000000111111100 1'
T'10100000101011000000000001100010101110000 0'
T'10000000010001000110000000000000010101000 0'
T'01010111100010101000001000000000011111000 0'
T'01000000000001000000000000000001110110100 0'
T'00100000000000100000000000000001011111000 0'
T'00010000000100100010000000010000001010110 0'
T'00000000000000001000000000001000101001100 0'
T'00000000000010001000000010000001100000010 1'
T'00000000000000010001100110000000000001100 0'
T'10000000100000010001000100000001100000111 1'
T'00000000000010000110110000000000100101000 0'
T'00000000000000010001100000010000101001101 0'
T'00000000000000010000100100000001000000111 1'
T'00000000000000010001010000010001000100001 0'
T'00000000000000010001001000010001111011101 0'
T'01100000000000001000000001000100001001100 0'
T'01000001000000010000000101000001010000110 0'
T'00001110000001000001000000110010000101100 0'
T'01000000000100010000000100100001110000110 0'
T'00000000000000000100000000000100100000100 0'
T'00000000000000000010000000000010100000101 0'
T'00000000000010000000000000000000110000010 1'
T'00000000000000000100000000010000000011010 0'
T'00100000000100000000000000000000111101001 0'
T'00100000000100000000000000000001001000010 0'
T'00000000000000000010000100100010111110101 0'
T'00100001000000000001000000010110101000010 0'
T'00100001000000000001000000010101101000110 0'
T'00000000000000000100000101000100001000001 0'
T'00000000000000001000000110001000000000001 0'
T'00100000000000000001000000011001001000110 0'
T'01100000010000010000000000000101110001001 0'
T'00000000000000010000000110010001110111100 0'
T'01000001000000010000000101100001010000011 0'
T'00000000000000000011100110010011101010101 0'
T'01000000000000001000000001011100000001000 0'
T'01100000001000010000000101010001100000000 0'
T'00000000000000000011001000010000110100000 0'
T'10000000000010010001010100000001100000010 1'
T'00000000000000000101010000010000000011100 0'
T'00000000000000001001100000010000001001100 0'
T'00000000000010010110000101100001010000011 1'
T'00000000000010011000000110000001010000010 1'
T'00100001001000100000000000000001000001001 0'
T'00010000000101100010000100000000000000110 0'
T'01000001010001000000000000000001100000001 0'
T'10000001100010000000000000000001010111000 0'
T'00010000000110000010000000000000001010111 0'
T'00000000000001000110000001000000111110001 1'
T'00000001100100000000000000000001010010100 1'
T'00000001011000000100000100000000000101010 1'
T'00000001010100000110000000100000000011101 1'
T'00110010000100000000000000000001001010101 0'
T'00010101000000011000000000001000000100010 1'
T'01010100000100000000000000000001111000101 0'
T'10011000000100000000000000000001110010101 0'
T'00000000000000010000000100110001010100101 0'
T'01000000000100010000000001000000110000011 1'
T'00000000010000010100000000010000000111011 1'
T'10000000000010000000000000000000001000101 0'
T'00000000100000010000010100000001100000111 1'
T'00010000000101000010000100000000001110110 0'
T'00010001000000011000000010000000001110011 1'
T'00000101000000010000000010000000001100011 1'
T'01000001000000000000000100000000010000110 1'
T'00010001000100001000000000010000000011010 1'
T'00000000000000010100000100000000001011010 1'
T'00000000000000000010000000000000101011101 1'
T'00000000000100000100000000000001100010101 0'
T'10000000000000000001000000000000001011000 0'
T'01000000000000000000000000010000111001101 0'
T'00010001000000000001000100000001000000001 0'
T'10010000010000000110100000000000100111100 1'
T'10000000010000000110100001100000110101100 0'
T'00110011000000001100010001000000100001100 1'
T'00000000000000001000000011000100100001100 0'
T'01101000011000001000000001000000011100000 0'
T'10000000110001000000000000000000000101000 0'

# Result:
-----------------------
# number of calling podem1 = 343
# total number of backtracks = 12338
# number of test vectors = 95
# total transition delay faults: 2390
# total detected faults: 2142
# fault coverage: 89.623431 %
#atpg: cputime for test pattern generation sample_circuits/c499.ckt: 1.5s 1.5s
