 Here is the corrected version of your Verilog code. I've added missing parentheses and fixed the issue with the zero flag calculation:

```verilog
module TopModule (
  input do_sub,
  input [7:0] a,
  input [7:0] b,
  output reg [7:0] out,
  output reg result_is_zero
);

always @(posedge clk) begin
    if (do_sub)
        out = (a - b); // Use parentheses for subtraction
    else
        out = (a + b); // Use parentheses for addition

    result_is_zero <= (out === 0); // Compare with zero instead of negating out
end

endmodule
```

This code should now correctly implement an adder-subtractor with a zero flag.