module testbench();

timeunit 10ns;

timeprecision 1ns;

logic Clk = 0;
logic [9:0] SW;
logic Run;
logic Continue;
logic [9:0] LED;
logic [6:0] HEX0, HEX1, HEX2, HEX3;
logic [15:0] PC;
logic [3:0] Stateval;

slc3_testtop testtop(.*);

always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
    Clk = 0;
end 

initial begin: TEST_VECTORSs
#0
Run = 1'b0;
Continue = 1'b0;
#2
SW = 10'b0000000001;
Run = 1'b0;
Continue = 1'b1;
end 

endmodule 