{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460747802882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460747802883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 12:16:42 2016 " "Processing started: Fri Apr 15 12:16:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460747802883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460747802883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pushPrj -c pushPrj " "Command: quartus_map --read_settings_files=on --write_settings_files=off pushPrj -c pushPrj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460747802883 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1460747803052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pushPrj.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pushPrj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pushPrj " "Found entity 1: pushPrj" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460747814586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460747814586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pushPrj " "Elaborating entity \"pushPrj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460747814639 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pushPrj.sv(14) " "Verilog HDL Casex/Casez warning at pushPrj.sv(14): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 14 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1460747814641 "|pushPrj"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pushPrj.sv(15) " "Verilog HDL Casex/Casez warning at pushPrj.sv(15): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 15 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1460747814641 "|pushPrj"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pushPrj.sv(16) " "Verilog HDL Casex/Casez warning at pushPrj.sv(16): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 16 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1460747814641 "|pushPrj"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pushPrj.sv(17) " "Verilog HDL Casex/Casez warning at pushPrj.sv(17): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 17 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1460747814641 "|pushPrj"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pushPrj.sv(18) " "Verilog HDL Casex/Casez warning at pushPrj.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1460747814641 "|pushPrj"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pushPrj.sv(19) " "Verilog HDL Casex/Casez warning at pushPrj.sv(19): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 19 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1460747814641 "|pushPrj"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "pushPrj.sv(20) " "Verilog HDL Casex/Casez warning at pushPrj.sv(20): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/pushPrj.sv" "" { Text "/home/josh/Documents/vsys/pushPrj/src/pushPrj.sv" 20 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1460747814641 "|pushPrj"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1460747814959 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1460747815248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460747815248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1460747815319 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1460747815319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1460747815319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1460747815319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460747815326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 12:16:55 2016 " "Processing ended: Fri Apr 15 12:16:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460747815326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460747815326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460747815326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460747815326 ""}
