

================================================================
== Vitis HLS Report for 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS'
================================================================
* Date:           Fri Dec 13 13:11:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.608 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3271|     3271|  32.710 us|  32.710 us|  3271|  3271|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_CONV_ROWS_LOOP_CONV_COLS  |     3269|     3269|         6|          3|          1|  1089|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.37>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_V = alloca i32 1"   --->   Operation 9 'alloca' 'c_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_V = alloca i32 1"   --->   Operation 10 'alloca' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%win_V_0_0_1 = alloca i32 1"   --->   Operation 12 'alloca' 'win_V_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%win_V_0_1_1 = alloca i32 1"   --->   Operation 13 'alloca' 'win_V_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%win_V_0_2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'win_V_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%win_V_1_0_1 = alloca i32 1"   --->   Operation 15 'alloca' 'win_V_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%win_V_1_1_1 = alloca i32 1"   --->   Operation 16 'alloca' 'win_V_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%win_V_1_2_1 = alloca i32 1"   --->   Operation 17 'alloca' 'win_V_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%win_V_2_0_1 = alloca i32 1"   --->   Operation 18 'alloca' 'win_V_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%win_V_2_1_1 = alloca i32 1"   --->   Operation 19 'alloca' 'win_V_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%win_V_2_2_1 = alloca i32 1"   --->   Operation 20 'alloca' 'win_V_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln779_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %sext_ln779"   --->   Operation 21 'read' 'sext_ln779_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wtbuf_V_2_1_cast1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wtbuf_V_2_1_cast1"   --->   Operation 22 'read' 'wtbuf_V_2_1_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%icmp_ln779_23_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_23"   --->   Operation 23 'read' 'icmp_ln779_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln779_22_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_22"   --->   Operation 24 'read' 'icmp_ln779_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%icmp_ln779_21_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_21"   --->   Operation 25 'read' 'icmp_ln779_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln779_20_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_20"   --->   Operation 26 'read' 'icmp_ln779_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%icmp_ln779_19_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_19"   --->   Operation 27 'read' 'icmp_ln779_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%icmp_ln779_18_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_18"   --->   Operation 28 'read' 'icmp_ln779_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%icmp_ln779_17_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_17"   --->   Operation 29 'read' 'icmp_ln779_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%icmp_ln779_16_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_16"   --->   Operation 30 'read' 'icmp_ln779_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%wtbuf_V_1_1_cast1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wtbuf_V_1_1_cast1"   --->   Operation 31 'read' 'wtbuf_V_1_1_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%icmp_ln779_15_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_15"   --->   Operation 32 'read' 'icmp_ln779_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%icmp_ln779_14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_14"   --->   Operation 33 'read' 'icmp_ln779_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%icmp_ln779_13_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_13"   --->   Operation 34 'read' 'icmp_ln779_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%icmp_ln779_12_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_12"   --->   Operation 35 'read' 'icmp_ln779_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%icmp_ln779_11_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_11"   --->   Operation 36 'read' 'icmp_ln779_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%icmp_ln779_10_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_10"   --->   Operation 37 'read' 'icmp_ln779_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%icmp_ln779_9_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_9"   --->   Operation 38 'read' 'icmp_ln779_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%icmp_ln779_8_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_8"   --->   Operation 39 'read' 'icmp_ln779_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%wtbuf_V_0_1_cast1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wtbuf_V_0_1_cast1"   --->   Operation 40 'read' 'wtbuf_V_0_1_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%icmp_ln779_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_7"   --->   Operation 41 'read' 'icmp_ln779_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%icmp_ln779_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_6"   --->   Operation 42 'read' 'icmp_ln779_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%icmp_ln779_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_5"   --->   Operation 43 'read' 'icmp_ln779_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%icmp_ln779_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_4"   --->   Operation 44 'read' 'icmp_ln779_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%icmp_ln779_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_3"   --->   Operation 45 'read' 'icmp_ln779_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%icmp_ln779_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_2"   --->   Operation 46 'read' 'icmp_ln779_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%icmp_ln779_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779_1"   --->   Operation 47 'read' 'icmp_ln779_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%icmp_ln779_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln779"   --->   Operation 48 'read' 'icmp_ln779_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d_i_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_i_idx"   --->   Operation 49 'read' 'd_i_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%win_V_0_0_2_0_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_0_0_2_0"   --->   Operation 50 'read' 'win_V_0_0_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%win_V_0_1_2_0115_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_0_1_2_0115"   --->   Operation 51 'read' 'win_V_0_1_2_0115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%win_V_0_2_2_0117_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_0_2_2_0117"   --->   Operation 52 'read' 'win_V_0_2_2_0117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%win_V_1_0_2_0_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_1_0_2_0"   --->   Operation 53 'read' 'win_V_1_0_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%win_V_1_1_2_0120_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_1_1_2_0120"   --->   Operation 54 'read' 'win_V_1_1_2_0120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%win_V_1_2_2_0122_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_1_2_2_0122"   --->   Operation 55 'read' 'win_V_1_2_2_0122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%win_V_2_0_2_0_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_2_0_2_0"   --->   Operation 56 'read' 'win_V_2_0_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%win_V_2_1_2_0125_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_2_1_2_0125"   --->   Operation 57 'read' 'win_V_2_1_2_0125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%win_V_2_2_2_0127_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %win_V_2_2_2_0127"   --->   Operation 58 'read' 'win_V_2_2_2_0127_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln779_cast = sext i22 %sext_ln779_read"   --->   Operation 59 'sext' 'sext_ln779_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_2_2_2_0127_read, i20 %win_V_2_2_1"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_2_1_2_0125_read, i20 %win_V_2_1_1"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_2_0_2_0_read, i20 %win_V_2_0_1"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_1_2_2_0122_read, i20 %win_V_1_2_1"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_1_1_2_0120_read, i20 %win_V_1_1_1"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_1_0_2_0_read, i20 %win_V_1_0_1"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_0_2_2_0117_read, i20 %win_V_0_2_1"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_0_1_2_0115_read, i20 %win_V_0_1_1"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 %win_V_0_0_2_0_read, i20 %win_V_0_0_1"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten14"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %r_V"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %c_V"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body122"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%r_V_4 = load i6 %r_V"   --->   Operation 73 'load' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i11 %indvar_flatten14"   --->   Operation 74 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.61ns)   --->   "%cmp_i_i496 = icmp_ne  i6 %r_V_4, i6 0"   --->   Operation 75 'icmp' 'cmp_i_i496' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty = trunc i6 %r_V_4"   --->   Operation 76 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%ret_V_11 = add i6 %r_V_4, i6 63"   --->   Operation 77 'add' 'ret_V_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%ret_V_34_tr_cast = add i5 %empty, i5 31"   --->   Operation 78 'add' 'ret_V_34_tr_cast' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_11, i32 5"   --->   Operation 79 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.70ns)   --->   "%p_neg = sub i5 1, i5 %empty"   --->   Operation 80 'sub' 'p_neg' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_lshr_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %p_neg, i32 1, i32 4"   --->   Operation 81 'partselect' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.70ns)   --->   "%p_neg_t = sub i4 0, i4 %p_lshr_cast"   --->   Operation 82 'sub' 'p_neg_t' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ret_V_34_tr_cast, i32 1, i32 4"   --->   Operation 83 'partselect' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.35ns)   --->   "%empty_79 = select i1 %tmp, i4 %p_neg_t, i4 %p_lshr_f_cast"   --->   Operation 84 'select' 'empty_79' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln1027 = icmp_eq  i11 %indvar_flatten14_load, i11 1089"   --->   Operation 85 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%add_ln1027 = add i11 %indvar_flatten14_load, i11 1"   --->   Operation 86 'add' 'add_ln1027' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc300, void %LOOP_OUTPUT.exitStub"   --->   Operation 87 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%c_V_load = load i6 %c_V"   --->   Operation 88 'load' 'c_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.70ns)   --->   "%r_V_3 = add i6 %r_V_4, i6 1"   --->   Operation 89 'add' 'r_V_3' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.61ns)   --->   "%icmp_ln1027_2 = icmp_eq  i6 %c_V_load, i6 33"   --->   Operation 90 'icmp' 'icmp_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.29ns)   --->   "%select_ln513 = select i1 %icmp_ln1027_2, i6 0, i6 %c_V_load" [Accel.cpp:513]   --->   Operation 91 'select' 'select_ln513' <Predicate = (!icmp_ln1027)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.29ns)   --->   "%select_ln513_1 = select i1 %icmp_ln1027_2, i6 %r_V_3, i6 %r_V_4" [Accel.cpp:513]   --->   Operation 92 'select' 'select_ln513_1' <Predicate = (!icmp_ln1027)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln186_mid2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln513_1, i5 0" [Accel.cpp:513]   --->   Operation 93 'bitconcatenate' 'shl_ln186_mid2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.61ns)   --->   "%cmp_i_i496_mid1 = icmp_ne  i6 %r_V_3, i6 0"   --->   Operation 94 'icmp' 'cmp_i_i496_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.27ns)   --->   "%select_ln513_2 = select i1 %icmp_ln1027_2, i1 %cmp_i_i496_mid1, i1 %cmp_i_i496" [Accel.cpp:513]   --->   Operation 95 'select' 'select_ln513_2' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_80 = trunc i6 %r_V_3"   --->   Operation 96 'trunc' 'empty_80' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.70ns)   --->   "%ret_V_34_tr_cast_mid1 = add i5 %empty_80, i5 31"   --->   Operation 97 'add' 'ret_V_34_tr_cast_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln513_3)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %r_V_4, i32 5"   --->   Operation 98 'bitselect' 'tmp_26' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%p_neg_mid1 = sub i5 1, i5 %empty_80"   --->   Operation 99 'sub' 'p_neg_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_lshr_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %p_neg_mid1, i32 1, i32 4"   --->   Operation 100 'partselect' 'p_lshr_cast_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.70ns)   --->   "%p_neg_t_mid1 = sub i4 0, i4 %p_lshr_cast_mid1"   --->   Operation 101 'sub' 'p_neg_t_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln513_3)   --->   "%p_lshr_f_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ret_V_34_tr_cast_mid1, i32 1, i32 4"   --->   Operation 102 'partselect' 'p_lshr_f_cast_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln513_3)   --->   "%p_mid112 = select i1 %tmp_26, i4 %p_neg_t_mid1, i4 %p_lshr_f_cast_mid1"   --->   Operation 103 'select' 'p_mid112' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln513_3 = select i1 %icmp_ln1027_2, i4 %p_mid112, i4 %empty_79" [Accel.cpp:513]   --->   Operation 104 'select' 'select_ln513_3' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i4 %select_ln513_3" [Accel.cpp:513]   --->   Operation 105 'zext' 'zext_ln513' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.29ns)   --->   "%select_ln513_4 = select i1 %icmp_ln1027_2, i6 %r_V_4, i6 %ret_V_11" [Accel.cpp:513]   --->   Operation 106 'select' 'select_ln513_4' <Predicate = (!icmp_ln1027)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln513 = trunc i6 %select_ln513_4" [Accel.cpp:513]   --->   Operation 107 'trunc' 'trunc_ln513' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %select_ln513_4, i32 5" [Accel.cpp:513]   --->   Operation 108 'bitselect' 'tmp_27' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln513_1 = trunc i6 %select_ln513_1" [Accel.cpp:513]   --->   Operation 109 'trunc' 'trunc_ln513_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln186_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln513_1, i5 0" [Accel.cpp:513]   --->   Operation 110 'bitconcatenate' 'trunc_ln186_mid2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln533 = zext i6 %select_ln513" [Accel.cpp:533]   --->   Operation 111 'zext' 'zext_ln533' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i6 %select_ln513" [Accel.cpp:538]   --->   Operation 112 'zext' 'zext_ln538' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%lbuf_V_0_addr = getelementptr i20 %lbuf_V_0, i64 0, i64 %zext_ln533" [Accel.cpp:538]   --->   Operation 113 'getelementptr' 'lbuf_V_0_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln538 = add i7 %zext_ln538, i7 32" [Accel.cpp:538]   --->   Operation 114 'add' 'add_ln538' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i7 %add_ln538" [Accel.cpp:538]   --->   Operation 115 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%lbuf_V_0_addr_1 = getelementptr i20 %lbuf_V_0, i64 0, i64 %zext_ln538_1" [Accel.cpp:538]   --->   Operation 116 'getelementptr' 'lbuf_V_0_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%lbuf_V_1_addr = getelementptr i20 %lbuf_V_1, i64 0, i64 %zext_ln533" [Accel.cpp:538]   --->   Operation 117 'getelementptr' 'lbuf_V_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%lbuf_V_1_addr_1 = getelementptr i20 %lbuf_V_1, i64 0, i64 %zext_ln538_1" [Accel.cpp:538]   --->   Operation 118 'getelementptr' 'lbuf_V_1_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %select_ln513"   --->   Operation 119 'zext' 'zext_ln186' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i6 %select_ln513"   --->   Operation 120 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.73ns)   --->   "%addr_V = add i11 %zext_ln186, i11 %shl_ln186_mid2"   --->   Operation 121 'add' 'addr_V' <Predicate = (!icmp_ln1027)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.72ns)   --->   "%ret_V = add i10 %zext_ln186_1, i10 %trunc_ln186_mid2" [Accel.cpp:518]   --->   Operation 122 'add' 'ret_V' <Predicate = (!icmp_ln1027)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %addr_V, i32 10" [Accel.cpp:519]   --->   Operation 123 'bitselect' 'tmp_29' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %d_i_idx_read, i1 %tmp_29, i10 %ret_V" [Accel.cpp:519]   --->   Operation 124 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i12 %tmp_s" [Accel.cpp:519]   --->   Operation 125 'zext' 'zext_ln519' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln519" [Accel.cpp:519]   --->   Operation 126 'getelementptr' 'dmem_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (1.64ns)   --->   "%inword_V = load i12 %dmem_V_addr" [Accel.cpp:519]   --->   Operation 127 'load' 'inword_V' <Predicate = (!icmp_ln1027)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 128 [1/1] (0.61ns)   --->   "%lnot_i_i614 = icmp_ne  i6 %select_ln513, i6 32" [Accel.cpp:513]   --->   Operation 128 'icmp' 'lnot_i_i614' <Predicate = (!icmp_ln1027)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [2/2] (0.60ns)   --->   "%win_V_0_0_2 = load i7 %lbuf_V_0_addr" [Accel.cpp:538]   --->   Operation 129 'load' 'win_V_0_0_2' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 130 [2/2] (0.60ns)   --->   "%lbuf_V_1_load = load i7 %lbuf_V_1_addr" [Accel.cpp:538]   --->   Operation 130 'load' 'lbuf_V_1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 131 [1/1] (0.38ns)   --->   "%br_ln546 = br i1 %lnot_i_i614, void %for.inc192.1.1, void %VITIS_LOOP_547_6.0" [Accel.cpp:546]   --->   Operation 131 'br' 'br_ln546' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 132 [2/2] (0.60ns)   --->   "%win_V_1_0_2 = load i7 %lbuf_V_0_addr_1" [Accel.cpp:538]   --->   Operation 132 'load' 'win_V_1_0_2' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 133 [2/2] (0.60ns)   --->   "%lbuf_V_1_load_1 = load i7 %lbuf_V_1_addr_1" [Accel.cpp:538]   --->   Operation 133 'load' 'lbuf_V_1_load_1' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 134 [1/1] (0.61ns)   --->   "%icmp_ln1035 = icmp_ne  i6 %select_ln513, i6 0"   --->   Operation 134 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln1027)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.12ns)   --->   "%and_ln555 = and i1 %select_ln513_2, i1 %icmp_ln1035" [Accel.cpp:555]   --->   Operation 135 'and' 'and_ln555' <Predicate = (!icmp_ln1027)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln555 = br i1 %and_ln555, void %for.inc297, void %VITIS_LOOP_558_8.split.0" [Accel.cpp:555]   --->   Operation 136 'br' 'br_ln555' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%outwords_V_addr = getelementptr i64 %outwords_V, i64 0, i64 %zext_ln513" [Accel.cpp:513]   --->   Operation 137 'getelementptr' 'outwords_V_addr' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (0.71ns)   --->   "%p_Val2_2 = load i4 %outwords_V_addr"   --->   Operation 138 'load' 'p_Val2_2' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln514 = store i11 %add_ln1027, i11 %indvar_flatten14" [Accel.cpp:514]   --->   Operation 139 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln514 = store i6 %select_ln513_1, i6 %r_V" [Accel.cpp:514]   --->   Operation 140 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%win_V_0_0_1_1 = load i20 %win_V_0_0_1"   --->   Operation 141 'load' 'win_V_0_0_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%win_V_0_1_1_1 = load i20 %win_V_0_1_1"   --->   Operation 142 'load' 'win_V_0_1_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%win_V_0_2_1_1 = load i20 %win_V_0_2_1"   --->   Operation 143 'load' 'win_V_0_2_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%win_V_1_0_1_1 = load i20 %win_V_1_0_1"   --->   Operation 144 'load' 'win_V_1_0_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%win_V_1_1_1_1 = load i20 %win_V_1_1_1"   --->   Operation 145 'load' 'win_V_1_1_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%win_V_1_2_1_1 = load i20 %win_V_1_2_1"   --->   Operation 146 'load' 'win_V_1_2_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%win_V_2_0_1_1 = load i20 %win_V_2_0_1"   --->   Operation 147 'load' 'win_V_2_0_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%win_V_2_1_1_1 = load i20 %win_V_2_1_1"   --->   Operation 148 'load' 'win_V_2_1_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%win_V_2_2_1_1 = load i20 %win_V_2_2_1"   --->   Operation 149 'load' 'win_V_2_2_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 150 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_31_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %select_ln513" [Accel.cpp:538]   --->   Operation 151 'bitconcatenate' 'tmp_31_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i7 %tmp_31_cast" [Accel.cpp:538]   --->   Operation 152 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%lbuf_V_0_addr_2 = getelementptr i20 %lbuf_V_0, i64 0, i64 %zext_ln538_2" [Accel.cpp:538]   --->   Operation 153 'getelementptr' 'lbuf_V_0_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%lbuf_V_1_addr_2 = getelementptr i20 %lbuf_V_1, i64 0, i64 %zext_ln538_2" [Accel.cpp:538]   --->   Operation 154 'getelementptr' 'lbuf_V_1_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln517 = or i6 %select_ln513, i6 %select_ln513_1" [Accel.cpp:517]   --->   Operation 155 'or' 'or_ln517' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %or_ln517, i32 5" [Accel.cpp:517]   --->   Operation 156 'bitselect' 'tmp_28' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 157 [1/2] (1.64ns)   --->   "%inword_V = load i12 %dmem_V_addr" [Accel.cpp:519]   --->   Operation 157 'load' 'inword_V' <Predicate = (!icmp_ln1027)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%trunc_ln516 = trunc i64 %inword_V" [Accel.cpp:516]   --->   Operation 158 'trunc' 'trunc_ln516' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %tmp_28, i60 0, i60 %trunc_ln516" [Accel.cpp:517]   --->   Operation 159 'select' 'p_Val2_s' <Predicate = (!icmp_ln1027)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/2] (0.60ns)   --->   "%win_V_0_0_2 = load i7 %lbuf_V_0_addr" [Accel.cpp:538]   --->   Operation 160 'load' 'win_V_0_0_2' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 161 [1/2] (0.60ns)   --->   "%lbuf_V_1_load = load i7 %lbuf_V_1_addr" [Accel.cpp:538]   --->   Operation 161 'load' 'lbuf_V_1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%win_V_0_2_2 = trunc i60 %p_Val2_s"   --->   Operation 162 'trunc' 'win_V_0_2_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.60ns)   --->   "%store_ln548 = store i20 %lbuf_V_1_load, i7 %lbuf_V_0_addr" [Accel.cpp:548]   --->   Operation 163 'store' 'store_ln548' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 164 [1/2] (0.60ns)   --->   "%win_V_1_0_2 = load i7 %lbuf_V_0_addr_1" [Accel.cpp:538]   --->   Operation 164 'load' 'win_V_1_0_2' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 165 [1/2] (0.60ns)   --->   "%lbuf_V_1_load_1 = load i7 %lbuf_V_1_addr_1" [Accel.cpp:538]   --->   Operation 165 'load' 'lbuf_V_1_load_1' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln538 = br void %for.inc192.1.1" [Accel.cpp:538]   --->   Operation 166 'br' 'br_ln538' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.38>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%win_V_1_2_2 = partselect i20 @_ssdm_op_PartSelect.i20.i60.i32.i32, i60 %p_Val2_s, i32 20, i32 39"   --->   Operation 167 'partselect' 'win_V_1_2_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.38ns)   --->   "%br_ln546 = br i1 %lnot_i_i614, void %for.inc192.2.1, void %VITIS_LOOP_547_6.1" [Accel.cpp:546]   --->   Operation 168 'br' 'br_ln546' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 169 [2/2] (0.60ns)   --->   "%lbuf_V_1_load_2 = load i7 %lbuf_V_1_addr_1" [Accel.cpp:548]   --->   Operation 169 'load' 'lbuf_V_1_load_2' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 170 [1/1] (0.60ns)   --->   "%store_ln550 = store i20 %win_V_1_2_2, i7 %lbuf_V_1_addr_1" [Accel.cpp:550]   --->   Operation 170 'store' 'store_ln550' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 171 [2/2] (0.60ns)   --->   "%win_V_2_0_2 = load i7 %lbuf_V_0_addr_2" [Accel.cpp:538]   --->   Operation 171 'load' 'win_V_2_0_2' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 172 [2/2] (0.60ns)   --->   "%lbuf_V_1_load_3 = load i7 %lbuf_V_1_addr_2" [Accel.cpp:538]   --->   Operation 172 'load' 'lbuf_V_1_load_3' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%win_V_2_2_2 = partselect i20 @_ssdm_op_PartSelect.i20.i60.i32.i32, i60 %p_Val2_s, i32 40, i32 59"   --->   Operation 173 'partselect' 'win_V_2_2_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln546 = br i1 %lnot_i_i614, void %for.end230, void %VITIS_LOOP_547_6.2" [Accel.cpp:546]   --->   Operation 174 'br' 'br_ln546' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 175 [1/2] (0.71ns)   --->   "%p_Val2_2 = load i4 %outwords_V_addr"   --->   Operation 175 'load' 'p_Val2_2' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 176 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_2_2_2, i20 %win_V_2_2_1" [Accel.cpp:514]   --->   Operation 176 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_1_2_2, i20 %win_V_1_2_1" [Accel.cpp:514]   --->   Operation 177 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_2 : Operation 178 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_0_2_2, i20 %win_V_0_2_1" [Accel.cpp:514]   --->   Operation 178 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_CONV_ROWS_LOOP_CONV_COLS_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1089, i64 1089, i64 1089"   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%p_and_t = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %trunc_ln513" [Accel.cpp:513]   --->   Operation 181 'bitconcatenate' 'p_and_t' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.43ns)   --->   "%sub_ln513 = sub i2 0, i2 %p_and_t" [Accel.cpp:513]   --->   Operation 182 'sub' 'sub_ln513' <Predicate = (!icmp_ln1027 & tmp_27)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.27ns)   --->   "%select_ln513_5 = select i1 %tmp_27, i2 %sub_ln513, i2 %p_and_t" [Accel.cpp:513]   --->   Operation 183 'select' 'select_ln513_5' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 184 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%specloopname_ln516 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Accel.cpp:516]   --->   Operation 185 'specloopname' 'specloopname_ln516' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.34ns)   --->   "%win_V_0_0_2_3 = select i1 %lnot_i_i614, i20 %win_V_0_0_2, i20 0" [Accel.cpp:513]   --->   Operation 186 'select' 'win_V_0_0_2_3' <Predicate = (!icmp_ln1027)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.34ns)   --->   "%win_V_0_1_2 = select i1 %lnot_i_i614, i20 %lbuf_V_1_load, i20 0" [Accel.cpp:513]   --->   Operation 187 'select' 'win_V_0_1_2' <Predicate = (!icmp_ln1027)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.60ns)   --->   "%store_ln550 = store i20 %win_V_0_2_2, i7 %lbuf_V_1_addr" [Accel.cpp:550]   --->   Operation 188 'store' 'store_ln550' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%win_V_1_0_2_3 = phi i20 %win_V_1_0_2, void %VITIS_LOOP_547_6.0, i20 0, void %for.inc300"   --->   Operation 189 'phi' 'win_V_1_0_2_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%win_V_1_1_2 = phi i20 %lbuf_V_1_load_1, void %VITIS_LOOP_547_6.0, i20 0, void %for.inc300" [Accel.cpp:538]   --->   Operation 190 'phi' 'win_V_1_1_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 191 [1/2] (0.60ns)   --->   "%lbuf_V_1_load_2 = load i7 %lbuf_V_1_addr_1" [Accel.cpp:548]   --->   Operation 191 'load' 'lbuf_V_1_load_2' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_3 : Operation 192 [1/1] (0.60ns)   --->   "%store_ln548 = store i20 %lbuf_V_1_load_2, i7 %lbuf_V_0_addr_1" [Accel.cpp:548]   --->   Operation 192 'store' 'store_ln548' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_3 : Operation 193 [1/2] (0.60ns)   --->   "%win_V_2_0_2 = load i7 %lbuf_V_0_addr_2" [Accel.cpp:538]   --->   Operation 193 'load' 'win_V_2_0_2' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_3 : Operation 194 [1/2] (0.60ns)   --->   "%lbuf_V_1_load_3 = load i7 %lbuf_V_1_addr_2" [Accel.cpp:538]   --->   Operation 194 'load' 'lbuf_V_1_load_3' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_3 : Operation 195 [1/1] (0.38ns)   --->   "%br_ln538 = br void %for.inc192.2.1" [Accel.cpp:538]   --->   Operation 195 'br' 'br_ln538' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.38>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%win_V_2_0_2_3 = phi i20 %win_V_2_0_2, void %VITIS_LOOP_547_6.1, i20 0, void %for.inc192.1.1"   --->   Operation 196 'phi' 'win_V_2_0_2_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%win_V_2_1_2 = phi i20 %lbuf_V_1_load_3, void %VITIS_LOOP_547_6.1, i20 0, void %for.inc192.1.1" [Accel.cpp:538]   --->   Operation 197 'phi' 'win_V_2_1_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 198 [2/2] (0.60ns)   --->   "%lbuf_V_1_load_4 = load i7 %lbuf_V_1_addr_2" [Accel.cpp:548]   --->   Operation 198 'load' 'lbuf_V_1_load_4' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_3 : Operation 199 [1/1] (0.60ns)   --->   "%store_ln550 = store i20 %win_V_2_2_2, i7 %lbuf_V_1_addr_2" [Accel.cpp:550]   --->   Operation 199 'store' 'store_ln550' <Predicate = (!icmp_ln1027 & lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%win_V_0_0_1_2_out_load = load i20 %win_V_0_0_1_2_out" [Accel.cpp:562]   --->   Operation 200 'load' 'win_V_0_0_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%win_V_0_1_1_2_out_load = load i20 %win_V_0_1_1_2_out" [Accel.cpp:562]   --->   Operation 201 'load' 'win_V_0_1_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%win_V_0_2_1_2_out_load = load i20 %win_V_0_2_1_2_out" [Accel.cpp:562]   --->   Operation 202 'load' 'win_V_0_2_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%win_V_1_0_1_2_out_load = load i20 %win_V_1_0_1_2_out" [Accel.cpp:562]   --->   Operation 203 'load' 'win_V_1_0_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%win_V_1_1_1_2_out_load = load i20 %win_V_1_1_1_2_out" [Accel.cpp:562]   --->   Operation 204 'load' 'win_V_1_1_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%win_V_1_2_1_2_out_load = load i20 %win_V_1_2_1_2_out" [Accel.cpp:562]   --->   Operation 205 'load' 'win_V_1_2_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%win_V_2_0_1_2_out_load = load i20 %win_V_2_0_1_2_out" [Accel.cpp:562]   --->   Operation 206 'load' 'win_V_2_0_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%win_V_2_1_1_2_out_load = load i20 %win_V_2_1_1_2_out" [Accel.cpp:562]   --->   Operation 207 'load' 'win_V_2_1_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%win_V_2_2_1_2_out_load = load i20 %win_V_2_2_1_2_out" [Accel.cpp:562]   --->   Operation 208 'load' 'win_V_2_2_1_2_out_load' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.80ns)   --->   "%sub_ln813 = sub i20 0, i20 %win_V_0_0_1_2_out_load"   --->   Operation 209 'sub' 'sub_ln813' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln813)   --->   "%select_ln562 = select i1 %icmp_ln779_read, i20 %win_V_0_0_1_2_out_load, i20 %sub_ln813" [Accel.cpp:562]   --->   Operation 210 'select' 'select_ln562' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln813)   --->   "%sext_ln813 = sext i20 %select_ln562"   --->   Operation 211 'sext' 'sext_ln813' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.80ns)   --->   "%sub_ln813_1 = sub i20 0, i20 %win_V_0_0_1_1"   --->   Operation 212 'sub' 'sub_ln813_1' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_1_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_1)   --->   "%select_ln562_1 = select i1 %icmp_ln779_1_read, i20 %win_V_0_0_1_1, i20 %sub_ln813_1" [Accel.cpp:562]   --->   Operation 213 'select' 'select_ln562_1' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_1)   --->   "%sext_ln813_1 = sext i20 %select_ln562_1"   --->   Operation 214 'sext' 'sext_ln813_1' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.80ns)   --->   "%sub_ln813_2 = sub i20 0, i20 %win_V_0_0_2_3"   --->   Operation 215 'sub' 'sub_ln813_2' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_2_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln813)   --->   "%select_ln562_2 = select i1 %icmp_ln779_2_read, i20 %win_V_0_0_2_3, i20 %sub_ln813_2" [Accel.cpp:562]   --->   Operation 216 'select' 'select_ln562_2' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln813)   --->   "%sext_ln813_2 = sext i20 %select_ln562_2"   --->   Operation 217 'sext' 'sext_ln813_2' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.80ns)   --->   "%sub_ln813_3 = sub i20 0, i20 %win_V_0_1_1_2_out_load"   --->   Operation 218 'sub' 'sub_ln813_3' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_3_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_3)   --->   "%select_ln562_3 = select i1 %icmp_ln779_3_read, i20 %win_V_0_1_1_2_out_load, i20 %sub_ln813_3" [Accel.cpp:562]   --->   Operation 219 'select' 'select_ln562_3' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_3)   --->   "%sext_ln813_3 = sext i20 %select_ln562_3"   --->   Operation 220 'sext' 'sext_ln813_3' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.80ns)   --->   "%sub_ln813_4 = sub i20 0, i20 %win_V_0_1_1_1"   --->   Operation 221 'sub' 'sub_ln813_4' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_4_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2)   --->   "%select_ln562_4 = select i1 %icmp_ln779_4_read, i20 %win_V_0_1_1_1, i20 %sub_ln813_4" [Accel.cpp:562]   --->   Operation 222 'select' 'select_ln562_4' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2)   --->   "%sext_ln813_4 = sext i20 %select_ln562_4"   --->   Operation 223 'sext' 'sext_ln813_4' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.80ns)   --->   "%sub_ln813_5 = sub i20 0, i20 %win_V_0_1_2"   --->   Operation 224 'sub' 'sub_ln813_5' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_5_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2)   --->   "%select_ln562_5 = select i1 %icmp_ln779_5_read, i20 %win_V_0_1_2, i20 %sub_ln813_5" [Accel.cpp:562]   --->   Operation 225 'select' 'select_ln562_5' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_2)   --->   "%sext_ln813_5 = sext i20 %select_ln562_5"   --->   Operation 226 'sext' 'sext_ln813_5' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.80ns)   --->   "%sub_ln813_6 = sub i20 0, i20 %win_V_0_2_1_2_out_load"   --->   Operation 227 'sub' 'sub_ln813_6' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_6_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_6)   --->   "%select_ln562_6 = select i1 %icmp_ln779_6_read, i20 %win_V_0_2_1_2_out_load, i20 %sub_ln813_6" [Accel.cpp:562]   --->   Operation 228 'select' 'select_ln562_6' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_6)   --->   "%sext_ln813_6 = sext i20 %select_ln562_6"   --->   Operation 229 'sext' 'sext_ln813_6' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.80ns)   --->   "%sub_ln813_7 = sub i20 0, i20 %win_V_0_2_1_1"   --->   Operation 230 'sub' 'sub_ln813_7' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_7_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_5)   --->   "%select_ln562_7 = select i1 %icmp_ln779_7_read, i20 %win_V_0_2_1_1, i20 %sub_ln813_7" [Accel.cpp:562]   --->   Operation 231 'select' 'select_ln562_7' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_5)   --->   "%sext_ln813_7 = sext i20 %select_ln562_7"   --->   Operation 232 'sext' 'sext_ln813_7' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.80ns)   --->   "%sub_ln813_8 = sub i20 0, i20 %win_V_0_2_2"   --->   Operation 233 'sub' 'sub_ln813_8' <Predicate = (!icmp_ln1027 & and_ln555 & wtbuf_V_0_1_cast1_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_5)   --->   "%select_ln562_8 = select i1 %wtbuf_V_0_1_cast1_read, i20 %sub_ln813_8, i20 %win_V_0_2_2" [Accel.cpp:562]   --->   Operation 234 'select' 'select_ln562_8' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_5)   --->   "%sext_ln813_8 = sext i20 %select_ln562_8"   --->   Operation 235 'sext' 'sext_ln813_8' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.80ns)   --->   "%sub_ln813_9 = sub i20 0, i20 %win_V_1_0_1_2_out_load"   --->   Operation 236 'sub' 'sub_ln813_9' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_8_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_7)   --->   "%select_ln562_9 = select i1 %icmp_ln779_8_read, i20 %win_V_1_0_1_2_out_load, i20 %sub_ln813_9" [Accel.cpp:562]   --->   Operation 237 'select' 'select_ln562_9' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_7)   --->   "%sext_ln813_9 = sext i20 %select_ln562_9"   --->   Operation 238 'sext' 'sext_ln813_9' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.80ns)   --->   "%sub_ln813_10 = sub i20 0, i20 %win_V_1_0_1_1"   --->   Operation 239 'sub' 'sub_ln813_10' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_9_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_7)   --->   "%select_ln562_10 = select i1 %icmp_ln779_9_read, i20 %win_V_1_0_1_1, i20 %sub_ln813_10" [Accel.cpp:562]   --->   Operation 240 'select' 'select_ln562_10' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_7)   --->   "%sext_ln813_10 = sext i20 %select_ln562_10"   --->   Operation 241 'sext' 'sext_ln813_10' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.80ns)   --->   "%sub_ln813_11 = sub i20 0, i20 %win_V_1_0_2_3"   --->   Operation 242 'sub' 'sub_ln813_11' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_10_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_8)   --->   "%select_ln562_11 = select i1 %icmp_ln779_10_read, i20 %win_V_1_0_2_3, i20 %sub_ln813_11" [Accel.cpp:562]   --->   Operation 243 'select' 'select_ln562_11' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_8)   --->   "%sext_ln813_11 = sext i20 %select_ln562_11"   --->   Operation 244 'sext' 'sext_ln813_11' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.80ns)   --->   "%sub_ln813_12 = sub i20 0, i20 %win_V_1_1_1_2_out_load"   --->   Operation 245 'sub' 'sub_ln813_12' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_11_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_8)   --->   "%select_ln562_12 = select i1 %icmp_ln779_11_read, i20 %win_V_1_1_1_2_out_load, i20 %sub_ln813_12" [Accel.cpp:562]   --->   Operation 246 'select' 'select_ln562_12' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_8)   --->   "%sext_ln813_12 = sext i20 %select_ln562_12"   --->   Operation 247 'sext' 'sext_ln813_12' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.80ns)   --->   "%sub_ln813_13 = sub i20 0, i20 %win_V_1_1_1_1"   --->   Operation 248 'sub' 'sub_ln813_13' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_12_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_13)   --->   "%select_ln562_13 = select i1 %icmp_ln779_12_read, i20 %win_V_1_1_1_1, i20 %sub_ln813_13" [Accel.cpp:562]   --->   Operation 249 'select' 'select_ln562_13' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_13)   --->   "%sext_ln813_13 = sext i20 %select_ln562_13"   --->   Operation 250 'sext' 'sext_ln813_13' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.80ns)   --->   "%sub_ln813_14 = sub i20 0, i20 %win_V_1_1_2"   --->   Operation 251 'sub' 'sub_ln813_14' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_13_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_12)   --->   "%select_ln562_14 = select i1 %icmp_ln779_13_read, i20 %win_V_1_1_2, i20 %sub_ln813_14" [Accel.cpp:562]   --->   Operation 252 'select' 'select_ln562_14' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_12)   --->   "%sext_ln813_14 = sext i20 %select_ln562_14"   --->   Operation 253 'sext' 'sext_ln813_14' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.80ns)   --->   "%sub_ln813_15 = sub i20 0, i20 %win_V_1_2_1_2_out_load"   --->   Operation 254 'sub' 'sub_ln813_15' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_14_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_12)   --->   "%select_ln562_15 = select i1 %icmp_ln779_14_read, i20 %win_V_1_2_1_2_out_load, i20 %sub_ln813_15" [Accel.cpp:562]   --->   Operation 255 'select' 'select_ln562_15' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_12)   --->   "%sext_ln813_15 = sext i20 %select_ln562_15"   --->   Operation 256 'sext' 'sext_ln813_15' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.80ns)   --->   "%sub_ln813_16 = sub i20 0, i20 %win_V_1_2_1_1"   --->   Operation 257 'sub' 'sub_ln813_16' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_15_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_14)   --->   "%select_ln562_16 = select i1 %icmp_ln779_15_read, i20 %win_V_1_2_1_1, i20 %sub_ln813_16" [Accel.cpp:562]   --->   Operation 258 'select' 'select_ln562_16' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_14)   --->   "%sext_ln813_16 = sext i20 %select_ln562_16"   --->   Operation 259 'sext' 'sext_ln813_16' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.80ns)   --->   "%sub_ln813_17 = sub i20 0, i20 %win_V_1_2_2"   --->   Operation 260 'sub' 'sub_ln813_17' <Predicate = (!icmp_ln1027 & and_ln555 & wtbuf_V_1_1_cast1_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_14)   --->   "%select_ln562_17 = select i1 %wtbuf_V_1_1_cast1_read, i20 %sub_ln813_17, i20 %win_V_1_2_2" [Accel.cpp:562]   --->   Operation 261 'select' 'select_ln562_17' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_14)   --->   "%sext_ln813_17 = sext i20 %select_ln562_17"   --->   Operation 262 'sext' 'sext_ln813_17' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.80ns)   --->   "%sub_ln813_18 = sub i20 0, i20 %win_V_2_0_1_2_out_load"   --->   Operation 263 'sub' 'sub_ln813_18' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_16_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_15)   --->   "%select_ln562_18 = select i1 %icmp_ln779_16_read, i20 %win_V_2_0_1_2_out_load, i20 %sub_ln813_18" [Accel.cpp:562]   --->   Operation 264 'select' 'select_ln562_18' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_15)   --->   "%sext_ln813_18 = sext i20 %select_ln562_18"   --->   Operation 265 'sext' 'sext_ln813_18' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.80ns)   --->   "%sub_ln813_19 = sub i20 0, i20 %win_V_2_0_1_1"   --->   Operation 266 'sub' 'sub_ln813_19' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_17_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_15)   --->   "%select_ln562_19 = select i1 %icmp_ln779_17_read, i20 %win_V_2_0_1_1, i20 %sub_ln813_19" [Accel.cpp:562]   --->   Operation 267 'select' 'select_ln562_19' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_15)   --->   "%sext_ln813_19 = sext i20 %select_ln562_19"   --->   Operation 268 'sext' 'sext_ln813_19' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.80ns)   --->   "%sub_ln813_20 = sub i20 0, i20 %win_V_2_0_2_3"   --->   Operation 269 'sub' 'sub_ln813_20' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_18_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_19)   --->   "%select_ln562_20 = select i1 %icmp_ln779_18_read, i20 %win_V_2_0_2_3, i20 %sub_ln813_20" [Accel.cpp:562]   --->   Operation 270 'select' 'select_ln562_20' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_19)   --->   "%sext_ln813_20 = sext i20 %select_ln562_20"   --->   Operation 271 'sext' 'sext_ln813_20' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.80ns)   --->   "%sub_ln813_21 = sub i20 0, i20 %win_V_2_1_1_2_out_load"   --->   Operation 272 'sub' 'sub_ln813_21' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_19_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_18)   --->   "%select_ln562_21 = select i1 %icmp_ln779_19_read, i20 %win_V_2_1_1_2_out_load, i20 %sub_ln813_21" [Accel.cpp:562]   --->   Operation 273 'select' 'select_ln562_21' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_18)   --->   "%sext_ln813_21 = sext i20 %select_ln562_21"   --->   Operation 274 'sext' 'sext_ln813_21' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.80ns)   --->   "%sub_ln813_22 = sub i20 0, i20 %win_V_2_1_1_1"   --->   Operation 275 'sub' 'sub_ln813_22' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_20_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_18)   --->   "%select_ln562_22 = select i1 %icmp_ln779_20_read, i20 %win_V_2_1_1_1, i20 %sub_ln813_22" [Accel.cpp:562]   --->   Operation 276 'select' 'select_ln562_22' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_18)   --->   "%sext_ln813_22 = sext i20 %select_ln562_22"   --->   Operation 277 'sext' 'sext_ln813_22' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.80ns)   --->   "%sub_ln813_23 = sub i20 0, i20 %win_V_2_1_2"   --->   Operation 278 'sub' 'sub_ln813_23' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_21_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_20)   --->   "%select_ln562_23 = select i1 %icmp_ln779_21_read, i20 %win_V_2_1_2, i20 %sub_ln813_23" [Accel.cpp:562]   --->   Operation 279 'select' 'select_ln562_23' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_20)   --->   "%sext_ln813_23 = sext i20 %select_ln562_23"   --->   Operation 280 'sext' 'sext_ln813_23' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.80ns)   --->   "%sub_ln813_24 = sub i20 0, i20 %win_V_2_2_1_2_out_load"   --->   Operation 281 'sub' 'sub_ln813_24' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_22_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_20)   --->   "%select_ln562_24 = select i1 %icmp_ln779_22_read, i20 %win_V_2_2_1_2_out_load, i20 %sub_ln813_24" [Accel.cpp:562]   --->   Operation 282 'select' 'select_ln562_24' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_20)   --->   "%sext_ln813_24 = sext i20 %select_ln562_24"   --->   Operation 283 'sext' 'sext_ln813_24' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.80ns)   --->   "%sub_ln813_25 = sub i20 0, i20 %win_V_2_2_1_1"   --->   Operation 284 'sub' 'sub_ln813_25' <Predicate = (!icmp_ln1027 & and_ln555 & !icmp_ln779_23_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_21)   --->   "%select_ln562_25 = select i1 %icmp_ln779_23_read, i20 %win_V_2_2_1_1, i20 %sub_ln813_25" [Accel.cpp:562]   --->   Operation 285 'select' 'select_ln562_25' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_21)   --->   "%sext_ln813_25 = sext i20 %select_ln562_25"   --->   Operation 286 'sext' 'sext_ln813_25' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.80ns)   --->   "%sub_ln813_26 = sub i20 0, i20 %win_V_2_2_2"   --->   Operation 287 'sub' 'sub_ln813_26' <Predicate = (!icmp_ln1027 & and_ln555 & wtbuf_V_2_1_cast1_read)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_21)   --->   "%select_ln562_26 = select i1 %wtbuf_V_2_1_cast1_read, i20 %sub_ln813_26, i20 %win_V_2_2_2" [Accel.cpp:562]   --->   Operation 288 'select' 'select_ln562_26' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_21)   --->   "%sext_ln813_26 = sext i20 %select_ln562_26"   --->   Operation 289 'sext' 'sext_ln813_26' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813 = add i21 %sext_ln813, i21 %sext_ln813_2"   --->   Operation 290 'add' 'add_ln813' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_1)   --->   "%sext_ln813_27 = sext i21 %add_ln813"   --->   Operation 291 'sext' 'sext_ln813_27' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln813_1 = add i22 %sext_ln813_27, i22 %sext_ln813_1"   --->   Operation 292 'add' 'add_ln813_1' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i22 %add_ln813_1"   --->   Operation 293 'sext' 'sext_ln813_28' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_2 = add i21 %sext_ln813_4, i21 %sext_ln813_5"   --->   Operation 294 'add' 'add_ln813_2' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_3)   --->   "%sext_ln813_29 = sext i21 %add_ln813_2"   --->   Operation 295 'sext' 'sext_ln813_29' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln813_3 = add i22 %sext_ln813_29, i22 %sext_ln813_3"   --->   Operation 296 'add' 'add_ln813_3' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln813_30 = sext i22 %add_ln813_3"   --->   Operation 297 'sext' 'sext_ln813_30' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.82ns)   --->   "%add_ln813_4 = add i23 %sext_ln813_30, i23 %sext_ln813_28"   --->   Operation 298 'add' 'add_ln813_4' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i23 %add_ln813_4"   --->   Operation 299 'sext' 'sext_ln813_31' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_5 = add i21 %sext_ln813_7, i21 %sext_ln813_8"   --->   Operation 300 'add' 'add_ln813_5' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_6)   --->   "%sext_ln813_32 = sext i21 %add_ln813_5"   --->   Operation 301 'sext' 'sext_ln813_32' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln813_6 = add i22 %sext_ln813_32, i22 %sext_ln813_6"   --->   Operation 302 'add' 'add_ln813_6' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i22 %add_ln813_6"   --->   Operation 303 'sext' 'sext_ln813_33' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_7 = add i21 %sext_ln813_9, i21 %sext_ln813_10"   --->   Operation 304 'add' 'add_ln813_7' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i21 %add_ln813_7"   --->   Operation 305 'sext' 'sext_ln813_34' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_8 = add i21 %sext_ln813_11, i21 %sext_ln813_12"   --->   Operation 306 'add' 'add_ln813_8' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i21 %add_ln813_8"   --->   Operation 307 'sext' 'sext_ln813_35' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.81ns)   --->   "%add_ln813_9 = add i22 %sext_ln813_35, i22 %sext_ln813_34"   --->   Operation 308 'add' 'add_ln813_9' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i22 %add_ln813_9"   --->   Operation 309 'sext' 'sext_ln813_36' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.82ns)   --->   "%add_ln813_10 = add i23 %sext_ln813_36, i23 %sext_ln813_33"   --->   Operation 310 'add' 'add_ln813_10' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i23 %add_ln813_10"   --->   Operation 311 'sext' 'sext_ln813_37' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_12 = add i21 %sext_ln813_14, i21 %sext_ln813_15"   --->   Operation 312 'add' 'add_ln813_12' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_13)   --->   "%sext_ln813_38 = sext i21 %add_ln813_12"   --->   Operation 313 'sext' 'sext_ln813_38' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln813_13 = add i22 %sext_ln813_38, i22 %sext_ln813_13"   --->   Operation 314 'add' 'add_ln813_13' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i22 %add_ln813_13"   --->   Operation 315 'sext' 'sext_ln813_39' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_14 = add i21 %sext_ln813_16, i21 %sext_ln813_17"   --->   Operation 316 'add' 'add_ln813_14' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i21 %add_ln813_14"   --->   Operation 317 'sext' 'sext_ln813_40' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_15 = add i21 %sext_ln813_18, i21 %sext_ln813_19"   --->   Operation 318 'add' 'add_ln813_15' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i21 %add_ln813_15"   --->   Operation 319 'sext' 'sext_ln813_41' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.81ns)   --->   "%add_ln813_16 = add i22 %sext_ln813_41, i22 %sext_ln813_40"   --->   Operation 320 'add' 'add_ln813_16' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i22 %add_ln813_16"   --->   Operation 321 'sext' 'sext_ln813_42' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.82ns)   --->   "%add_ln813_17 = add i23 %sext_ln813_42, i23 %sext_ln813_39"   --->   Operation 322 'add' 'add_ln813_17' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i23 %add_ln813_17"   --->   Operation 323 'sext' 'sext_ln813_43' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_18 = add i21 %sext_ln813_21, i21 %sext_ln813_22"   --->   Operation 324 'add' 'add_ln813_18' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln813_19)   --->   "%sext_ln813_44 = sext i21 %add_ln813_18"   --->   Operation 325 'sext' 'sext_ln813_44' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.81ns) (out node of the LUT)   --->   "%add_ln813_19 = add i22 %sext_ln813_44, i22 %sext_ln813_20"   --->   Operation 326 'add' 'add_ln813_19' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i22 %add_ln813_19"   --->   Operation 327 'sext' 'sext_ln813_45' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_20 = add i21 %sext_ln813_23, i21 %sext_ln813_24"   --->   Operation 328 'add' 'add_ln813_20' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i21 %add_ln813_20"   --->   Operation 329 'sext' 'sext_ln813_46' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln813_21 = add i21 %sext_ln813_25, i21 %sext_ln813_26"   --->   Operation 330 'add' 'add_ln813_21' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i21 %add_ln813_21"   --->   Operation 331 'sext' 'sext_ln813_47' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.81ns)   --->   "%add_ln813_22 = add i22 %sext_ln813_47, i22 %sext_ln813_46"   --->   Operation 332 'add' 'add_ln813_22' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i22 %add_ln813_22"   --->   Operation 333 'sext' 'sext_ln813_48' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.82ns)   --->   "%add_ln813_23 = add i23 %sext_ln813_48, i23 %sext_ln813_45"   --->   Operation 334 'add' 'add_ln813_23' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i23 %add_ln813_23"   --->   Operation 335 'sext' 'sext_ln813_49' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_24 = add i24 %sext_ln813_49, i24 %sext_ln813_43"   --->   Operation 336 'add' 'add_ln813_24' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.82ns)   --->   "%add_ln813_11 = add i24 %sext_ln813_37, i24 %sext_ln813_31"   --->   Operation 337 'add' 'add_ln813_11' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln813_25 = add i24 %add_ln813_11, i24 %add_ln813_24"   --->   Operation 338 'add' 'add_ln813_25' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [1/1] (0.76ns)   --->   "%icmp_ln568 = icmp_slt  i24 %add_ln813_25, i24 %sext_ln779_cast" [Accel.cpp:568]   --->   Operation 339 'icmp' 'icmp_ln568' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i6 %select_ln513"   --->   Operation 340 'trunc' 'trunc_ln552' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.70ns)   --->   "%add_ln552 = add i5 %trunc_ln552, i5 31"   --->   Operation 341 'add' 'add_ln552' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%bvh_d_index = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %select_ln513_5, i5 %add_ln552"   --->   Operation 342 'bitconcatenate' 'bvh_d_index' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1138 = sext i7 %bvh_d_index"   --->   Operation 343 'sext' 'sext_ln1138' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %p_Val2_2, i32 %sext_ln1138, i1 %icmp_ln568"   --->   Operation 344 'bitset' 'p_Result_s' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.71ns)   --->   "%store_ln809 = store i64 %p_Result_s, i4 %outwords_V_addr"   --->   Operation 345 'store' 'store_ln809' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln569 = br void %for.inc297" [Accel.cpp:569]   --->   Operation 346 'br' 'br_ln569' <Predicate = (!icmp_ln1027 & and_ln555)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.70ns)   --->   "%add_ln840 = add i6 %select_ln513, i6 1"   --->   Operation 347 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_2_1_2, i20 %win_V_2_1_1" [Accel.cpp:514]   --->   Operation 348 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_3 : Operation 349 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_2_0_2_3, i20 %win_V_2_0_1" [Accel.cpp:514]   --->   Operation 349 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_3 : Operation 350 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_1_1_2, i20 %win_V_1_1_1" [Accel.cpp:514]   --->   Operation 350 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_3 : Operation 351 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_1_0_2_3, i20 %win_V_1_0_1" [Accel.cpp:514]   --->   Operation 351 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_3 : Operation 352 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_0_1_2, i20 %win_V_0_1_1" [Accel.cpp:514]   --->   Operation 352 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_3 : Operation 353 [1/1] (0.38ns)   --->   "%store_ln514 = store i20 %win_V_0_0_2_3, i20 %win_V_0_0_1" [Accel.cpp:514]   --->   Operation 353 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_2_2_1_1, i20 %win_V_2_2_1_2_out" [Accel.cpp:514]   --->   Operation 354 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_2_1_1_1, i20 %win_V_2_1_1_2_out" [Accel.cpp:514]   --->   Operation 355 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_2_0_1_1, i20 %win_V_2_0_1_2_out" [Accel.cpp:514]   --->   Operation 356 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_1_2_1_1, i20 %win_V_1_2_1_2_out" [Accel.cpp:514]   --->   Operation 357 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_1_1_1_1, i20 %win_V_1_1_1_2_out" [Accel.cpp:514]   --->   Operation 358 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_1_0_1_1, i20 %win_V_1_0_1_2_out" [Accel.cpp:514]   --->   Operation 359 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_0_2_1_1, i20 %win_V_0_2_1_2_out" [Accel.cpp:514]   --->   Operation 360 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_0_1_1_1, i20 %win_V_0_1_1_2_out" [Accel.cpp:514]   --->   Operation 361 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln514 = store i20 %win_V_0_0_1_1, i20 %win_V_0_0_1_2_out" [Accel.cpp:514]   --->   Operation 362 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.38ns)   --->   "%store_ln514 = store i6 %add_ln840, i6 %c_V" [Accel.cpp:514]   --->   Operation 363 'store' 'store_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln514 = br void %for.body122" [Accel.cpp:514]   --->   Operation 364 'br' 'br_ln514' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_2_2_1_1, i20 %win_V_2_2_1_out"   --->   Operation 368 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_2_1_1_1, i20 %win_V_2_1_1_out"   --->   Operation 369 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_2_0_1_1, i20 %win_V_2_0_1_out"   --->   Operation 370 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_1_2_1_1, i20 %win_V_1_2_1_out"   --->   Operation 371 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_1_1_1_1, i20 %win_V_1_1_1_out"   --->   Operation 372 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_1_0_1_1, i20 %win_V_1_0_1_out"   --->   Operation 373 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_0_2_1_1, i20 %win_V_0_2_1_out"   --->   Operation 374 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_0_1_1_1, i20 %win_V_0_1_1_out"   --->   Operation 375 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln0 = store i20 %win_V_0_0_1_1, i20 %win_V_0_0_1_out"   --->   Operation 376 'store' 'store_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 377 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 365 [1/2] (0.60ns)   --->   "%lbuf_V_1_load_4 = load i7 %lbuf_V_1_addr_2" [Accel.cpp:548]   --->   Operation 365 'load' 'lbuf_V_1_load_4' <Predicate = (lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.60>
ST_6 : Operation 366 [1/1] (0.60ns)   --->   "%store_ln548 = store i20 %lbuf_V_1_load_4, i7 %lbuf_V_0_addr_2" [Accel.cpp:548]   --->   Operation 366 'store' 'store_ln548' <Predicate = (lnot_i_i614)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln551 = br void %for.end230" [Accel.cpp:551]   --->   Operation 367 'br' 'br_ln551' <Predicate = (lnot_i_i614)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.38ns
The critical path consists of the following:
	'alloca' operation ('r.V') [62]  (0 ns)
	'load' operation ('r.V') on local variable 'r.V' [126]  (0 ns)
	'add' operation ('r.V') [153]  (0.706 ns)
	'select' operation ('select_ln513_1', Accel.cpp:513) [158]  (0.293 ns)
	'add' operation ('addr.V') [198]  (0.735 ns)
	'getelementptr' operation ('dmem_V_addr', Accel.cpp:519) [203]  (0 ns)
	'load' operation ('inword.V', Accel.cpp:519) on array 'dmem_V' [204]  (1.65 ns)

 <State 2>: 2.58ns
The critical path consists of the following:
	'load' operation ('inword.V', Accel.cpp:519) on array 'dmem_V' [204]  (1.65 ns)
	'select' operation ('__Val2__', Accel.cpp:517) [206]  (0.334 ns)
	'store' operation ('store_ln550', Accel.cpp:550) of variable 'win.V[1][2][2]' on array 'lbuf_V_1' [228]  (0.6 ns)

 <State 3>: 6.61ns
The critical path consists of the following:
	'select' operation ('win_V_0_0_2_3', Accel.cpp:513) [210]  (0.344 ns)
	'sub' operation ('sub_ln813_2') [262]  (0.809 ns)
	'select' operation ('select_ln562_2', Accel.cpp:562) [263]  (0 ns)
	'add' operation ('add_ln813') [337]  (0.809 ns)
	'add' operation ('add_ln813_1') [339]  (0.815 ns)
	'add' operation ('add_ln813_4') [345]  (0.821 ns)
	'add' operation ('add_ln813_11') [384]  (0.827 ns)
	'add' operation ('add_ln813_25') [385]  (0.703 ns)
	'icmp' operation ('icmp_ln568', Accel.cpp:568) [386]  (0.768 ns)
	'store' operation ('store_ln809') of variable '__Result__' on array 'outwords_V' [394]  (0.714 ns)

 <State 4>: 0.6ns
The critical path consists of the following:
	'load' operation ('lbuf_V_1_load_4', Accel.cpp:548) on array 'lbuf_V_1' [238]  (0.6 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0.6ns
The critical path consists of the following:
	'store' operation ('store_ln548', Accel.cpp:548) of variable 'lbuf_V_1_load_4', Accel.cpp:548 on array 'lbuf_V_0' [239]  (0.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
