--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml cnc2.twx
cnc2.ncd -o cnc2.twr cnc2.pcf -ucf cnc2.ucf

Design file:              cnc2.ncd
Physical constraint file: cnc2.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 586344927 paths analyzed, 16789 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.831ns.
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2 (SLICE_X3Y40.D4), 372195 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.789ns (Levels of Logic = 13)
  Clock Path Skew:      -0.007ns (0.275 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y40.D4       net (fanout=4)        0.602   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y40.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<2>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<2>11
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2
    -------------------------------------------------  ---------------------------
    Total                                     15.789ns (3.743ns logic, 12.046ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.779ns (Levels of Logic = 13)
  Clock Path Skew:      -0.007ns (0.275 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.487   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y40.D4       net (fanout=4)        0.602   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y40.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<2>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<2>11
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2
    -------------------------------------------------  ---------------------------
    Total                                     15.779ns (3.733ns logic, 12.046ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.755ns (Levels of Logic = 13)
  Clock Path Skew:      -0.007ns (0.275 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.341   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y40.D4       net (fanout=4)        0.602   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y40.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<2>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<2>11
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_2
    -------------------------------------------------  ---------------------------
    Total                                     15.755ns (3.709ns logic, 12.046ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4 (SLICE_X3Y43.C2), 372195 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.634ns (Levels of Logic = 13)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y43.C2       net (fanout=4)        0.447   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y43.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<4>12
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4
    -------------------------------------------------  ---------------------------
    Total                                     15.634ns (3.743ns logic, 11.891ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.624ns (Levels of Logic = 13)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.487   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y43.C2       net (fanout=4)        0.447   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y43.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<4>12
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4
    -------------------------------------------------  ---------------------------
    Total                                     15.624ns (3.733ns logic, 11.891ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.600ns (Levels of Logic = 13)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.341   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y43.C2       net (fanout=4)        0.447   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y43.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<4>12
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_4
    -------------------------------------------------  ---------------------------
    Total                                     15.600ns (3.709ns logic, 11.891ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5 (SLICE_X3Y43.D3), 372195 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.523ns (Levels of Logic = 13)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y43.D3       net (fanout=4)        0.336   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y43.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>15
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5
    -------------------------------------------------  ---------------------------
    Total                                     15.523ns (3.743ns logic, 11.780ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.513ns (Levels of Logic = 13)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.375   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<5>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.487   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y43.D3       net (fanout=4)        0.336   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y43.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>15
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5
    -------------------------------------------------  ---------------------------
    Total                                     15.513ns (3.733ns logic, 11.780ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_4 (FF)
  Destination:          DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.489ns (Levels of Logic = 13)
  Clock Path Skew:      0.001ns (0.283 - 0.282)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_4 to DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y40.AQ       Tcko                  0.447   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_4
    SLICE_X4Y40.A5       net (fanout=1)        1.100   DDA_Partition_1/Controller/m_DDACountAdjValue<4>
    SLICE_X4Y40.COUT     Topcya                0.379   DDA_Partition_1/Controller/m_DDACountAdjValue<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<4>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X4Y41.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X4Y42.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_DDACountAdjValue<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y37.B2       net (fanout=13)       1.739   DDA_Partition_1/Controller/m_DDACountAddAdj<12>
    SLICE_X6Y37.COUT     Topcyb                0.341   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi5
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y38.AMUX     Tcina                 0.194   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/n0052<10>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.A3       net (fanout=146)      1.996   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X8Y29.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_lut<0>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<3>
    SLICE_X8Y30.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<7>
    SLICE_X8Y31.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_cy<11>
    SLICE_X8Y32.AMUX     Tcina                 0.202   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase<18:4>_xor<14>
    SLICE_X8Y27.A1       net (fanout=1)        1.633   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<16>
    SLICE_X8Y27.BMUX     Topab                 0.497   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/iDDAIRQ_Sync_m_PcsID[3]_AND_76_o_l1
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn_7_cy
    SLICE_X7Y57.C1       net (fanout=273)      3.180   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y57.C        Tilo                  0.259   DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<3>
                                                       DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X3Y43.A4       net (fanout=7)        1.673   DDA_Partition_1/m_DDA_Sync
    SLICE_X3Y43.A        Tilo                  0.259   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>4
    SLICE_X3Y43.D3       net (fanout=4)        0.336   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_lut<2>
    SLICE_X3Y43.CLK      Tas                   0.322   DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount<5>
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/Mcount_m_CommittedCount_xor<5>15
                                                       DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_CommittedCount_5
    -------------------------------------------------  ---------------------------
    Total                                     15.489ns (3.709ns logic, 11.780ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (SLICE_X16Y30.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y30.D2      net (fanout=34)       0.421   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y30.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.095ns logic, 0.421ns route)
                                                       (-29.1% logic, 129.1% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (SLICE_X16Y30.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y30.D2      net (fanout=34)       0.421   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y30.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.095ns logic, 0.421ns route)
                                                       (-29.1% logic, 129.1% route)

--------------------------------------------------------------------------------

Paths for end point DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (SLICE_X16Y30.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1 (FF)
  Destination:          DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.326ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1 to DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.200   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress<3>
                                                       DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress_1
    SLICE_X16Y30.D2      net (fanout=34)       0.421   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/m_TailAddress<1>
    SLICE_X16Y30.CLK     Tah         (-Th)     0.295   DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMD_O
                                                       DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-0.095ns logic, 0.421ns route)
                                                       (-29.1% logic, 129.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X0Y8.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB/CLK
  Location pin: SLICE_X0Y8.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   15.831|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 586344927 paths, 0 nets, and 21441 connections

Design statistics:
   Minimum period:  15.831ns{1}   (Maximum frequency:  63.167MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:31:53 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



