// Seed: 3591899487
module module_0 (
    id_1
);
  inout wire id_1;
  for (id_2 = id_1; id_2; id_1 = ((-1 ^ id_1))) wire id_3, id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3
  );
  wire id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 ();
  assign id_1 = -1;
  always id_2 <= 1;
  module_0 modCall_1 (id_1);
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10, id_11;
endmodule
