============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:16:18 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6964 ps) Setup Check with Pin u_fm_FMbuffers_reg[1][504][1]/CK->D
          Group: in2reg
     Startpoint: (R) in_data[1]
          Clock: (R) clk
       Endpoint: (R) u_fm_FMbuffers_reg[1][504][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           16     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           16     
                                              
             Setup:-     200                  
       Uncertainty:-      50                  
     Required Time:=    9750                  
      Launch Clock:-      16                  
       Input Delay:-    2000                  
         Data Path:-     770                  
             Slack:=    6964                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_1_1 

#-----------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge      Cell       Fanout Trans Delay Arrival 
#                                                                            (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  in_data[1]                      -       -     R     (arrival)           2    54     0    2016 
  g187504/Y                       -       A0->Y R     AO21_X3M_A9TL      15   219   208    2225 
  drc_bufs193659/Y                -       A->Y  F     INV_X3B_A9TL       16   320   269    2494 
  drc_bufs193557/Y                -       A->Y  R     INV_X2M_A9TL       16   295   292    2786 
  u_fm_FMbuffers_reg[1][504][1]/D -       -     R     EDFFQ_X1M_A9TL     16     -     0    2786 
#-----------------------------------------------------------------------------------------------

