var _cpu_gemm_assembly_dispatch_8h =
[
    [ "AsmGemmInfo", "structarm__compute_1_1cpu_1_1_asm_gemm_info.xhtml", "structarm__compute_1_1cpu_1_1_asm_gemm_info" ],
    [ "CpuGemmAssemblyDispatch", "classarm__compute_1_1cpu_1_1_cpu_gemm_assembly_dispatch.xhtml", "classarm__compute_1_1cpu_1_1_cpu_gemm_assembly_dispatch" ],
    [ "IFallback", "classarm__compute_1_1cpu_1_1_cpu_gemm_assembly_dispatch_1_1_i_fallback.xhtml", "classarm__compute_1_1cpu_1_1_cpu_gemm_assembly_dispatch_1_1_i_fallback" ],
    [ "AsmConvMethod", "_cpu_gemm_assembly_dispatch_8h.xhtml#a3c378cf8ee66b2333bdf4868eeba2710", [
      [ "Im2Col", "_cpu_gemm_assembly_dispatch_8h.xhtml#a3c378cf8ee66b2333bdf4868eeba2710a2666155960777a08cf2552d554f1da34", null ],
      [ "Indirect", "_cpu_gemm_assembly_dispatch_8h.xhtml#a3c378cf8ee66b2333bdf4868eeba2710a0b5ca9d0c6dbcbb3e299361cd4e4a79c", null ],
      [ "Conv", "_cpu_gemm_assembly_dispatch_8h.xhtml#a3c378cf8ee66b2333bdf4868eeba2710acc31a669f6d086f816852dda3290a3ef", null ]
    ] ]
];