
*** Running vivado
    with args -log gtwizard_0_exdes.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gtwizard_0_exdes.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source gtwizard_0_exdes.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/.Xil/Vivado-20766-Alberto-PC/gtwizard_0/gtwizard_0.dcp' for cell 'gtwizard_0_support_i'
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/inst'
Finished Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_support_i/inst'
Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc:118]
Finished Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.121 ; gain = 419.461 ; free physical = 2696 ; free virtual = 4878
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Parsing TCL File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl] from IP /home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci
Sourcing Tcl File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7k325t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.srcs/sources_1/ip/gtwizard_0/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1627.156 ; gain = 97.031 ; free physical = 2684 ; free virtual = 4865
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "934242e87c9ae875".
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "75e6b27ac532d56b".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2154.938 ; gain = 0.000 ; free physical = 2197 ; free virtual = 4385
Phase 1 Generate And Synthesize Debug Cores | Checksum: 97591678

Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2154.938 ; gain = 52.141 ; free physical = 2197 ; free virtual = 4385
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 169f6eb21

Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2163.938 ; gain = 61.141 ; free physical = 2195 ; free virtual = 4384
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 77 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 17bfc3736

Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2163.938 ; gain = 61.141 ; free physical = 2194 ; free virtual = 4383
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 28 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 10c942dfd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2163.938 ; gain = 61.141 ; free physical = 2194 ; free virtual = 4383
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 50 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 10c942dfd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2163.938 ; gain = 61.141 ; free physical = 2194 ; free virtual = 4383
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 10c942dfd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2163.938 ; gain = 61.141 ; free physical = 2194 ; free virtual = 4383
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2163.938 ; gain = 0.000 ; free physical = 2194 ; free virtual = 4383
Ending Logic Optimization Task | Checksum: 10c942dfd

Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2163.938 ; gain = 61.141 ; free physical = 2194 ; free virtual = 4383

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 11dee812e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2179 ; free virtual = 4368
Ending Power Optimization Task | Checksum: 11dee812e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2495.133 ; gain = 331.195 ; free physical = 2183 ; free virtual = 4373
41 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:09 . Memory (MB): peak = 2495.133 ; gain = 973.012 ; free physical = 2183 ; free virtual = 4373
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2183 ; free virtual = 4373
INFO: [Common 17-1381] The checkpoint '/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes_opt.dcp' has been generated.
Command: report_drc -file gtwizard_0_exdes_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2167 ; free virtual = 4357
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 36d290aa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2167 ; free virtual = 4357
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2169 ; free virtual = 4359

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12011e43a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2160 ; free virtual = 4351

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1627234f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2155 ; free virtual = 4345

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1627234f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2155 ; free virtual = 4345
Phase 1 Placer Initialization | Checksum: 1627234f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2155 ; free virtual = 4345

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 152843f75

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2109 ; free virtual = 4300

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 152843f75

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2109 ; free virtual = 4300

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bd74e004

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2107 ; free virtual = 4297

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b3620ba7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2107 ; free virtual = 4297

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11a0035f4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2107 ; free virtual = 4297

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 9ea736bb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2107 ; free virtual = 4297

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d675d891

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2101 ; free virtual = 4291

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 154109983

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2101 ; free virtual = 4291

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 154109983

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2101 ; free virtual = 4291
Phase 3 Detail Placement | Checksum: 154109983

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2101 ; free virtual = 4291

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fa5f77f3

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fa5f77f3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2102 ; free virtual = 4292
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.004. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17c12d4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2102 ; free virtual = 4292
Phase 4.1 Post Commit Optimization | Checksum: 17c12d4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2102 ; free virtual = 4292

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c12d4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2108 ; free virtual = 4299

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c12d4de

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2108 ; free virtual = 4299

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 129f17ac4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2108 ; free virtual = 4299
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 129f17ac4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2108 ; free virtual = 4299
Ending Placer Task | Checksum: 128783dc4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2151 ; free virtual = 4341
61 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2151 ; free virtual = 4341
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2147 ; free virtual = 4342
INFO: [Common 17-1381] The checkpoint '/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2131 ; free virtual = 4323
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2147 ; free virtual = 4339
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2495.133 ; gain = 0.000 ; free physical = 2145 ; free virtual = 4337
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d916a6a9 ConstDB: 0 ShapeSum: 4f61971b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b06645f4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.191 ; gain = 54.059 ; free physical = 1882 ; free virtual = 4075

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b06645f4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.191 ; gain = 54.059 ; free physical = 1882 ; free virtual = 4075

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b06645f4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.191 ; gain = 54.059 ; free physical = 1840 ; free virtual = 4032

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b06645f4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2549.191 ; gain = 54.059 ; free physical = 1840 ; free virtual = 4032
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ab0cb7f4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1819 ; free virtual = 4027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.982  | TNS=0.000  | WHS=-0.323 | THS=-126.013|

Phase 2 Router Initialization | Checksum: 295ca3563

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1819 ; free virtual = 4027

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 159c80a59

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1805 ; free virtual = 4012

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.982  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23170af2e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1811 ; free virtual = 4018
Phase 4 Rip-up And Reroute | Checksum: 23170af2e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1811 ; free virtual = 4018

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 23170af2e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1811 ; free virtual = 4018

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23170af2e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1811 ; free virtual = 4018
Phase 5 Delay and Skew Optimization | Checksum: 23170af2e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1811 ; free virtual = 4018

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22c7fa790

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1810 ; free virtual = 4018
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.003  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20e43bf5e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1823 ; free virtual = 4017
Phase 6 Post Hold Fix | Checksum: 20e43bf5e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1823 ; free virtual = 4017

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.138327 %
  Global Horizontal Routing Utilization  = 0.168851 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 210ad35da

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1823 ; free virtual = 4016

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 210ad35da

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1822 ; free virtual = 4015

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cfdf9c2f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1822 ; free virtual = 4015

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.003  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cfdf9c2f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1824 ; free virtual = 4017
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1877 ; free virtual = 4070

Routing Is Done.
73 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2556.062 ; gain = 60.930 ; free physical = 1874 ; free virtual = 4067
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2556.062 ; gain = 0.000 ; free physical = 1867 ; free virtual = 4067
INFO: [Common 17-1381] The checkpoint '/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes_routed.dcp' has been generated.
Command: report_drc -file gtwizard_0_exdes_drc_routed.rpt -pb gtwizard_0_exdes_drc_routed.pb -rpx gtwizard_0_exdes_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file gtwizard_0_exdes_methodology_drc_routed.rpt -rpx gtwizard_0_exdes_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/gtwizard_0_exdes_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file gtwizard_0_exdes_power_routed.rpt -pb gtwizard_0_exdes_power_summary_routed.pb -rpx gtwizard_0_exdes_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force gtwizard_0_exdes.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-53] must_use_ref_clock: GTXE2_COMMON cell gtwizard_0_support_i/inst/common0_i/gtxe2_common_i: An input reference clock pin should be used (unless this is just to set needed configuration).
WARNING: [DRC RTSTAT-10] No routable loads: 29 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], rxresetdone_vio_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 20 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gtwizard_0_exdes.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
89 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2945.078 ; gain = 268.926 ; free physical = 1796 ; free virtual = 4006
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 17:51:31 2019...

*** Running vivado
    with args -log gtwizard_0_exdes.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gtwizard_0_exdes.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source gtwizard_0_exdes.tcl -notrace
Command: open_checkpoint gtwizard_0_exdes_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1089.641 ; gain = 0.000 ; free physical = 3014 ; free virtual = 5205
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/.Xil/Vivado-24904-Alberto-PC/dcp3/gtwizard_0_exdes_early.xdc]
Finished Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/.Xil/Vivado-24904-Alberto-PC/dcp3/gtwizard_0_exdes_early.xdc]
Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/.Xil/Vivado-24904-Alberto-PC/dcp3/gtwizard_0_exdes.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/.Xil/Vivado-20766-Alberto-PC/dbg_hub_CV.0/out/xsdbm.xdc:11]
INFO: [Timing 38-2] Deriving generated clocks [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/.Xil/Vivado-20766-Alberto-PC/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2042.902 ; gain = 586.672 ; free physical = 2221 ; free virtual = 4421
Finished Parsing XDC File [/home/deki/Downloads/hsos/gtwizard_0_ex/gtwizard_0_ex.runs/impl_1/.Xil/Vivado-24904-Alberto-PC/dcp3/gtwizard_0_exdes.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2043.902 ; gain = 1.000 ; free physical = 2221 ; free virtual = 4420
Restored from archive | CPU: 0.220000 secs | Memory: 3.999687 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2043.902 ; gain = 1.000 ; free physical = 2221 ; free virtual = 4420
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2043.902 ; gain = 954.262 ; free physical = 2227 ; free virtual = 4419
Command: write_bitstream -force gtwizard_0_exdes.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-53] must_use_ref_clock: GTXE2_COMMON cell gtwizard_0_support_i/inst/common0_i/gtxe2_common_i: An input reference clock pin should be used (unless this is just to set needed configuration).
WARNING: [DRC RTSTAT-10] No routable loads: 29 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], rxresetdone_vio_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 20 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./gtwizard_0_exdes.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 2614.590 ; gain = 570.688 ; free physical = 2161 ; free virtual = 4365
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 17:52:16 2019...
