{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730997337792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730997337793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 11:35:37 2024 " "Processing started: Thu Nov  7 11:35:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730997337793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997337793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997337794 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "processor_mem.qip " "Tcl Script File processor_mem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE processor_mem.qip " "set_global_assignment -name QIP_FILE processor_mem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1730997337953 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1730997337953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730997338311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730997338311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file registers/program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "registers/program_counter.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/registers/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730997350063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/three_decimal_vals_w_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file io/three_decimal_vals_w_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "io/three_decimal_vals_w_neg.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/io/three_decimal_vals_w_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730997350072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/seven_segment_negative.v 1 1 " "Found 1 design units, including 1 entities, in source file io/seven_segment_negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "io/seven_segment_negative.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/io/seven_segment_negative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730997350080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file io/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "io/seven_segment.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/io/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730997350088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350088 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registers/register.v " "Can't analyze file -- file registers/register.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730997350090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu/ALU.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/alu/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730997350100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V " "Found entity 1: RISC_V" {  } { { "RISC_V.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/RISC_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730997350108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/processor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/processor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_memory " "Found entity 1: processor_memory" {  } { { "memory/processor_memory.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/memory/processor_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730997350116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350116 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr program_counter.v(13) " "Verilog HDL Procedural Assignment error at program_counter.v(13): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "registers/program_counter.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/registers/program_counter.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730997350117 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr program_counter.v(15) " "Verilog HDL Procedural Assignment error at program_counter.v(15): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "registers/program_counter.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/registers/program_counter.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730997350118 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "addr program_counter.v(17) " "Verilog HDL Procedural Assignment error at program_counter.v(17): object \"addr\" on left-hand side of assignment must have a variable data type" {  } { { "registers/program_counter.v" "" { Text "//Mac/Home/SchoolStuff/ECE_287/Project/processor/registers/program_counter.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730997350118 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13211 " "Peak virtual memory: 13211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730997350215 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 11:35:50 2024 " "Processing ended: Thu Nov  7 11:35:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730997350215 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730997350215 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730997350215 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997350215 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730997351026 ""}
