HelpInfo,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/bin/assistant
Implementation;Synthesis||(null)||Please refer to the log file for details about 5 Error(s) , 81 Warning(s)||FineSteeringMirror.srr;liberoaction://open_report/file/FineSteeringMirror.srr||(null);(null)
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd'.||FineSteeringMirror.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'.||FineSteeringMirror.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/63||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/64||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'.||FineSteeringMirror.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'.||FineSteeringMirror.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'.||FineSteeringMirror.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'.||FineSteeringMirror.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'.||FineSteeringMirror.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/77||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/79||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/120||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/122||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/124||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/126||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/128||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/130||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/134||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/166||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/168||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/170||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/172||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/174||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/176||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||FineSteeringMirror.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/180||FineSteeringMirror_sb_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb_MSS/FineSteeringMirror_sb_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||FineSteeringMirror.srr(213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/213||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||FineSteeringMirror.srr(297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/297||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/340||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/341||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/342||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/343||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/344||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/345||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/346||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/347||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/348||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/349||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/350||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/351||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/352||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/353||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/354||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/355||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/356||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/357||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/358||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/359||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/360||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/361||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/362||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/363||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/364||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||FineSteeringMirror.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/365||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/366||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/367||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/368||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/369||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/370||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/783
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/380||FineSteeringMirror_sb_FABOSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/381||FineSteeringMirror_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/382||FineSteeringMirror_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/383||FineSteeringMirror_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||FineSteeringMirror.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/384||FineSteeringMirror_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG794||@N: Using module Main from library work||FineSteeringMirror.srr(399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/399||FineSteeringMirror.v(431);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror/FineSteeringMirror.v'/linenumber/431
Implementation;Synthesis||CL159||@N: Input XTL is unused.||FineSteeringMirror.srr(413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/413||FineSteeringMirror_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/FineSteeringMirror_sb/FABOSC_0/FineSteeringMirror_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/420||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/421||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/422||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||FineSteeringMirror.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/423||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||FineSteeringMirror.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/424||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||FineSteeringMirror.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/431||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||FineSteeringMirror.srr(438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/438||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||FineSteeringMirror.srr(445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/445||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||FineSteeringMirror.srr(452);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/452||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||FineSteeringMirror.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/462||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||FineSteeringMirror.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/463||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||FineSteeringMirror.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/464||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||FineSteeringMirror.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/465||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||FineSteeringMirror.srr(466);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/466||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||FineSteeringMirror.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/467||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||FineSteeringMirror.srr(468);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/468||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||FineSteeringMirror.srr(469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/469||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||FineSteeringMirror.srr(470);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/470||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||FineSteeringMirror.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/471||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||FineSteeringMirror.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/472||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||FineSteeringMirror.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/473||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||FineSteeringMirror.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/474||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||FineSteeringMirror.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/475||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||FineSteeringMirror.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/476||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||FineSteeringMirror.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/477||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||FineSteeringMirror.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/478||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||FineSteeringMirror.srr(479);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/479||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||FineSteeringMirror.srr(480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/480||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||FineSteeringMirror.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/481||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||FineSteeringMirror.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/482||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||FineSteeringMirror.srr(483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/483||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||FineSteeringMirror.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/484||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||FineSteeringMirror.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/485||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||FineSteeringMirror.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/486||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||FineSteeringMirror.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/487||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||FineSteeringMirror.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/488||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||FineSteeringMirror.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/489||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||FineSteeringMirror.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/490||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||FineSteeringMirror.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/491||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||FineSteeringMirror.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/492||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||FineSteeringMirror.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/493||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||FineSteeringMirror.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/494||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||FineSteeringMirror.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/497||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||FineSteeringMirror.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/498||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||FineSteeringMirror.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/499||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS1 is unused.||FineSteeringMirror.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/500||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||FineSteeringMirror.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/501||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||FineSteeringMirror.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/502||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||FineSteeringMirror.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/503||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||FineSteeringMirror.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/504||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||FineSteeringMirror.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/505||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||FineSteeringMirror.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/506||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||FineSteeringMirror.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/507||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||FineSteeringMirror.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/508||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||FineSteeringMirror.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/509||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||FineSteeringMirror.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/510||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||FineSteeringMirror.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/511||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||FineSteeringMirror.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/512||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||FineSteeringMirror.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/513||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||FineSteeringMirror.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/514||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS1 is unused.||FineSteeringMirror.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/515||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||FineSteeringMirror.srr(516);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/516||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||FineSteeringMirror.srr(517);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/517||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||FineSteeringMirror.srr(518);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/518||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||FineSteeringMirror.srr(519);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/519||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||FineSteeringMirror.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/520||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||FineSteeringMirror.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/521||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||FineSteeringMirror.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/522||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||FineSteeringMirror.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/523||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||FineSteeringMirror.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/524||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||FineSteeringMirror.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/525||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||FineSteeringMirror.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/526||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||FineSteeringMirror.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/527||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||FineSteeringMirror.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/528||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||FineSteeringMirror.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/529||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS1 is unused.||FineSteeringMirror.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/530||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||FineSteeringMirror.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/531||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||FineSteeringMirror.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/532||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||FineSteeringMirror.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/533||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||FineSteeringMirror.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/534||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||FineSteeringMirror.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/535||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||FineSteeringMirror.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/536||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||FineSteeringMirror.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/537||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||FineSteeringMirror.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/538||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||FineSteeringMirror.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/539||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||FineSteeringMirror.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/540||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||FineSteeringMirror.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/541||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||FineSteeringMirror.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/542||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||FineSteeringMirror.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/543||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||FineSteeringMirror.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/544||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/153
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/BuildNumber.vhd'.||FineSteeringMirror.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/581||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.||FineSteeringMirror.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/582||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.||FineSteeringMirror.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/583||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.||FineSteeringMirror.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/584||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.||FineSteeringMirror.srr(585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/585||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'.||FineSteeringMirror.srr(586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/586||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.||FineSteeringMirror.srr(587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/587||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.||FineSteeringMirror.srr(588);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/588||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'.||FineSteeringMirror.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/589||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.||FineSteeringMirror.srr(590);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/590||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.||FineSteeringMirror.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/591||null;null
Implementation;Synthesis||CD895||@N: Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram||FineSteeringMirror.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/592||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.||FineSteeringMirror.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/593||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.||FineSteeringMirror.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/594||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.||FineSteeringMirror.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/595||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'.||FineSteeringMirror.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/596||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'.||FineSteeringMirror.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/597||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.||FineSteeringMirror.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/598||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.||FineSteeringMirror.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/599||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.||FineSteeringMirror.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/600||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.||FineSteeringMirror.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/601||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.||FineSteeringMirror.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/602||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'.||FineSteeringMirror.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/603||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'.||FineSteeringMirror.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/604||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'.||FineSteeringMirror.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/605||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||FineSteeringMirror.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/607||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.main.architecture_main.||FineSteeringMirror.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/608||Main.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/11
Implementation;Synthesis||CD279||@W:Port dacdsetpoint of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/609||Main.vhd(624);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/624
Implementation;Synthesis||CD279||@W:Port dacdreadback of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/610||Main.vhd(629);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/629
Implementation;Synthesis||CD279||@W:Port adcsampletoreadd of component registerspaceports not found on corresponding entity||FineSteeringMirror.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/611||Main.vhd(637);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/637
Implementation;Synthesis||CD730||@W:Component declaration has 136 ports but entity declares 133 ports||FineSteeringMirror.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/612||Main.vhd(1273);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1273
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/613||Main.vhd(1835);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1835
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/614||Main.vhd(1934);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1934
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/615||Main.vhd(2033);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/2033
Implementation;Synthesis||CD326||@W:Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.||FineSteeringMirror.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/616||Main.vhd(2144);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/2144
Implementation;Synthesis||CD638||@W:Signal misodaca_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/617||Main.vhd(997);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/997
Implementation;Synthesis||CD638||@W:Signal misodacb_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/618||Main.vhd(998);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/998
Implementation;Synthesis||CD638||@W:Signal misodacc_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/619||Main.vhd(999);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/999
Implementation;Synthesis||CD638||@W:Signal misodacd_i is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/620||Main.vhd(1000);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1000
Implementation;Synthesis||CD638||@W:Signal dacdsetpoint is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/621||Main.vhd(1004);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1004
Implementation;Synthesis||CD638||@W:Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/622||Main.vhd(1053);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1053
Implementation;Synthesis||CD638||@W:Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/623||Main.vhd(1070);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1070
Implementation;Synthesis||CD638||@W:Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/624||Main.vhd(1083);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1083
Implementation;Synthesis||CD638||@W:Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/625||Main.vhd(1090);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1090
Implementation;Synthesis||CD638||@W:Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/626||Main.vhd(1103);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1103
Implementation;Synthesis||CD638||@W:Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/627||Main.vhd(1110);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1110
Implementation;Synthesis||CD638||@W:Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/628||Main.vhd(1123);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1123
Implementation;Synthesis||CD638||@W:Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/629||Main.vhd(1130);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1130
Implementation;Synthesis||CD638||@W:Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/630||Main.vhd(1143);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1143
Implementation;Synthesis||CD638||@W:Signal uartlabrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/631||Main.vhd(1150);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1150
Implementation;Synthesis||CD638||@W:Signal uartrxlabdbg is undriven. Either assign the signal a value or remove the signal declaration.||FineSteeringMirror.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/632||Main.vhd(1163);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd'/linenumber/1163
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacports.spidac.||FineSteeringMirror.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/633||SpiDac.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterports.spimaster.||FineSteeringMirror.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/634||SpiMaster.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp2ports.ibufp2.||FineSteeringMirror.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/642||IBufP2.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.ppscountports.ppscount.||FineSteeringMirror.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/646||PPSCount.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttxfifoextclk.implementation.||FineSteeringMirror.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/652||UartTxFifoExtClk.vhd(33);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type states.||FineSteeringMirror.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/653||UartTxFifoExtClk.vhd(122);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/122
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||FineSteeringMirror.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/654||UartTxFifoExtClk.vhd(273);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'/linenumber/273
Implementation;Synthesis||CD630||@N: Synthesizing work.uarttx.behaviour.||FineSteeringMirror.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/655||UartTx.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/30
Implementation;Synthesis||CD610||@W:Index value 0 to 15 could be out of prefix range 7 downto 0. ||FineSteeringMirror.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/656||UartTx.vhd(96);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'/linenumber/96
Implementation;Synthesis||CD630||@N: Synthesizing work.gated_fifo.rtl.||FineSteeringMirror.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/660||gated_fifo.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'/linenumber/11
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo.rtl.||FineSteeringMirror.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/661||fifo_gen.vhd(11);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/11
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=8||FineSteeringMirror.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/664||fifo_gen.vhd(46);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxfifoextclk.implementation.||FineSteeringMirror.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/674||UartRxFifoExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxextclk.implementation.||FineSteeringMirror.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/675||UartRxExtClk.vhd(34);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'/linenumber/34
Implementation;Synthesis||CD630||@N: Synthesizing work.uartrxraw.behaviour.||FineSteeringMirror.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/676||UartRxRaw.vhd(32);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'/linenumber/32
Implementation;Synthesis||CD630||@N: Synthesizing work.ibufp3ports.ibufp3.||FineSteeringMirror.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/689||IBufP3.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.clockdividerports.clockdivider.||FineSteeringMirror.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/693||ClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||FineSteeringMirror.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/697||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidevicedualports.spidevicedual.||FineSteeringMirror.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/701||SpiDeviceDual.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDeviceDual.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterdualports.spimasterdual.||FineSteeringMirror.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/702||SpiMasterDual.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterDual.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.ltc2378accumquadports.ltc2378accumquad.||FineSteeringMirror.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/711||Ltc2378AccumQuad.vhd(39);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/712||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterquadports.spimasterquad.||FineSteeringMirror.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/716||SpiMasterQuad.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.variableclockdividerports.variableclockdivider.||FineSteeringMirror.srr(720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/720||VariableClockDivider.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'/linenumber/30
Implementation;Synthesis||CL169||@W:Pruning unused register SamplesThisSecond_7(31 downto 0). Make sure that there are no unused intermediate registers.||FineSteeringMirror.srr(726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/726||Ltc2378AccumQuad.vhd(313);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/313
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(0) is always 1.||FineSteeringMirror.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/736||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(1) is always 0.||FineSteeringMirror.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/737||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(2) is always 0.||FineSteeringMirror.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/738||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(3) is always 0.||FineSteeringMirror.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/739||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(4) is always 0.||FineSteeringMirror.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/740||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(5) is always 0.||FineSteeringMirror.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/741||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(6) is always 0.||FineSteeringMirror.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/742||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(7) is always 0.||FineSteeringMirror.srr(743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/743||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(8) is always 0.||FineSteeringMirror.srr(744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/744||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(9) is always 0.||FineSteeringMirror.srr(745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/745||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(10) is always 0.||FineSteeringMirror.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/746||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(11) is always 0.||FineSteeringMirror.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/747||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(12) is always 0.||FineSteeringMirror.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/748||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(13) is always 0.||FineSteeringMirror.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/749||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(14) is always 0.||FineSteeringMirror.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/750||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CL189||@N: Register bit AdcSampleNumAccums(15) is always 0.||FineSteeringMirror.srr(751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/751||Ltc2378AccumQuad.vhd(296);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/Ltc2378AccumQuad.vhd'/linenumber/296
Implementation;Synthesis||CD630||@N: Synthesizing work.oneshotports.oneshot.||FineSteeringMirror.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/753||OneShot.vhd(30);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.spidacquadports.spidacquad.||FineSteeringMirror.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/757||SpiDacQuad.vhd(44);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiDacQuad.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.spimasterquadports.spimasterquad.||FineSteeringMirror.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/758||SpiMasterQuad.vhd(38);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/include/fpga/SpiMasterQuad.vhd'/linenumber/38
Implementation;Synthesis||CD630||@N: Synthesizing work.registerspaceports.registerspace.||FineSteeringMirror.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/769||RegisterSpace.vhd(14);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/14
Implementation;Synthesis||CD395||@E:Constant width 8 does not match context width 32||FineSteeringMirror.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/770||RegisterSpace.vhd(394);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/394
Implementation;Synthesis||CD395||@E:Constant width 8 does not match context width 32||FineSteeringMirror.srr(771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/771||RegisterSpace.vhd(414);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/414
Implementation;Synthesis||CD395||@E:Constant width 8 does not match context width 32||FineSteeringMirror.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/772||RegisterSpace.vhd(434);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/434
Implementation;Synthesis||CD297||@E:Width mismatch, location has width 32, value 8||FineSteeringMirror.srr(773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/FineSteeringMirror.srr'/linenumber/773||RegisterSpace.vhd(381);liberoaction://cross_probe/hdl/file/'/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/RegisterSpace.vhd'/linenumber/381
