#--  Synopsys, Inc.
#--  Version J-2015.03M-SP1-2
#--  Project file D:\Demo\M2S\8\M2S010_Ethernet\synthesis\scratchproject.prs

#project files
add_file -vhdl -lib work "D:/Demo/M2S/8/M2S010_Ethernet/component/work/M2S010_Ethernet/FCCC_0/M2S010_Ethernet_FCCC_0_FCCC.vhd"
add_file -vhdl -lib work "D:/Demo/M2S/8/M2S010_Ethernet/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd"
add_file -vhdl -lib work "D:/Demo/M2S/8/M2S010_Ethernet/component/work/M2S010_Ethernet/OSC_0/M2S010_Ethernet_OSC_0_OSC.vhd"
add_file -vhdl -lib CORERMII_LIB "D:/Demo/M2S/8/M2S010_Ethernet/component/Actel/DirectCore/CORERMII/2.0.102/rtl/vhdl/core/XHDL_misc.vhd"
add_file -vhdl -lib CORERMII_LIB "D:/Demo/M2S/8/M2S010_Ethernet/component/Actel/DirectCore/CORERMII/2.0.102/rtl/vhdl/core/XHDL_std_logic.vhd"
add_file -vhdl -lib CORERMII_LIB "D:/Demo/M2S/8/M2S010_Ethernet/component/Actel/DirectCore/CORERMII/2.0.102/rtl/vhdl/core/RMII_RX.vhd"
add_file -vhdl -lib CORERMII_LIB "D:/Demo/M2S/8/M2S010_Ethernet/component/Actel/DirectCore/CORERMII/2.0.102/rtl/vhdl/core/RMII_TX.vhd"
add_file -vhdl -lib CORERMII_LIB "D:/Demo/M2S/8/M2S010_Ethernet/component/work/M2S010_Ethernet/CORERMII_0/rtl/vhdl/core/CoreRMII.vhd"
add_file -vhdl -lib work "D:/Demo/M2S/8/M2S010_Ethernet/component/work/M2S010_Ethernet_MSS/M2S010_Ethernet_MSS_syn.vhd"
add_file -vhdl -lib work "D:/Demo/M2S/8/M2S010_Ethernet/component/work/M2S010_Ethernet_MSS/M2S010_Ethernet_MSS.vhd"
add_file -vhdl -lib work "D:/Demo/M2S/8/M2S010_Ethernet/component/work/M2S010_Ethernet/M2S010_Ethernet.vhd"
add_file -fpga_constraint "D:/Demo/M2S/8/M2S010_Ethernet/designer/M2S010_Ethernet/synthesis.fdc"



#implementation: "synthesis"
impl -add D:\Demo\M2S\8\M2S010_Ethernet\synthesis -type fpga

#device options
set_option -technology SmartFusion2
set_option -part M2S010
set_option -package TQ144
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.M2S010_Ethernet"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "D:/Demo/M2S/8/M2S010_Ethernet/synthesis/M2S010_Ethernet.edn"
impl -active "synthesis"
