
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -240.75

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.33

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.33

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.29    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.43    1.17    1.61 ^ gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.61   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.97    1.97   library removal time
                                  1.97   data required time
-----------------------------------------------------------------------------
                                  1.97   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.69    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.20    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.29    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.43    1.17    1.61 ^ gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.61   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.28    1.92   library recovery time
                                  1.92   data required time
-----------------------------------------------------------------------------
                                  1.92   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.98    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   23.03    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   45.49    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   41.36    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   52.87    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.35 ^ _18242_/A (BUF_X2)
    10   17.73    0.02    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.40 ^ _18263_/A (BUF_X2)
    10   35.78    0.04    0.06    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18344_/A (BUF_X2)
    10   28.93    0.03    0.06    0.52 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18468_/S (MUX2_X1)
     1    1.90    0.01    0.06    0.59 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.59 v _18469_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.65 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.65 v _18470_/B (MUX2_X1)
     1    1.57    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   28.94    0.14    0.16    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   21.27    0.05    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    0.98 ^ _20998_/A (BUF_X1)
    10   20.73    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.54    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.23    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.58    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    3.98    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    4.30    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.03    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    2.44    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.04    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    9.13    0.02    0.04    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.76    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.23    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   10.87    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.69    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.09 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.09 v _23913_/B (XOR2_X1)
     1    4.00    0.03    0.04    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    4.10    0.01    0.05    2.18 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.01    0.00    2.18 ^ _23915_/A2 (NAND2_X1)
     1    7.60    0.02    0.03    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.12    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    5.52    0.03    0.04    2.37 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.37 v _24289_/A (BUF_X1)
    10   16.39    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _25387_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.49 v _25387_/Z (MUX2_X1)
                                         _02089_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3494.29    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.43    1.17    1.61 ^ gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.61   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[630]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.28    1.92   library recovery time
                                  1.92   data required time
-----------------------------------------------------------------------------
                                  1.92   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.98    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   23.03    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   45.49    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   41.36    0.04    0.06    0.24 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.26 ^ _16527_/A (BUF_X2)
    19   52.87    0.06    0.09    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.35 ^ _18242_/A (BUF_X2)
    10   17.73    0.02    0.05    0.40 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.40 ^ _18263_/A (BUF_X2)
    10   35.78    0.04    0.06    0.46 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.46 ^ _18344_/A (BUF_X2)
    10   28.93    0.03    0.06    0.52 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.53 ^ _18468_/S (MUX2_X1)
     1    1.90    0.01    0.06    0.59 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.59 v _18469_/B (MUX2_X1)
     1    1.64    0.01    0.06    0.65 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.65 v _18470_/B (MUX2_X1)
     1    1.57    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   28.94    0.14    0.16    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.14    0.01    0.88 ^ _20600_/A (MUX2_X1)
     7   21.27    0.05    0.10    0.98 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    0.98 ^ _20998_/A (BUF_X1)
    10   20.73    0.05    0.08    1.06 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.06 ^ _21067_/A2 (NAND2_X1)
     1    3.54    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.23    0.02    0.13    1.21 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.21 ^ _30199_/A (FA_X1)
     1    3.58    0.02    0.09    1.31 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.31 v _30202_/B (FA_X1)
     1    3.98    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    4.30    0.02    0.09    1.53 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.53 v _30211_/A (FA_X1)
     1    4.03    0.02    0.12    1.65 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.65 ^ _30212_/A (FA_X1)
     1    2.44    0.02    0.09    1.74 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.74 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.76 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.76 ^ _30538_/A (HA_X1)
     1    1.17    0.02    0.04    1.80 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.80 ^ _23588_/A (BUF_X1)
     5    9.13    0.02    0.04    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.69    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    3.76    0.04    0.07    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.23    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   10.87    0.04    0.05    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.69    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23912_/A2 (NOR3_X1)
     1    2.54    0.01    0.01    2.09 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.09 v _23913_/B (XOR2_X1)
     1    4.00    0.03    0.04    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    4.10    0.01    0.05    2.18 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.01    0.00    2.18 ^ _23915_/A2 (NAND2_X1)
     1    7.60    0.02    0.03    2.21 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.21 v _23924_/B2 (AOI221_X1)
     1    6.12    0.07    0.12    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4    5.52    0.03    0.04    2.37 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.37 v _24289_/A (BUF_X1)
    10   16.39    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _25387_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.49 v _25387_/Z (MUX2_X1)
                                         _02089_ (net)
                  0.01    0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.49   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.33   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_17048_/Z                               0.20    0.24   -0.04 (VIOLATED)
_20440_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_20328_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_24776_/ZN                              0.20    0.21   -0.02 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_27504_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   50.24  -24.91 (VIOLATED)
_22344_/ZN                             23.23   41.51  -18.28 (VIOLATED)
_27504_/ZN                             23.23   39.92  -16.69 (VIOLATED)
_27512_/ZN                             23.23   39.04  -15.81 (VIOLATED)
_18225_/ZN                             26.02   40.95  -14.94 (VIOLATED)
_20328_/ZN                             16.02   30.32  -14.30 (VIOLATED)
_27522_/ZN                             23.23   37.50  -14.27 (VIOLATED)
_18055_/ZN                             28.99   42.76  -13.76 (VIOLATED)
_20319_/Z                              25.33   39.06  -13.73 (VIOLATED)
_24776_/ZN                             16.02   29.68  -13.66 (VIOLATED)
_18977_/ZN                             26.02   39.56  -13.54 (VIOLATED)
_18429_/ZN                             26.02   39.32  -13.30 (VIOLATED)
_22217_/ZN                             23.23   36.32  -13.09 (VIOLATED)
_19731_/ZN                             26.02   39.02  -13.01 (VIOLATED)
_22052_/ZN                             23.23   35.78  -12.55 (VIOLATED)
_19183_/ZN                             26.70   39.03  -12.33 (VIOLATED)
_19553_/ZN                             26.02   38.21  -12.19 (VIOLATED)
_20440_/ZN                             10.47   21.45  -10.98 (VIOLATED)
_22176_/ZN                             23.23   33.69  -10.45 (VIOLATED)
_18417_/ZN                             26.02   36.28  -10.27 (VIOLATED)
_19370_/ZN                             26.02   35.78   -9.76 (VIOLATED)
_19924_/ZN                             25.33   35.08   -9.76 (VIOLATED)
_22911_/ZN                             10.47   20.16   -9.69 (VIOLATED)
_20890_/ZN                             16.02   25.44   -9.41 (VIOLATED)
_22284_/ZN                             23.23   32.40   -9.17 (VIOLATED)
_22089_/ZN                             23.23   32.31   -9.08 (VIOLATED)
_22073_/ZN                             23.23   31.71   -8.48 (VIOLATED)
_18215_/ZN                             26.02   34.32   -8.30 (VIOLATED)
_18615_/ZN                             28.99   37.07   -8.08 (VIOLATED)
_18028_/ZN                             26.02   34.08   -8.07 (VIOLATED)
_20318_/Z                              25.33   33.37   -8.05 (VIOLATED)
_20147_/ZN                             10.47   18.25   -7.78 (VIOLATED)
_22363_/ZN                             26.05   32.95   -6.90 (VIOLATED)
_25831_/ZN                             10.47   16.73   -6.26 (VIOLATED)
_26289_/ZN                             13.81   19.91   -6.10 (VIOLATED)
_22133_/ZN                             23.23   29.22   -5.98 (VIOLATED)
_22868_/ZN                             10.47   16.35   -5.88 (VIOLATED)
_18603_/ZN                             26.02   31.78   -5.76 (VIOLATED)
_20352_/ZN                             16.02   21.40   -5.38 (VIOLATED)
_27230_/ZN                             25.33   30.45   -5.12 (VIOLATED)
_17534_/ZN                             13.81   17.93   -4.12 (VIOLATED)
_18358_/ZN                             25.33   29.24   -3.91 (VIOLATED)
_18471_/ZN                             25.33   28.94   -3.61 (VIOLATED)
_17229_/ZN                             16.02   19.33   -3.31 (VIOLATED)
_27740_/ZN                             10.47   13.31   -2.84 (VIOLATED)
_23147_/ZN                             25.33   27.86   -2.53 (VIOLATED)
_17829_/ZN                             26.05   28.53   -2.48 (VIOLATED)
_23367_/ZN                             16.02   18.41   -2.39 (VIOLATED)
_27336_/ZN                             25.33   27.21   -1.88 (VIOLATED)
_17872_/ZN                             25.33   26.89   -1.56 (VIOLATED)
_27150_/ZN                             26.05   27.33   -1.28 (VIOLATED)
_17917_/ZN                             25.33   26.53   -1.20 (VIOLATED)
_20148_/ZN                             10.47   11.61   -1.14 (VIOLATED)
_21836_/ZN                             10.47   11.56   -1.09 (VIOLATED)
_19384_/ZN                             26.70   27.66   -0.96 (VIOLATED)
_23322_/ZN                             10.47   11.33   -0.86 (VIOLATED)
_26292_/ZN                             26.70   27.24   -0.54 (VIOLATED)
_23513_/ZN                             13.81   14.19   -0.38 (VIOLATED)
_24067_/ZN                             13.01   13.31   -0.30 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.039329513907432556

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1981

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-24.909765243530273

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9834

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 7

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 59

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1235

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1546

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.16 ^ _16525_/Z (BUF_X4)
   0.08    0.24 ^ _16526_/Z (BUF_X2)
   0.10    0.35 ^ _16527_/Z (BUF_X2)
   0.06    0.40 ^ _18242_/Z (BUF_X2)
   0.06    0.46 ^ _18263_/Z (BUF_X2)
   0.06    0.52 ^ _18344_/Z (BUF_X2)
   0.07    0.59 v _18468_/Z (MUX2_X1)
   0.06    0.65 v _18469_/Z (MUX2_X1)
   0.06    0.70 v _18470_/Z (MUX2_X1)
   0.16    0.86 ^ _18471_/ZN (AOI21_X1)
   0.12    0.98 ^ _20600_/Z (MUX2_X1)
   0.08    1.06 ^ _20998_/Z (BUF_X1)
   0.03    1.09 v _21067_/ZN (NAND2_X1)
   0.13    1.21 ^ _30197_/S (FA_X1)
   0.09    1.31 v _30199_/S (FA_X1)
   0.13    1.43 ^ _30202_/S (FA_X1)
   0.09    1.53 v _30207_/S (FA_X1)
   0.12    1.65 ^ _30211_/S (FA_X1)
   0.09    1.74 v _30212_/S (FA_X1)
   0.02    1.76 ^ _21502_/ZN (INV_X1)
   0.04    1.80 ^ _30538_/S (HA_X1)
   0.04    1.84 ^ _23588_/Z (BUF_X1)
   0.02    1.87 v _23632_/ZN (NAND3_X1)
   0.07    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.95 v _23682_/ZN (NOR2_X1)
   0.05    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.08 ^ _23908_/ZN (AND4_X1)
   0.01    2.09 v _23912_/ZN (NOR3_X1)
   0.04    2.13 ^ _23913_/Z (XOR2_X1)
   0.05    2.18 ^ _23914_/Z (MUX2_X1)
   0.03    2.21 v _23915_/ZN (NAND2_X1)
   0.12    2.33 ^ _23924_/ZN (AOI221_X1)
   0.04    2.37 v _23925_/ZN (AOI21_X1)
   0.06    2.42 v _24289_/Z (BUF_X1)
   0.06    2.49 v _25387_/Z (MUX2_X1)
   0.00    2.49 v gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/D (DFFR_X1)
           2.49   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[829]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.49   data arrival time
---------------------------------------------------------
          -0.33   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4853

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3263

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.129200

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.45e-03   1.56e-04   1.29e-02  16.2%
Combinational          2.99e-02   3.61e-02   4.29e-04   6.65e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.79e-02   5.85e-04   7.97e-02 100.0%
                          51.7%      47.6%       0.7%
