//Verilog generated by VPR  from post-place-and-route implementation
module dpram_16x2048 (
    input \clock1 ,
    input \rce_a ,
    input \addr_a[0] ,
    input \addr_a[1] ,
    input \addr_a[2] ,
    input \addr_a[3] ,
    input \addr_a[4] ,
    input \addr_a[5] ,
    input \addr_a[6] ,
    input \addr_a[7] ,
    input \addr_a[8] ,
    input \addr_a[9] ,
    input \addr_a[10] ,
    input \wce_a ,
    input \wd_a[0] ,
    input \wd_a[1] ,
    input \wd_a[2] ,
    input \wd_a[3] ,
    input \wd_a[4] ,
    input \wd_a[5] ,
    input \wd_a[6] ,
    input \wd_a[7] ,
    input \wd_a[8] ,
    input \wd_a[9] ,
    input \wd_a[10] ,
    input \wd_a[11] ,
    input \wd_a[12] ,
    input \wd_a[13] ,
    input \wd_a[14] ,
    input \wd_a[15] ,
    input \clock0 ,
    input \rce_b ,
    input \addr_b[0] ,
    input \addr_b[1] ,
    input \addr_b[2] ,
    input \addr_b[3] ,
    input \addr_b[4] ,
    input \addr_b[5] ,
    input \addr_b[6] ,
    input \addr_b[7] ,
    input \addr_b[8] ,
    input \addr_b[9] ,
    input \addr_b[10] ,
    input \wce_b ,
    input \wd_b[0] ,
    input \wd_b[1] ,
    input \wd_b[2] ,
    input \wd_b[3] ,
    input \wd_b[4] ,
    input \wd_b[5] ,
    input \wd_b[6] ,
    input \wd_b[7] ,
    input \wd_b[8] ,
    input \wd_b[9] ,
    input \wd_b[10] ,
    input \wd_b[11] ,
    input \wd_b[12] ,
    input \wd_b[13] ,
    input \wd_b[14] ,
    input \wd_b[15] ,
    input \id[0] ,
    output \rq_a[0] ,
    output \rq_a[1] ,
    output \rq_a[2] ,
    output \rq_a[3] ,
    output \rq_a[4] ,
    output \rq_a[5] ,
    output \rq_a[6] ,
    output \rq_a[7] ,
    output \rq_a[8] ,
    output \rq_a[9] ,
    output \rq_a[10] ,
    output \rq_a[11] ,
    output \rq_a[12] ,
    output \rq_a[14] ,
    output \rq_a[15] ,
    output \rq_b[0] ,
    output \rq_b[1] ,
    output \rq_b[2] ,
    output \rq_b[3] ,
    output \rq_b[4] ,
    output \rq_b[6] ,
    output \rq_b[7] ,
    output \rq_b[8] ,
    output \rq_b[9] ,
    output \rq_b[10] ,
    output \rq_b[11] ,
    output \rq_b[12] ,
    output \rq_b[13] ,
    output \rq_b[14] ,
    output \rq_b[15] ,
    output \rq_a[13] ,
    output \rq_b[5] 
);

    //Wires
    wire \clock1_output_0_0 ;
    wire \rce_a_output_0_0 ;
    wire \addr_a[0]_output_0_0 ;
    wire \addr_a[1]_output_0_0 ;
    wire \addr_a[2]_output_0_0 ;
    wire \addr_a[3]_output_0_0 ;
    wire \addr_a[4]_output_0_0 ;
    wire \addr_a[5]_output_0_0 ;
    wire \addr_a[6]_output_0_0 ;
    wire \addr_a[7]_output_0_0 ;
    wire \addr_a[8]_output_0_0 ;
    wire \addr_a[9]_output_0_0 ;
    wire \addr_a[10]_output_0_0 ;
    wire \wce_a_output_0_0 ;
    wire \wd_a[0]_output_0_0 ;
    wire \wd_a[1]_output_0_0 ;
    wire \wd_a[2]_output_0_0 ;
    wire \wd_a[3]_output_0_0 ;
    wire \wd_a[4]_output_0_0 ;
    wire \wd_a[5]_output_0_0 ;
    wire \wd_a[6]_output_0_0 ;
    wire \wd_a[7]_output_0_0 ;
    wire \wd_a[8]_output_0_0 ;
    wire \wd_a[9]_output_0_0 ;
    wire \wd_a[10]_output_0_0 ;
    wire \wd_a[11]_output_0_0 ;
    wire \wd_a[12]_output_0_0 ;
    wire \wd_a[13]_output_0_0 ;
    wire \wd_a[14]_output_0_0 ;
    wire \wd_a[15]_output_0_0 ;
    wire \clock0_output_0_0 ;
    wire \rce_b_output_0_0 ;
    wire \addr_b[0]_output_0_0 ;
    wire \addr_b[1]_output_0_0 ;
    wire \addr_b[2]_output_0_0 ;
    wire \addr_b[3]_output_0_0 ;
    wire \addr_b[4]_output_0_0 ;
    wire \addr_b[5]_output_0_0 ;
    wire \addr_b[6]_output_0_0 ;
    wire \addr_b[7]_output_0_0 ;
    wire \addr_b[8]_output_0_0 ;
    wire \addr_b[9]_output_0_0 ;
    wire \addr_b[10]_output_0_0 ;
    wire \wce_b_output_0_0 ;
    wire \wd_b[0]_output_0_0 ;
    wire \wd_b[1]_output_0_0 ;
    wire \wd_b[2]_output_0_0 ;
    wire \wd_b[3]_output_0_0 ;
    wire \wd_b[4]_output_0_0 ;
    wire \wd_b[5]_output_0_0 ;
    wire \wd_b[6]_output_0_0 ;
    wire \wd_b[7]_output_0_0 ;
    wire \wd_b[8]_output_0_0 ;
    wire \wd_b[9]_output_0_0 ;
    wire \wd_b[10]_output_0_0 ;
    wire \wd_b[11]_output_0_0 ;
    wire \wd_b[12]_output_0_0 ;
    wire \wd_b[13]_output_0_0 ;
    wire \wd_b[14]_output_0_0 ;
    wire \wd_b[15]_output_0_0 ;
    wire \id[0]_output_0_0 ;
    wire \lut_rq_a[0]_output_0_0 ;
    wire \lut_rq_a[1]_output_0_0 ;
    wire \lut_rq_a[2]_output_0_0 ;
    wire \lut_rq_a[3]_output_0_0 ;
    wire \lut_rq_a[4]_output_0_0 ;
    wire \lut_rq_a[5]_output_0_0 ;
    wire \lut_rq_a[6]_output_0_0 ;
    wire \lut_rq_a[7]_output_0_0 ;
    wire \lut_rq_a[8]_output_0_0 ;
    wire \lut_rq_a[9]_output_0_0 ;
    wire \lut_rq_a[10]_output_0_0 ;
    wire \lut_rq_a[11]_output_0_0 ;
    wire \lut_rq_a[12]_output_0_0 ;
    wire \lut_rq_a[13]_output_0_0 ;
    wire \lut_rq_a[14]_output_0_0 ;
    wire \lut_rq_a[15]_output_0_0 ;
    wire \lut_rq_b[0]_output_0_0 ;
    wire \lut_rq_b[1]_output_0_0 ;
    wire \lut_rq_b[2]_output_0_0 ;
    wire \lut_rq_b[3]_output_0_0 ;
    wire \lut_rq_b[4]_output_0_0 ;
    wire \lut_rq_b[5]_output_0_0 ;
    wire \lut_rq_b[6]_output_0_0 ;
    wire \lut_rq_b[7]_output_0_0 ;
    wire \lut_rq_b[8]_output_0_0 ;
    wire \lut_rq_b[9]_output_0_0 ;
    wire \lut_rq_b[10]_output_0_0 ;
    wire \lut_rq_b[11]_output_0_0 ;
    wire \lut_rq_b[12]_output_0_0 ;
    wire \lut_rq_b[13]_output_0_0 ;
    wire \lut_rq_b[14]_output_0_0 ;
    wire \lut_rq_b[15]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$undef_output_0_0 ;
    wire \lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_output_0_0 ;
    wire \lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_output_0_0 ;
    wire \lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ;
    wire \lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_5 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_16 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_14 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_16 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_14 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6345_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_clock_0_0 ;
    wire \lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4 ;
    wire \lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_2 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_14 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_16 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_14 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_2_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_3_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6352_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_clock_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_clock_0_0 ;
    wire \lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_0 ;
    wire \lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_0 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_14 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_16 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_14 ;
    wire \lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_1 ;
    wire \lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4 ;
    wire \lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_2 ;
    wire \lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_4 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_1 ;
    wire \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_3 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_0_0 ;
    wire \rq_a[0]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_0_0 ;
    wire \rq_a[1]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_0_0 ;
    wire \rq_a[2]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_0_0 ;
    wire \rq_a[3]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_0_0 ;
    wire \rq_a[4]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_0_0 ;
    wire \rq_a[5]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_0_0 ;
    wire \rq_a[6]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_0_0 ;
    wire \rq_a[7]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_0_0 ;
    wire \rq_a[8]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_0_0 ;
    wire \rq_a[9]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_0_0 ;
    wire \rq_a[10]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_0_0 ;
    wire \rq_a[11]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_0_0 ;
    wire \rq_a[12]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_0_0 ;
    wire \rq_a[13]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_0_0 ;
    wire \rq_a[14]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_0_0 ;
    wire \rq_a[15]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_0_0 ;
    wire \rq_b[0]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_0_0 ;
    wire \rq_b[1]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_0_0 ;
    wire \rq_b[2]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_0_0 ;
    wire \rq_b[3]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_0_0 ;
    wire \rq_b[4]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_0_0 ;
    wire \rq_b[5]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_0_0 ;
    wire \rq_b[6]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_0_0 ;
    wire \rq_b[7]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_0_0 ;
    wire \rq_b[8]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_0_0 ;
    wire \rq_b[9]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_0_0 ;
    wire \rq_b[10]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_0_0 ;
    wire \rq_b[11]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_0_0 ;
    wire \rq_b[12]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_0_0 ;
    wire \rq_b[13]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_0_0 ;
    wire \rq_b[14]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_0_0 ;
    wire \rq_b[15]_input_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_20_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_21_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6352_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6352_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6345_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6345_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_1_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_1_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_15 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_17 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_14 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_15 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_16 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_17 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_15 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_17 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_3 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_5 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_6 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_7 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_8 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_9 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_10 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_11 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_12 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_13 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_14 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_15 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_16 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_17 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_2_0 ;
    wire \lut_rq_a[0]_input_0_3 ;
    wire \lut_rq_a[1]_input_0_1 ;
    wire \lut_rq_a[2]_input_0_2 ;
    wire \lut_rq_a[3]_input_0_2 ;
    wire \lut_rq_a[4]_input_0_0 ;
    wire \lut_rq_a[5]_input_0_1 ;
    wire \lut_rq_a[6]_input_0_2 ;
    wire \lut_rq_a[7]_input_0_0 ;
    wire \lut_rq_a[8]_input_0_1 ;
    wire \lut_rq_a[9]_input_0_3 ;
    wire \lut_rq_a[10]_input_0_4 ;
    wire \lut_rq_a[11]_input_0_3 ;
    wire \lut_rq_a[12]_input_0_2 ;
    wire \lut_rq_a[13]_input_0_4 ;
    wire \lut_rq_a[14]_input_0_0 ;
    wire \lut_rq_a[15]_input_0_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_2_0 ;
    wire \dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_2_0 ;
    wire \lut_rq_b[0]_input_0_2 ;
    wire \lut_rq_b[1]_input_0_2 ;
    wire \lut_rq_b[2]_input_0_0 ;
    wire \lut_rq_b[3]_input_0_3 ;
    wire \lut_rq_b[4]_input_0_0 ;
    wire \lut_rq_b[5]_input_0_0 ;
    wire \lut_rq_b[6]_input_0_1 ;
    wire \lut_rq_b[7]_input_0_4 ;
    wire \lut_rq_b[8]_input_0_4 ;
    wire \lut_rq_b[9]_input_0_1 ;
    wire \lut_rq_b[10]_input_0_2 ;
    wire \lut_rq_b[11]_input_0_0 ;
    wire \lut_rq_b[12]_input_0_2 ;
    wire \lut_rq_b[13]_input_0_3 ;
    wire \lut_rq_b[14]_input_0_4 ;
    wire \lut_rq_b[15]_input_0_2 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_14_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_15_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6352_input_0_0 ;
    wire \lut_rq_a[14]_input_0_1 ;
    wire \lut_rq_a[8]_input_0_4 ;
    wire \lut_rq_a[2]_input_0_4 ;
    wire \lut_rq_a[9]_input_0_4 ;
    wire \lut_rq_a[0]_input_0_4 ;
    wire \lut_rq_a[15]_input_0_1 ;
    wire \lut_rq_a[7]_input_0_4 ;
    wire \lut_rq_a[12]_input_0_4 ;
    wire \lut_rq_a[4]_input_0_2 ;
    wire \lut_rq_a[5]_input_0_2 ;
    wire \lut_rq_a[6]_input_0_1 ;
    wire \lut_rq_a[11]_input_0_1 ;
    wire \lut_rq_a[10]_input_0_1 ;
    wire \lut_rq_a[13]_input_0_3 ;
    wire \lut_rq_a[3]_input_0_1 ;
    wire \lut_rq_a[1]_input_0_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_4_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_5_0 ;
    wire \dffre_$auto$memory_libmap.cc:2267:execute$6345_input_0_0 ;
    wire \lut_rq_b[1]_input_0_4 ;
    wire \lut_rq_b[4]_input_0_4 ;
    wire \lut_rq_b[3]_input_0_0 ;
    wire \lut_rq_b[15]_input_0_0 ;
    wire \lut_rq_b[12]_input_0_0 ;
    wire \lut_rq_b[13]_input_0_0 ;
    wire \lut_rq_b[14]_input_0_2 ;
    wire \lut_rq_b[6]_input_0_2 ;
    wire \lut_rq_b[10]_input_0_4 ;
    wire \lut_rq_b[11]_input_0_4 ;
    wire \lut_rq_b[2]_input_0_2 ;
    wire \lut_rq_b[7]_input_0_2 ;
    wire \lut_rq_b[8]_input_0_0 ;
    wire \lut_rq_b[0]_input_0_0 ;
    wire \lut_rq_b[9]_input_0_3 ;
    wire \lut_rq_b[5]_input_0_3 ;
    wire \lut_rq_b[5]_input_0_4 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_6_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_7_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_1 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_16_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_17_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_0 ;
    wire \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_1 ;
    wire \lut_rq_a[13]_input_0_1 ;
    wire \lut_rq_a[12]_input_0_3 ;
    wire \lut_rq_a[11]_input_0_0 ;
    wire \lut_rq_a[10]_input_0_2 ;
    wire \lut_rq_a[6]_input_0_0 ;
    wire \lut_rq_a[1]_input_0_2 ;
    wire \lut_rq_a[5]_input_0_3 ;
    wire \lut_rq_a[4]_input_0_3 ;
    wire \lut_rq_b[9]_input_0_4 ;
    wire \lut_rq_b[8]_input_0_1 ;
    wire \lut_rq_a[3]_input_0_3 ;
    wire \lut_rq_a[15]_input_0_2 ;
    wire \lut_rq_a[0]_input_0_1 ;
    wire \lut_rq_b[0]_input_0_3 ;
    wire \lut_rq_b[4]_input_0_3 ;
    wire \lut_rq_b[1]_input_0_1 ;
    wire \lut_rq_b[11]_input_0_3 ;
    wire \lut_rq_b[10]_input_0_1 ;
    wire \lut_rq_a[9]_input_0_0 ;
    wire \lut_rq_b[12]_input_0_4 ;
    wire \lut_rq_b[13]_input_0_1 ;
    wire \lut_rq_b[7]_input_0_1 ;
    wire \lut_rq_a[2]_input_0_3 ;
    wire \lut_rq_b[2]_input_0_3 ;
    wire \lut_rq_a[8]_input_0_2 ;
    wire \lut_rq_b[6]_input_0_0 ;
    wire \lut_rq_b[14]_input_0_3 ;
    wire \lut_rq_b[15]_input_0_1 ;
    wire \lut_rq_a[14]_input_0_3 ;
    wire \lut_rq_b[3]_input_0_4 ;
    wire \lut_rq_a[7]_input_0_3 ;

    //IO assignments
    assign \rq_a[0]  = \rq_a[0]_input_0_0 ;
    assign \rq_a[1]  = \rq_a[1]_input_0_0 ;
    assign \rq_a[2]  = \rq_a[2]_input_0_0 ;
    assign \rq_a[3]  = \rq_a[3]_input_0_0 ;
    assign \rq_a[4]  = \rq_a[4]_input_0_0 ;
    assign \rq_a[5]  = \rq_a[5]_input_0_0 ;
    assign \rq_a[6]  = \rq_a[6]_input_0_0 ;
    assign \rq_a[7]  = \rq_a[7]_input_0_0 ;
    assign \rq_a[8]  = \rq_a[8]_input_0_0 ;
    assign \rq_a[9]  = \rq_a[9]_input_0_0 ;
    assign \rq_a[10]  = \rq_a[10]_input_0_0 ;
    assign \rq_a[11]  = \rq_a[11]_input_0_0 ;
    assign \rq_a[12]  = \rq_a[12]_input_0_0 ;
    assign \rq_a[14]  = \rq_a[14]_input_0_0 ;
    assign \rq_a[15]  = \rq_a[15]_input_0_0 ;
    assign \rq_b[0]  = \rq_b[0]_input_0_0 ;
    assign \rq_b[1]  = \rq_b[1]_input_0_0 ;
    assign \rq_b[2]  = \rq_b[2]_input_0_0 ;
    assign \rq_b[3]  = \rq_b[3]_input_0_0 ;
    assign \rq_b[4]  = \rq_b[4]_input_0_0 ;
    assign \rq_b[6]  = \rq_b[6]_input_0_0 ;
    assign \rq_b[7]  = \rq_b[7]_input_0_0 ;
    assign \rq_b[8]  = \rq_b[8]_input_0_0 ;
    assign \rq_b[9]  = \rq_b[9]_input_0_0 ;
    assign \rq_b[10]  = \rq_b[10]_input_0_0 ;
    assign \rq_b[11]  = \rq_b[11]_input_0_0 ;
    assign \rq_b[12]  = \rq_b[12]_input_0_0 ;
    assign \rq_b[13]  = \rq_b[13]_input_0_0 ;
    assign \rq_b[14]  = \rq_b[14]_input_0_0 ;
    assign \rq_b[15]  = \rq_b[15]_input_0_0 ;
    assign \rq_a[13]  = \rq_a[13]_input_0_0 ;
    assign \rq_b[5]  = \rq_b[5]_input_0_0 ;
    assign \clock1_output_0_0  = \clock1 ;
    assign \rce_a_output_0_0  = \rce_a ;
    assign \addr_a[0]_output_0_0  = \addr_a[0] ;
    assign \addr_a[1]_output_0_0  = \addr_a[1] ;
    assign \addr_a[2]_output_0_0  = \addr_a[2] ;
    assign \addr_a[3]_output_0_0  = \addr_a[3] ;
    assign \addr_a[4]_output_0_0  = \addr_a[4] ;
    assign \addr_a[5]_output_0_0  = \addr_a[5] ;
    assign \addr_a[6]_output_0_0  = \addr_a[6] ;
    assign \addr_a[7]_output_0_0  = \addr_a[7] ;
    assign \addr_a[8]_output_0_0  = \addr_a[8] ;
    assign \addr_a[9]_output_0_0  = \addr_a[9] ;
    assign \addr_a[10]_output_0_0  = \addr_a[10] ;
    assign \wce_a_output_0_0  = \wce_a ;
    assign \wd_a[0]_output_0_0  = \wd_a[0] ;
    assign \wd_a[1]_output_0_0  = \wd_a[1] ;
    assign \wd_a[2]_output_0_0  = \wd_a[2] ;
    assign \wd_a[3]_output_0_0  = \wd_a[3] ;
    assign \wd_a[4]_output_0_0  = \wd_a[4] ;
    assign \wd_a[5]_output_0_0  = \wd_a[5] ;
    assign \wd_a[6]_output_0_0  = \wd_a[6] ;
    assign \wd_a[7]_output_0_0  = \wd_a[7] ;
    assign \wd_a[8]_output_0_0  = \wd_a[8] ;
    assign \wd_a[9]_output_0_0  = \wd_a[9] ;
    assign \wd_a[10]_output_0_0  = \wd_a[10] ;
    assign \wd_a[11]_output_0_0  = \wd_a[11] ;
    assign \wd_a[12]_output_0_0  = \wd_a[12] ;
    assign \wd_a[13]_output_0_0  = \wd_a[13] ;
    assign \wd_a[14]_output_0_0  = \wd_a[14] ;
    assign \wd_a[15]_output_0_0  = \wd_a[15] ;
    assign \clock0_output_0_0  = \clock0 ;
    assign \rce_b_output_0_0  = \rce_b ;
    assign \addr_b[0]_output_0_0  = \addr_b[0] ;
    assign \addr_b[1]_output_0_0  = \addr_b[1] ;
    assign \addr_b[2]_output_0_0  = \addr_b[2] ;
    assign \addr_b[3]_output_0_0  = \addr_b[3] ;
    assign \addr_b[4]_output_0_0  = \addr_b[4] ;
    assign \addr_b[5]_output_0_0  = \addr_b[5] ;
    assign \addr_b[6]_output_0_0  = \addr_b[6] ;
    assign \addr_b[7]_output_0_0  = \addr_b[7] ;
    assign \addr_b[8]_output_0_0  = \addr_b[8] ;
    assign \addr_b[9]_output_0_0  = \addr_b[9] ;
    assign \addr_b[10]_output_0_0  = \addr_b[10] ;
    assign \wce_b_output_0_0  = \wce_b ;
    assign \wd_b[0]_output_0_0  = \wd_b[0] ;
    assign \wd_b[1]_output_0_0  = \wd_b[1] ;
    assign \wd_b[2]_output_0_0  = \wd_b[2] ;
    assign \wd_b[3]_output_0_0  = \wd_b[3] ;
    assign \wd_b[4]_output_0_0  = \wd_b[4] ;
    assign \wd_b[5]_output_0_0  = \wd_b[5] ;
    assign \wd_b[6]_output_0_0  = \wd_b[6] ;
    assign \wd_b[7]_output_0_0  = \wd_b[7] ;
    assign \wd_b[8]_output_0_0  = \wd_b[8] ;
    assign \wd_b[9]_output_0_0  = \wd_b[9] ;
    assign \wd_b[10]_output_0_0  = \wd_b[10] ;
    assign \wd_b[11]_output_0_0  = \wd_b[11] ;
    assign \wd_b[12]_output_0_0  = \wd_b[12] ;
    assign \wd_b[13]_output_0_0  = \wd_b[13] ;
    assign \wd_b[14]_output_0_0  = \wd_b[14] ;
    assign \wd_b[15]_output_0_0  = \wd_b[15] ;
    assign \id[0]_output_0_0  = \id[0] ;

    //Interconnect
    fpga_interconnect \routing_segment_clock1_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_1_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6345_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6345_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock1_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_clock_0_0  (
        .datain(\clock1_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_rce_a_output_0_0_to_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4  (
        .datain(\rce_a_output_0_0 ),
        .dataout(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_rce_a_output_0_0_to_lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_2  (
        .datain(\rce_a_output_0_0 ),
        .dataout(\lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_2 )
    );

    fpga_interconnect \routing_segment_rce_a_output_0_0_to_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_2  (
        .datain(\rce_a_output_0_0 ),
        .dataout(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_2 )
    );

    fpga_interconnect \routing_segment_addr_a[0]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_4  (
        .datain(\addr_a[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_4 )
    );

    fpga_interconnect \routing_segment_addr_a[0]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_4  (
        .datain(\addr_a[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_4 )
    );

    fpga_interconnect \routing_segment_addr_a[1]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_5  (
        .datain(\addr_a[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_5 )
    );

    fpga_interconnect \routing_segment_addr_a[1]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_5  (
        .datain(\addr_a[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_5 )
    );

    fpga_interconnect \routing_segment_addr_a[2]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_6  (
        .datain(\addr_a[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_6 )
    );

    fpga_interconnect \routing_segment_addr_a[2]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_6  (
        .datain(\addr_a[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_6 )
    );

    fpga_interconnect \routing_segment_addr_a[3]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_7  (
        .datain(\addr_a[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_7 )
    );

    fpga_interconnect \routing_segment_addr_a[3]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_7  (
        .datain(\addr_a[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_7 )
    );

    fpga_interconnect \routing_segment_addr_a[4]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_8  (
        .datain(\addr_a[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_8 )
    );

    fpga_interconnect \routing_segment_addr_a[4]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_8  (
        .datain(\addr_a[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_8 )
    );

    fpga_interconnect \routing_segment_addr_a[5]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_9  (
        .datain(\addr_a[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_9 )
    );

    fpga_interconnect \routing_segment_addr_a[5]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_9  (
        .datain(\addr_a[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_9 )
    );

    fpga_interconnect \routing_segment_addr_a[6]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_10  (
        .datain(\addr_a[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_10 )
    );

    fpga_interconnect \routing_segment_addr_a[6]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_10  (
        .datain(\addr_a[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_10 )
    );

    fpga_interconnect \routing_segment_addr_a[7]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_11  (
        .datain(\addr_a[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_11 )
    );

    fpga_interconnect \routing_segment_addr_a[7]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_11  (
        .datain(\addr_a[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_11 )
    );

    fpga_interconnect \routing_segment_addr_a[8]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_12  (
        .datain(\addr_a[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_12 )
    );

    fpga_interconnect \routing_segment_addr_a[8]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_12  (
        .datain(\addr_a[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_12 )
    );

    fpga_interconnect \routing_segment_addr_a[9]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_13  (
        .datain(\addr_a[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_13 )
    );

    fpga_interconnect \routing_segment_addr_a[9]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_13  (
        .datain(\addr_a[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_13 )
    );

    fpga_interconnect \routing_segment_addr_a[10]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_14  (
        .datain(\addr_a[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_14 )
    );

    fpga_interconnect \routing_segment_wce_a_output_0_0_to_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_1  (
        .datain(\wce_a_output_0_0 ),
        .dataout(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_1 )
    );

    fpga_interconnect \routing_segment_wd_a[0]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_0  (
        .datain(\wd_a[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_0 )
    );

    fpga_interconnect \routing_segment_wd_a[1]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_1  (
        .datain(\wd_a[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_1 )
    );

    fpga_interconnect \routing_segment_wd_a[2]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_2  (
        .datain(\wd_a[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_2 )
    );

    fpga_interconnect \routing_segment_wd_a[3]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_3  (
        .datain(\wd_a[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_3 )
    );

    fpga_interconnect \routing_segment_wd_a[4]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_4  (
        .datain(\wd_a[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_4 )
    );

    fpga_interconnect \routing_segment_wd_a[5]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_5  (
        .datain(\wd_a[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_5 )
    );

    fpga_interconnect \routing_segment_wd_a[6]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_6  (
        .datain(\wd_a[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_6 )
    );

    fpga_interconnect \routing_segment_wd_a[7]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_7  (
        .datain(\wd_a[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_7 )
    );

    fpga_interconnect \routing_segment_wd_a[8]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_16  (
        .datain(\wd_a[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_16 )
    );

    fpga_interconnect \routing_segment_wd_a[9]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_8  (
        .datain(\wd_a[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_8 )
    );

    fpga_interconnect \routing_segment_wd_a[10]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_9  (
        .datain(\wd_a[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_9 )
    );

    fpga_interconnect \routing_segment_wd_a[11]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_10  (
        .datain(\wd_a[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_10 )
    );

    fpga_interconnect \routing_segment_wd_a[12]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_11  (
        .datain(\wd_a[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_11 )
    );

    fpga_interconnect \routing_segment_wd_a[13]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_12  (
        .datain(\wd_a[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_12 )
    );

    fpga_interconnect \routing_segment_wd_a[14]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_13  (
        .datain(\wd_a[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_13 )
    );

    fpga_interconnect \routing_segment_wd_a[15]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_14  (
        .datain(\wd_a[15]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_14 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_2_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_3_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6352_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6352_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_rce_b_output_0_0_to_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_0  (
        .datain(\rce_b_output_0_0 ),
        .dataout(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_rce_b_output_0_0_to_lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_0  (
        .datain(\rce_b_output_0_0 ),
        .dataout(\lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_0 )
    );

    fpga_interconnect \routing_segment_rce_b_output_0_0_to_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_2  (
        .datain(\rce_b_output_0_0 ),
        .dataout(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_2 )
    );

    fpga_interconnect \routing_segment_addr_b[0]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_4  (
        .datain(\addr_b[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_4 )
    );

    fpga_interconnect \routing_segment_addr_b[0]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_4  (
        .datain(\addr_b[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_4 )
    );

    fpga_interconnect \routing_segment_addr_b[1]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_5  (
        .datain(\addr_b[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_5 )
    );

    fpga_interconnect \routing_segment_addr_b[1]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_5  (
        .datain(\addr_b[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_5 )
    );

    fpga_interconnect \routing_segment_addr_b[2]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_6  (
        .datain(\addr_b[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_6 )
    );

    fpga_interconnect \routing_segment_addr_b[2]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_6  (
        .datain(\addr_b[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_6 )
    );

    fpga_interconnect \routing_segment_addr_b[3]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_7  (
        .datain(\addr_b[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_7 )
    );

    fpga_interconnect \routing_segment_addr_b[3]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_7  (
        .datain(\addr_b[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_7 )
    );

    fpga_interconnect \routing_segment_addr_b[4]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_8  (
        .datain(\addr_b[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_8 )
    );

    fpga_interconnect \routing_segment_addr_b[4]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_8  (
        .datain(\addr_b[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_8 )
    );

    fpga_interconnect \routing_segment_addr_b[5]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_9  (
        .datain(\addr_b[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_9 )
    );

    fpga_interconnect \routing_segment_addr_b[5]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_9  (
        .datain(\addr_b[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_9 )
    );

    fpga_interconnect \routing_segment_addr_b[6]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_10  (
        .datain(\addr_b[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_10 )
    );

    fpga_interconnect \routing_segment_addr_b[6]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_10  (
        .datain(\addr_b[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_10 )
    );

    fpga_interconnect \routing_segment_addr_b[7]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_11  (
        .datain(\addr_b[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_11 )
    );

    fpga_interconnect \routing_segment_addr_b[7]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_11  (
        .datain(\addr_b[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_11 )
    );

    fpga_interconnect \routing_segment_addr_b[8]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_12  (
        .datain(\addr_b[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_12 )
    );

    fpga_interconnect \routing_segment_addr_b[8]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_12  (
        .datain(\addr_b[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_12 )
    );

    fpga_interconnect \routing_segment_addr_b[9]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_13  (
        .datain(\addr_b[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_13 )
    );

    fpga_interconnect \routing_segment_addr_b[9]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_13  (
        .datain(\addr_b[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_13 )
    );

    fpga_interconnect \routing_segment_addr_b[10]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_14  (
        .datain(\addr_b[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_14 )
    );

    fpga_interconnect \routing_segment_wce_b_output_0_0_to_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_0  (
        .datain(\wce_b_output_0_0 ),
        .dataout(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_0 )
    );

    fpga_interconnect \routing_segment_wd_b[0]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_0  (
        .datain(\wd_b[0]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_wd_b[1]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_1  (
        .datain(\wd_b[1]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_wd_b[2]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_2  (
        .datain(\wd_b[2]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_wd_b[3]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_3  (
        .datain(\wd_b[3]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_wd_b[4]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_4  (
        .datain(\wd_b[4]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_wd_b[5]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_5  (
        .datain(\wd_b[5]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_wd_b[6]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_6  (
        .datain(\wd_b[6]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_wd_b[7]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_7  (
        .datain(\wd_b[7]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_wd_b[8]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_16  (
        .datain(\wd_b[8]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_wd_b[9]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_8  (
        .datain(\wd_b[9]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_wd_b[10]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_9  (
        .datain(\wd_b[10]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_wd_b[11]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_10  (
        .datain(\wd_b[11]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_wd_b[12]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_11  (
        .datain(\wd_b[12]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_wd_b[13]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_12  (
        .datain(\wd_b[13]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_wd_b[14]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_13  (
        .datain(\wd_b[14]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_wd_b[15]_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_14  (
        .datain(\wd_b[15]_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_id[0]_output_0_0_to_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_1  (
        .datain(\id[0]_output_0_0 ),
        .dataout(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_1 )
    );

    fpga_interconnect \routing_segment_id[0]_output_0_0_to_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4  (
        .datain(\id[0]_output_0_0 ),
        .dataout(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4 )
    );

    fpga_interconnect \routing_segment_id[0]_output_0_0_to_lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_2  (
        .datain(\id[0]_output_0_0 ),
        .dataout(\lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_2 )
    );

    fpga_interconnect \routing_segment_id[0]_output_0_0_to_lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_4  (
        .datain(\id[0]_output_0_0 ),
        .dataout(\lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_4 )
    );

    fpga_interconnect \routing_segment_id[0]_output_0_0_to_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_1  (
        .datain(\id[0]_output_0_0 ),
        .dataout(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_1 )
    );

    fpga_interconnect \routing_segment_id[0]_output_0_0_to_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_3  (
        .datain(\id[0]_output_0_0 ),
        .dataout(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[0]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_0_0  (
        .datain(\lut_rq_a[0]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[0]_output_0_0_to_rq_a[0]_input_0_0  (
        .datain(\lut_rq_a[0]_output_0_0 ),
        .dataout(\rq_a[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[1]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_0_0  (
        .datain(\lut_rq_a[1]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[1]_output_0_0_to_rq_a[1]_input_0_0  (
        .datain(\lut_rq_a[1]_output_0_0 ),
        .dataout(\rq_a[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[2]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_0_0  (
        .datain(\lut_rq_a[2]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[2]_output_0_0_to_rq_a[2]_input_0_0  (
        .datain(\lut_rq_a[2]_output_0_0 ),
        .dataout(\rq_a[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[3]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_0_0  (
        .datain(\lut_rq_a[3]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[3]_output_0_0_to_rq_a[3]_input_0_0  (
        .datain(\lut_rq_a[3]_output_0_0 ),
        .dataout(\rq_a[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[4]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_0_0  (
        .datain(\lut_rq_a[4]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[4]_output_0_0_to_rq_a[4]_input_0_0  (
        .datain(\lut_rq_a[4]_output_0_0 ),
        .dataout(\rq_a[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[5]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_0_0  (
        .datain(\lut_rq_a[5]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[5]_output_0_0_to_rq_a[5]_input_0_0  (
        .datain(\lut_rq_a[5]_output_0_0 ),
        .dataout(\rq_a[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[6]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_0_0  (
        .datain(\lut_rq_a[6]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[6]_output_0_0_to_rq_a[6]_input_0_0  (
        .datain(\lut_rq_a[6]_output_0_0 ),
        .dataout(\rq_a[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[7]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_0_0  (
        .datain(\lut_rq_a[7]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[7]_output_0_0_to_rq_a[7]_input_0_0  (
        .datain(\lut_rq_a[7]_output_0_0 ),
        .dataout(\rq_a[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[8]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_0_0  (
        .datain(\lut_rq_a[8]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[8]_output_0_0_to_rq_a[8]_input_0_0  (
        .datain(\lut_rq_a[8]_output_0_0 ),
        .dataout(\rq_a[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[9]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_0_0  (
        .datain(\lut_rq_a[9]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[9]_output_0_0_to_rq_a[9]_input_0_0  (
        .datain(\lut_rq_a[9]_output_0_0 ),
        .dataout(\rq_a[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[10]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_0_0  (
        .datain(\lut_rq_a[10]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[10]_output_0_0_to_rq_a[10]_input_0_0  (
        .datain(\lut_rq_a[10]_output_0_0 ),
        .dataout(\rq_a[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[11]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_0_0  (
        .datain(\lut_rq_a[11]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[11]_output_0_0_to_rq_a[11]_input_0_0  (
        .datain(\lut_rq_a[11]_output_0_0 ),
        .dataout(\rq_a[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[12]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_0_0  (
        .datain(\lut_rq_a[12]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[12]_output_0_0_to_rq_a[12]_input_0_0  (
        .datain(\lut_rq_a[12]_output_0_0 ),
        .dataout(\rq_a[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[13]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_0_0  (
        .datain(\lut_rq_a[13]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[13]_output_0_0_to_rq_a[13]_input_0_0  (
        .datain(\lut_rq_a[13]_output_0_0 ),
        .dataout(\rq_a[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[14]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_0_0  (
        .datain(\lut_rq_a[14]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[14]_output_0_0_to_rq_a[14]_input_0_0  (
        .datain(\lut_rq_a[14]_output_0_0 ),
        .dataout(\rq_a[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[15]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_0_0  (
        .datain(\lut_rq_a[15]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_a[15]_output_0_0_to_rq_a[15]_input_0_0  (
        .datain(\lut_rq_a[15]_output_0_0 ),
        .dataout(\rq_a[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[0]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_0_0  (
        .datain(\lut_rq_b[0]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[0]_output_0_0_to_rq_b[0]_input_0_0  (
        .datain(\lut_rq_b[0]_output_0_0 ),
        .dataout(\rq_b[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[1]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_0_0  (
        .datain(\lut_rq_b[1]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[1]_output_0_0_to_rq_b[1]_input_0_0  (
        .datain(\lut_rq_b[1]_output_0_0 ),
        .dataout(\rq_b[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[2]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_0_0  (
        .datain(\lut_rq_b[2]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[2]_output_0_0_to_rq_b[2]_input_0_0  (
        .datain(\lut_rq_b[2]_output_0_0 ),
        .dataout(\rq_b[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[3]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_0_0  (
        .datain(\lut_rq_b[3]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[3]_output_0_0_to_rq_b[3]_input_0_0  (
        .datain(\lut_rq_b[3]_output_0_0 ),
        .dataout(\rq_b[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[4]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_0_0  (
        .datain(\lut_rq_b[4]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[4]_output_0_0_to_rq_b[4]_input_0_0  (
        .datain(\lut_rq_b[4]_output_0_0 ),
        .dataout(\rq_b[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[5]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_0_0  (
        .datain(\lut_rq_b[5]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[5]_output_0_0_to_rq_b[5]_input_0_0  (
        .datain(\lut_rq_b[5]_output_0_0 ),
        .dataout(\rq_b[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[6]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_0_0  (
        .datain(\lut_rq_b[6]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[6]_output_0_0_to_rq_b[6]_input_0_0  (
        .datain(\lut_rq_b[6]_output_0_0 ),
        .dataout(\rq_b[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[7]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_0_0  (
        .datain(\lut_rq_b[7]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[7]_output_0_0_to_rq_b[7]_input_0_0  (
        .datain(\lut_rq_b[7]_output_0_0 ),
        .dataout(\rq_b[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[8]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_0_0  (
        .datain(\lut_rq_b[8]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[8]_output_0_0_to_rq_b[8]_input_0_0  (
        .datain(\lut_rq_b[8]_output_0_0 ),
        .dataout(\rq_b[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[9]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_0_0  (
        .datain(\lut_rq_b[9]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[9]_output_0_0_to_rq_b[9]_input_0_0  (
        .datain(\lut_rq_b[9]_output_0_0 ),
        .dataout(\rq_b[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[10]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_0_0  (
        .datain(\lut_rq_b[10]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[10]_output_0_0_to_rq_b[10]_input_0_0  (
        .datain(\lut_rq_b[10]_output_0_0 ),
        .dataout(\rq_b[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[11]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_0_0  (
        .datain(\lut_rq_b[11]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[11]_output_0_0_to_rq_b[11]_input_0_0  (
        .datain(\lut_rq_b[11]_output_0_0 ),
        .dataout(\rq_b[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[12]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_0_0  (
        .datain(\lut_rq_b[12]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[12]_output_0_0_to_rq_b[12]_input_0_0  (
        .datain(\lut_rq_b[12]_output_0_0 ),
        .dataout(\rq_b[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[13]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_0_0  (
        .datain(\lut_rq_b[13]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[13]_output_0_0_to_rq_b[13]_input_0_0  (
        .datain(\lut_rq_b[13]_output_0_0 ),
        .dataout(\rq_b[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[14]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_0_0  (
        .datain(\lut_rq_b[14]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[14]_output_0_0_to_rq_b[14]_input_0_0  (
        .datain(\lut_rq_b[14]_output_0_0 ),
        .dataout(\rq_b[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[15]_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_0_0  (
        .datain(\lut_rq_b[15]_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_rq_b[15]_output_0_0_to_rq_b[15]_input_0_0  (
        .datain(\lut_rq_b[15]_output_0_0 ),
        .dataout(\rq_b[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6352_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6352_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6352_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6352_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6345_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6345_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6345_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6345_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_17 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_0  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_0 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_1  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_1 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_2  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_2 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_3  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_3 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_4  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_4 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_5  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_5 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_6  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_6 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_7  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_7 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_8  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_8 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_9  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_9 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_10  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_10 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_11  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_11 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_12  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_12 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_13  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_13 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_14  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_14 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_15  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_15 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_16  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_16 )
    );

    fpga_interconnect \routing_segment_lut_$undef_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_17  (
        .datain(\lut_$undef_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_17 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_output_0_0_to_lut_rq_a[0]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_output_0_0 ),
        .dataout(\lut_rq_a[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_output_0_0_to_lut_rq_a[1]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_output_0_0 ),
        .dataout(\lut_rq_a[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_output_0_0_to_lut_rq_a[2]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_output_0_0 ),
        .dataout(\lut_rq_a[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_output_0_0_to_lut_rq_a[3]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_output_0_0 ),
        .dataout(\lut_rq_a[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_output_0_0_to_lut_rq_a[4]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_output_0_0 ),
        .dataout(\lut_rq_a[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_output_0_0_to_lut_rq_a[5]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_output_0_0 ),
        .dataout(\lut_rq_a[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_output_0_0_to_lut_rq_a[6]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_output_0_0 ),
        .dataout(\lut_rq_a[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_output_0_0_to_lut_rq_a[7]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_output_0_0 ),
        .dataout(\lut_rq_a[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_output_0_0_to_lut_rq_a[8]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_output_0_0 ),
        .dataout(\lut_rq_a[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_output_0_0_to_lut_rq_a[9]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_output_0_0 ),
        .dataout(\lut_rq_a[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_output_0_0_to_lut_rq_a[10]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_output_0_0 ),
        .dataout(\lut_rq_a[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_output_0_0_to_lut_rq_a[11]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_output_0_0 ),
        .dataout(\lut_rq_a[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_output_0_0_to_lut_rq_a[12]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_output_0_0 ),
        .dataout(\lut_rq_a[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_output_0_0_to_lut_rq_a[13]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_output_0_0 ),
        .dataout(\lut_rq_a[13]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_output_0_0_to_lut_rq_a[14]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_output_0_0 ),
        .dataout(\lut_rq_a[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_output_0_0_to_lut_rq_a[15]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_output_0_0 ),
        .dataout(\lut_rq_a[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0_to_dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_2_0  (
        .datain(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_output_0_0_to_lut_rq_b[0]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_output_0_0 ),
        .dataout(\lut_rq_b[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_output_0_0_to_lut_rq_b[1]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_output_0_0 ),
        .dataout(\lut_rq_b[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_output_0_0_to_lut_rq_b[2]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_output_0_0 ),
        .dataout(\lut_rq_b[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_output_0_0_to_lut_rq_b[3]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_output_0_0 ),
        .dataout(\lut_rq_b[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_output_0_0_to_lut_rq_b[4]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_output_0_0 ),
        .dataout(\lut_rq_b[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_output_0_0_to_lut_rq_b[5]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_output_0_0 ),
        .dataout(\lut_rq_b[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_output_0_0_to_lut_rq_b[6]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_output_0_0 ),
        .dataout(\lut_rq_b[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_output_0_0_to_lut_rq_b[7]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_output_0_0 ),
        .dataout(\lut_rq_b[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_output_0_0_to_lut_rq_b[8]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_output_0_0 ),
        .dataout(\lut_rq_b[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_output_0_0_to_lut_rq_b[9]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_output_0_0 ),
        .dataout(\lut_rq_b[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_output_0_0_to_lut_rq_b[10]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_output_0_0 ),
        .dataout(\lut_rq_b[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_output_0_0_to_lut_rq_b[11]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_output_0_0 ),
        .dataout(\lut_rq_b[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_output_0_0_to_lut_rq_b[12]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_output_0_0 ),
        .dataout(\lut_rq_b[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_output_0_0_to_lut_rq_b[13]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_output_0_0 ),
        .dataout(\lut_rq_b[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_output_0_0_to_lut_rq_b[14]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_output_0_0 ),
        .dataout(\lut_rq_b[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_output_0_0_to_lut_rq_b[15]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_output_0_0 ),
        .dataout(\lut_rq_b[15]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_14_0  (
        .datain(\lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_15_0  (
        .datain(\lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6352_input_0_0  (
        .datain(\lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6352_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[14]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[14]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[8]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[2]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[9]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[0]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[15]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[7]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[12]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[12]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[4]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[5]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[6]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[11]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[10]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[13]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[13]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[3]_input_0_1  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0_to_lut_rq_a[1]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 ),
        .dataout(\lut_rq_a[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_4_0  (
        .datain(\lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_5_0  (
        .datain(\lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_5_0 )
    );

    fpga_interconnect \routing_segment_lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0_to_dffre_$auto$memory_libmap.cc:2267:execute$6345_input_0_0  (
        .datain(\lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0 ),
        .dataout(\dffre_$auto$memory_libmap.cc:2267:execute$6345_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[1]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[4]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[3]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[15]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[12]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[13]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[14]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[6]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[10]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[11]_input_0_4  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[2]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[7]_input_0_2  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[8]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[0]_input_0_0  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[9]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0_to_lut_rq_b[5]_input_0_3  (
        .datain(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 ),
        .dataout(\lut_rq_b[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_5_to_lut_rq_b[5]_input_0_4  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_5 ),
        .dataout(\lut_rq_b[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_6_0  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_7_0  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_0  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_1  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_16_0  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_16_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_17_0  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_17_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_0  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0_to_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_1  (
        .datain(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0 ),
        .dataout(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_12_to_lut_rq_a[13]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_12 ),
        .dataout(\lut_rq_a[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_11_to_lut_rq_a[12]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_11 ),
        .dataout(\lut_rq_a[12]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_10_to_lut_rq_a[11]_input_0_0  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_10 ),
        .dataout(\lut_rq_a[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_9_to_lut_rq_a[10]_input_0_2  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_9 ),
        .dataout(\lut_rq_a[10]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_6_to_lut_rq_a[6]_input_0_0  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_6 ),
        .dataout(\lut_rq_a[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_1_to_lut_rq_a[1]_input_0_2  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_1 ),
        .dataout(\lut_rq_a[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_5_to_lut_rq_a[5]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_5 ),
        .dataout(\lut_rq_a[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_4_to_lut_rq_a[4]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_4 ),
        .dataout(\lut_rq_a[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_8_to_lut_rq_b[9]_input_0_4  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_8 ),
        .dataout(\lut_rq_b[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_16_to_lut_rq_b[8]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_16 ),
        .dataout(\lut_rq_b[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_3_to_lut_rq_a[3]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_3 ),
        .dataout(\lut_rq_a[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_14_to_lut_rq_a[15]_input_0_2  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_14 ),
        .dataout(\lut_rq_a[15]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_0_to_lut_rq_a[0]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_0 ),
        .dataout(\lut_rq_a[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_0_to_lut_rq_b[0]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_0 ),
        .dataout(\lut_rq_b[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_4_to_lut_rq_b[4]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_4 ),
        .dataout(\lut_rq_b[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_1_to_lut_rq_b[1]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_1 ),
        .dataout(\lut_rq_b[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_10_to_lut_rq_b[11]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_10 ),
        .dataout(\lut_rq_b[11]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_9_to_lut_rq_b[10]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_9 ),
        .dataout(\lut_rq_b[10]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_8_to_lut_rq_a[9]_input_0_0  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_8 ),
        .dataout(\lut_rq_a[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_11_to_lut_rq_b[12]_input_0_4  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_11 ),
        .dataout(\lut_rq_b[12]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_12_to_lut_rq_b[13]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_12 ),
        .dataout(\lut_rq_b[13]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_7_to_lut_rq_b[7]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_7 ),
        .dataout(\lut_rq_b[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_2_to_lut_rq_a[2]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_2 ),
        .dataout(\lut_rq_a[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_2_to_lut_rq_b[2]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_2 ),
        .dataout(\lut_rq_b[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_16_to_lut_rq_a[8]_input_0_2  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_16 ),
        .dataout(\lut_rq_a[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_6_to_lut_rq_b[6]_input_0_0  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_6 ),
        .dataout(\lut_rq_b[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_13_to_lut_rq_b[14]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_13 ),
        .dataout(\lut_rq_b[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_14_to_lut_rq_b[15]_input_0_1  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_14 ),
        .dataout(\lut_rq_b[15]_input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_13_to_lut_rq_a[14]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_13 ),
        .dataout(\lut_rq_a[14]_input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_3_to_lut_rq_b[3]_input_0_4  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_3 ),
        .dataout(\lut_rq_b[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_7_to_lut_rq_a[7]_input_0_3  (
        .datain(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_7 ),
        .dataout(\lut_rq_a[7]_input_0_3 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;

    //Cell instances
    RS_TDP36K #(
        .INIT_i(36864'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
        .MODE_BITS(81'b001001001001000000101000000000101000000000010010010010000001010000000010100000000)
    ) \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]  (
        .ADDR_A1({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_20_0 ),
        .FLUSH2(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_21_0 ),
        .REN_A1(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_4_0 ),
        .REN_A2(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_5_0 ),
        .REN_B1(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_14_0 ),
        .REN_B2(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_17 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_16 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_15 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_17 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_16 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_15 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_17 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_16 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_15 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_17 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_16 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_15 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_16_0 ),
        .WEN_B2(\RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_input_17_0 ),
        .RDATA_A1({
            __vpr__unconn0,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_16 ,
            __vpr__unconn1,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_0_0 
         }),
        .RDATA_A2(),
        .RDATA_B1({
            __vpr__unconn2,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_16 ,
            __vpr__unconn3,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_14 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_13 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_12 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_11 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_10 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_9 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_8 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_7 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_6 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_5 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_4 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_3 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_2 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_1 ,
            \RS_TDP36K_$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0]_output_2_0 
         }),
        .RDATA_B2()
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[7]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000111000000010)
    ) \lut_rq_a[14]  (
        .in({
            1'b0,
            \lut_rq_a[14]_input_0_3 ,
            1'b0,
            \lut_rq_a[14]_input_0_1 ,
            \lut_rq_a[14]_input_0_0 
         }),
        .out(\lut_rq_a[14]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[14]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010100000000000001000100)
    ) \lut_rq_a[8]  (
        .in({
            \lut_rq_a[8]_input_0_4 ,
            1'b0,
            \lut_rq_a[8]_input_0_2 ,
            \lut_rq_a[8]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_a[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[8]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000000000001000000010000)
    ) \lut_rq_a[2]  (
        .in({
            \lut_rq_a[2]_input_0_4 ,
            \lut_rq_a[2]_input_0_3 ,
            \lut_rq_a[2]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_rq_a[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[2]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000100000001100000000)
    ) \lut_rq_a[9]  (
        .in({
            \lut_rq_a[9]_input_0_4 ,
            \lut_rq_a[9]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_rq_a[9]_input_0_0 
         }),
        .out(\lut_rq_a[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[9]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000001000000010100000000)
    ) \lut_rq_a[0]  (
        .in({
            \lut_rq_a[0]_input_0_4 ,
            \lut_rq_a[0]_input_0_3 ,
            1'b0,
            \lut_rq_a[0]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_a[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[0]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011100010)
    ) \lut_rq_a[15]  (
        .in({
            1'b0,
            1'b0,
            \lut_rq_a[15]_input_0_2 ,
            \lut_rq_a[15]_input_0_1 ,
            \lut_rq_a[15]_input_0_0 
         }),
        .out(\lut_rq_a[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000000000001000000010)
    ) \lut_rq_a[7]  (
        .in({
            \lut_rq_a[7]_input_0_4 ,
            \lut_rq_a[7]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_rq_a[7]_input_0_0 
         }),
        .out(\lut_rq_a[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2267:execute$6352  (
        .C(\dffre_$auto$memory_libmap.cc:2267:execute$6352_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2267:execute$6352_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2267:execute$6352_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2267:execute$6352_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2267:execute$6352_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[12]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000000000001000000010000)
    ) \lut_rq_a[12]  (
        .in({
            \lut_rq_a[12]_input_0_4 ,
            \lut_rq_a[12]_input_0_3 ,
            \lut_rq_a[12]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_rq_a[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000011001000000010)
    ) \lut_rq_a[4]  (
        .in({
            1'b0,
            \lut_rq_a[4]_input_0_3 ,
            \lut_rq_a[4]_input_0_2 ,
            1'b0,
            \lut_rq_a[4]_input_0_0 
         }),
        .out(\lut_rq_a[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[4]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000101010000000100)
    ) \lut_rq_a[5]  (
        .in({
            1'b0,
            \lut_rq_a[5]_input_0_3 ,
            \lut_rq_a[5]_input_0_2 ,
            \lut_rq_a[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_a[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[5]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[15]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000101)
    ) \lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y  (
        .in({
            \lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010111000)
    ) \lut_rq_a[6]  (
        .in({
            1'b0,
            1'b0,
            \lut_rq_a[6]_input_0_2 ,
            \lut_rq_a[6]_input_0_1 ,
            \lut_rq_a[6]_input_0_0 
         }),
        .out(\lut_rq_a[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[6]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[11]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000101100001000)
    ) \lut_rq_a[11]  (
        .in({
            1'b0,
            \lut_rq_a[11]_input_0_3 ,
            1'b0,
            \lut_rq_a[11]_input_0_1 ,
            \lut_rq_a[11]_input_0_0 
         }),
        .out(\lut_rq_a[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010100010000000001000000)
    ) \lut_rq_a[10]  (
        .in({
            \lut_rq_a[10]_input_0_4 ,
            1'b0,
            \lut_rq_a[10]_input_0_2 ,
            \lut_rq_a[10]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_a[10]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[10]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000001010000010000000000)
    ) \lut_rq_a[13]  (
        .in({
            \lut_rq_a[13]_input_0_4 ,
            \lut_rq_a[13]_input_0_3 ,
            1'b0,
            \lut_rq_a[13]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_a[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[13]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[3]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000101010000010000)
    ) \lut_rq_a[3]  (
        .in({
            1'b0,
            \lut_rq_a[3]_input_0_3 ,
            \lut_rq_a[3]_input_0_2 ,
            \lut_rq_a[3]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_a[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_rq_b[1]  (
        .in({
            \lut_rq_b[1]_input_0_4 ,
            1'b0,
            \lut_rq_b[1]_input_0_2 ,
            \lut_rq_b[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_b[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000000000001000000010)
    ) \lut_rq_b[4]  (
        .in({
            \lut_rq_b[4]_input_0_4 ,
            \lut_rq_b[4]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_rq_b[4]_input_0_0 
         }),
        .out(\lut_rq_b[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000100000000100000000)
    ) \lut_rq_b[3]  (
        .in({
            \lut_rq_b[3]_input_0_4 ,
            \lut_rq_b[3]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_rq_b[3]_input_0_0 
         }),
        .out(\lut_rq_b[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011011000)
    ) \lut_rq_b[15]  (
        .in({
            1'b0,
            1'b0,
            \lut_rq_b[15]_input_0_2 ,
            \lut_rq_b[15]_input_0_1 ,
            \lut_rq_b[15]_input_0_0 
         }),
        .out(\lut_rq_b[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001100100000000000010000)
    ) \lut_rq_b[12]  (
        .in({
            \lut_rq_b[12]_input_0_4 ,
            1'b0,
            \lut_rq_b[12]_input_0_2 ,
            1'b0,
            \lut_rq_b[12]_input_0_0 
         }),
        .out(\lut_rq_b[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000110100001000)
    ) \lut_rq_b[13]  (
        .in({
            1'b0,
            \lut_rq_b[13]_input_0_3 ,
            1'b0,
            \lut_rq_b[13]_input_0_1 ,
            \lut_rq_b[13]_input_0_0 
         }),
        .out(\lut_rq_b[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000000010001000000000000)
    ) \lut_rq_b[14]  (
        .in({
            \lut_rq_b[14]_input_0_4 ,
            \lut_rq_b[14]_input_0_3 ,
            \lut_rq_b[14]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_rq_b[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010101100)
    ) \lut_rq_b[6]  (
        .in({
            1'b0,
            1'b0,
            \lut_rq_b[6]_input_0_2 ,
            \lut_rq_b[6]_input_0_1 ,
            \lut_rq_b[6]_input_0_0 
         }),
        .out(\lut_rq_b[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6351[1]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6351[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011100100)
    ) \lut_rq_a[1]  (
        .in({
            1'b0,
            1'b0,
            \lut_rq_a[1]_input_0_2 ,
            \lut_rq_a[1]_input_0_1 ,
            \lut_rq_a[1]_input_0_0 
         }),
        .out(\lut_rq_a[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000000000001010000)
    ) \lut_rq_b[10]  (
        .in({
            \lut_rq_b[10]_input_0_4 ,
            1'b0,
            \lut_rq_b[10]_input_0_2 ,
            \lut_rq_b[10]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_b[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000000000001000000010)
    ) \lut_rq_b[11]  (
        .in({
            \lut_rq_b[11]_input_0_4 ,
            \lut_rq_b[11]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_rq_b[11]_input_0_0 
         }),
        .out(\lut_rq_b[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000011001000000010)
    ) \lut_rq_b[2]  (
        .in({
            1'b0,
            \lut_rq_b[2]_input_0_3 ,
            \lut_rq_b[2]_input_0_2 ,
            1'b0,
            \lut_rq_b[2]_input_0_0 
         }),
        .out(\lut_rq_b[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001010000000001000000)
    ) \lut_rq_b[7]  (
        .in({
            \lut_rq_b[7]_input_0_4 ,
            1'b0,
            \lut_rq_b[7]_input_0_2 ,
            \lut_rq_b[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_b[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000011010000000000001000)
    ) \lut_rq_b[8]  (
        .in({
            \lut_rq_b[8]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_rq_b[8]_input_0_1 ,
            \lut_rq_b[8]_input_0_0 
         }),
        .out(\lut_rq_b[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000011001000010000)
    ) \lut_rq_b[0]  (
        .in({
            1'b0,
            \lut_rq_b[0]_input_0_3 ,
            \lut_rq_b[0]_input_0_2 ,
            1'b0,
            \lut_rq_b[0]_input_0_0 
         }),
        .out(\lut_rq_b[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[15]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000110000000000000001)
    ) \lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y  (
        .in({
            \lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_input_0_0 
         }),
        .out(\lut_$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[5]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_genblk1[0].dpram_16x2048_submodule.rce_b  (
        .in({
            1'b0,
            1'b0,
            \lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_2 ,
            1'b0,
            \lut_genblk1[0].dpram_16x2048_submodule.rce_b_input_0_0 
         }),
        .out(\lut_genblk1[0].dpram_16x2048_submodule.rce_b_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000001000000000000000100)
    ) \lut_rq_b[9]  (
        .in({
            \lut_rq_b[9]_input_0_4 ,
            \lut_rq_b[9]_input_0_3 ,
            1'b0,
            \lut_rq_b[9]_input_0_1 ,
            1'b0
         }),
        .out(\lut_rq_b[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[9]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[9]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[14]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[14]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[13]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2267:execute$6345  (
        .C(\dffre_$auto$memory_libmap.cc:2267:execute$6345_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2267:execute$6345_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2267:execute$6345_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2267:execute$6345_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2267:execute$6345_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000100000000000000010)
    ) \lut_rq_b[5]  (
        .in({
            \lut_rq_b[5]_input_0_4 ,
            \lut_rq_b[5]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_rq_b[5]_input_0_0 
         }),
        .out(\lut_rq_b[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_genblk1[0].dpram_16x2048_submodule.rce_a  (
        .in({
            \lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_4 ,
            1'b0,
            \lut_genblk1[0].dpram_16x2048_submodule.rce_a_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_genblk1[0].dpram_16x2048_submodule.rce_a_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[11]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_2 ,
            \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_1 ,
            \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_input_0_0 
         }),
        .out(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[12]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361  (
        .in({
            1'b0,
            \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_3 ,
            \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_2 ,
            \lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[10]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[10]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[2]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[1]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[0]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[8]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[8]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[6]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[7]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[4]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_$auto$memory_libmap.cc:2266:execute$6344[3]  (
        .C(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_clock_0_0 ),
        .D(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_0_0 ),
        .E(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_2_0 ),
        .R(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_input_1_0 ),
        .Q(\dffre_$auto$memory_libmap.cc:2266:execute$6344[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$undef  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$undef_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );


endmodule
