

================================================================
== Vitis HLS Report for 'Col_Wise_Overlap_Gen'
================================================================
* Date:           Thu Oct 13 07:49:17 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |       13|   172045|  65.000 ns|  0.860 ms|   13|  172045|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                                                                              |                                                                                                   |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                                                   Instance                                                   |                                               Module                                              |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116  |Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5  |        3|   172035|  15.000 ns|  0.860 ms|    3|  172035|       no|
        +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|      69|    -|
|FIFO             |        2|     -|     165|      67|    -|
|Instance         |        -|     2|     315|     697|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     173|    -|
|Register         |        -|     -|     195|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     4|     675|    1006|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                                   Instance                                                   |                                               Module                                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116  |Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5  |        0|   0|  150|  608|    0|
    |mul_16ns_32ns_48_2_1_U60                                                                                      |mul_16ns_32ns_48_2_1                                                                               |        0|   2|  165|   49|    0|
    |mul_8ns_8ns_16_1_1_U59                                                                                        |mul_8ns_8ns_16_1_1                                                                                 |        0|   0|    0|   40|    0|
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                                         |                                                                                                   |        0|   2|  315|  697|    0|
    +--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_8ns_16ns_24_4_1_U61  |mul_mul_8ns_16ns_24_4_1  |    i0 * i1|
    |mul_mul_8ns_24ns_32_4_1_U62  |mul_mul_8ns_24ns_32_4_1  |    i0 * i1|
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Col_Buffer_fifo_U  |        2|  165|   0|    -|   620|   32|    19840|
    +-------------------+---------+-----+----+-----+------+-----+---------+
    |Total              |        2|  165|   0|    0|   620|   32|    19840|
    +-------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |sub_i_i_fu_210_p2         |         +|   0|  0|  16|           9|           2|
    |cmp_i_i_mid157_fu_217_p2  |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1057_21_fu_230_p2  |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1057_22_fu_236_p2  |      icmp|   0|  0|  16|          24|           1|
    |icmp_ln1057_fu_224_p2     |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  69|          67|           7|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Col_Buffer_read          |   9|          2|    1|          2|
    |Col_Buffer_write         |   9|          2|    1|          2|
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |c_ifmap_col_op_st_write  |   9|          2|    1|          2|
    |c_ifmap_patch_st_read    |   9|          2|    1|          2|
    |ctrl1_reg_blk_n          |   9|          2|    1|          2|
    |ctrl1_reg_c20_blk_n      |   9|          2|    1|          2|
    |ctrl2_reg_blk_n          |   9|          2|    1|          2|
    |ctrl2_reg_c25_blk_n      |   9|          2|    1|          2|
    |layer1_reg_blk_n         |   9|          2|    1|          2|
    |layer1_reg_c30_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 173|         36|   13|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                            Name                                                           | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                                                  |  11|   0|   11|          0|
    |ap_done_reg                                                                                                                |   1|   0|    1|          0|
    |bound16_reg_322                                                                                                            |  32|   0|   32|          0|
    |bound42_reg_343                                                                                                            |  48|   0|   48|          0|
    |bound4_reg_306                                                                                                             |  24|   0|   24|          0|
    |bound_reg_290                                                                                                              |  16|   0|   16|          0|
    |cmp_i_i_mid157_reg_348                                                                                                     |   1|   0|    1|          0|
    |empty_181_reg_260                                                                                                          |  16|   0|   16|          0|
    |empty_182_reg_265                                                                                                          |   8|   0|    8|          0|
    |grp_Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1057_21_reg_358                                                                                                     |   1|   0|    1|          0|
    |icmp_ln1057_22_reg_363                                                                                                     |   1|   0|    1|          0|
    |icmp_ln1057_reg_353                                                                                                        |   1|   0|    1|          0|
    |p_cast1_reg_272                                                                                                            |   8|   0|    8|          0|
    |start_once_reg                                                                                                             |   1|   0|    1|          0|
    |sub_i_i_reg_338                                                                                                            |   9|   0|    9|          0|
    |trunc_ln266_reg_278                                                                                                        |   8|   0|    8|          0|
    |trunc_ln_reg_285                                                                                                           |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                                      | 195|   0|  195|          0|
    +---------------------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  Col_Wise_Overlap_Gen|  return value|
|c_ifmap_patch_st_dout     |   in|   32|     ap_fifo|      c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_empty_n  |   in|    1|     ap_fifo|      c_ifmap_patch_st|       pointer|
|c_ifmap_patch_st_read     |  out|    1|     ap_fifo|      c_ifmap_patch_st|       pointer|
|c_ifmap_col_op_st_din     |  out|   32|     ap_fifo|     c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_full_n  |   in|    1|     ap_fifo|     c_ifmap_col_op_st|       pointer|
|c_ifmap_col_op_st_write   |  out|    1|     ap_fifo|     c_ifmap_col_op_st|       pointer|
|ctrl1_reg_dout            |   in|   32|     ap_fifo|             ctrl1_reg|       pointer|
|ctrl1_reg_empty_n         |   in|    1|     ap_fifo|             ctrl1_reg|       pointer|
|ctrl1_reg_read            |  out|    1|     ap_fifo|             ctrl1_reg|       pointer|
|ctrl2_reg_dout            |   in|   32|     ap_fifo|             ctrl2_reg|       pointer|
|ctrl2_reg_empty_n         |   in|    1|     ap_fifo|             ctrl2_reg|       pointer|
|ctrl2_reg_read            |  out|    1|     ap_fifo|             ctrl2_reg|       pointer|
|layer1_reg_dout           |   in|   32|     ap_fifo|            layer1_reg|       pointer|
|layer1_reg_empty_n        |   in|    1|     ap_fifo|            layer1_reg|       pointer|
|layer1_reg_read           |  out|    1|     ap_fifo|            layer1_reg|       pointer|
|ctrl1_reg_c20_din         |  out|   32|     ap_fifo|         ctrl1_reg_c20|       pointer|
|ctrl1_reg_c20_full_n      |   in|    1|     ap_fifo|         ctrl1_reg_c20|       pointer|
|ctrl1_reg_c20_write       |  out|    1|     ap_fifo|         ctrl1_reg_c20|       pointer|
|ctrl2_reg_c25_din         |  out|   32|     ap_fifo|         ctrl2_reg_c25|       pointer|
|ctrl2_reg_c25_full_n      |   in|    1|     ap_fifo|         ctrl2_reg_c25|       pointer|
|ctrl2_reg_c25_write       |  out|    1|     ap_fifo|         ctrl2_reg_c25|       pointer|
|layer1_reg_c30_din        |  out|   32|     ap_fifo|        layer1_reg_c30|       pointer|
|layer1_reg_c30_full_n     |   in|    1|     ap_fifo|        layer1_reg_c30|       pointer|
|layer1_reg_c30_write      |  out|    1|     ap_fifo|        layer1_reg_c30|       pointer|
+--------------------------+-----+-----+------------+----------------------+--------------+

