'', 'Part', 'Chapter', 'Section', 'Type', 'Number', 'Sentence'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-13.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.3 Broadcast Routing Table Control CSR (Block Offset 0x20)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-14.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-15.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-16.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)', 'REQUIREMENT', '2', 'This register shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-17.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)', 'REQUIREMENT', '2', 'This register shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-18.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-19.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-20.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-21.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-22.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-23.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-24.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-25.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-26.'
'3.2', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))', 'REQUIREMENT', '1', 'The use and meaning of the bits and bit fields of this register shall be as specified in Table 3-27.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '1', 'The Timestamp Control Symbol stype0 field shall be 0b011 for the CS24 and CS48 formats.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '2', 'The Timestamp Control Symbol stype0 field shall be 0b0011 for the CS64 format.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '3', 'The Timestamp Control Symbol Parameter 0 field for the CS24 format shall be a 5 bit value with bit 0 as the start bit, bit 1 as the end bit, and bits 2-4 as the most significant 3 bits of the timestamp byte being transported by this control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '4', 'The Timestamp Control Symbol Parameter 1 field for the CS24 format shall be a 5 bit value with consisting of the least signficant 5 bits of the timestamp byte being transported by this control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '5', 'The Timestamp Control Symbol Parameter 0 field for the CS48 format shall be a 6 bit value with bit 0 always 0, bit 1 as the start bit, bit 2 as the end bit, and bits 3-5 as the most significant 3 bits of the timestamp byte being transported by this control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '6', 'The Timestamp Control Symbol Parameter 1 field for the CS48 format shall be a 6 bit value with bit 0 always 0, and bits 1-5 consisting of the least signficant 5 bits of the timestamp byte being transported by this control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '7', 'The Timestamp Control Symbol Parameter 0 field for the CS64 format shall be a 12 bit value with bits 0-2 always 0, bits 3-4 indicating the position of this control symbol in a sequence of control symbols, bits 5-7 always 0, and bits 8-11 being the most significant 4 bits of the two bytes of the timestamp value being transported by this control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol', 'REQUIREMENT', '8', 'The Timestamp Control Symbol Parameter 1 field for the CS64 format shall be a 12 bit value consisting of the least significant 12 bits of the two bytes of the timestamp value being transported by this control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', 'REQUIREMENT', '1', 'For backwards compatibility with 1.x revisions of this specification, when operating with lane speeds of less than 3.5 Gbaud, the port_status field shall only use of the following values: 0b00010, 0b00100, 0b00101 or 0b10000 even if other values are defined in the specification.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', 'REQUIREMENT', '2', 'For Control Symbol 24 and Control Symbol 48, the encoding of the link-response control symbol port_status field shall be as defined in Table 3-14.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol', 'REQUIREMENT', '3', 'For Control Symbol 64 the encoding of the link-response control symbol port_status field shall be as defined in Table 3-15.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.8 Loop-Response Control Symbol', 'REQUIREMENT', '1', 'The loop-response control symbol sahll be used by ports operating at Control Symbol 64 to respond to a Loop-timing Request control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.8 Loop-Response Control Symbol', 'REQUIREMENT', '2', 'The Loop-response control symbol shall carry a single 12-bit value, known as Delay, in the parameter0 field'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.8 Loop-Response Control Symbol', 'REQUIREMENT', '3', 'The Delay value shall be the number of nanoseconds between the time the loop-timing request was received by the link partner, and the time the loop-response was generated.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.8 Loop-Response Control Symbol', 'REQUIREMENT', '4', 'If the time between receiving the loop-timing request was received and the time the loop-response was generated exceeds 4094 nanoseconds, the Delay value shall be 4095 nanoseconds (all 1's)'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '1', 'On receiving a reset-port command, a device disables transmission of implementation specific control symbols and, for links operating with IDLE3, implementation specific control codewords'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '2', 'On receiving a reset-port command, a device resets all ackID tracking logic for packets received, transmitted, and unacknowledged to a state consistent with a power-up reset.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '3', 'On receiving a reset-port command, a device clears all input-error, output-error, input-retry, output-retry, and port error states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '4', 'On receiving a reset-port command, a device clears the tracking of link-request/port-status control symbol requests received or transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '5', 'On receiving a reset-port command, a device resets the ports initialization state machine.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '6', 'On receiving a reset-port command, a device deactivates the packet discard mechanisms.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '7', 'On receiving a reset-port command, a device updates the status of register values based on the above changes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '8', 'On receiving a reset-port command, a device retains the values of registers that are not affected by the above changes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command', 'REQUIREMENT', '9', 'After a port transmits a reset-port request, if the ports initialization state machine transitions to the SILENT state within one link-response timeout period, the port shall behave as if it has received a reset-port request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '1', 'A processing element shall support transmitting a loop-timing request when the Timestamp Master Supported bit of the Timestamp CAR (Section 7.9.2) is 1'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol', 'REQUIREMENT', '2', 'A processing element shall support receiving a loop-timing request when the Timestamp Slave Supported bit of the Timestamp CAR is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '1', 'The following polynomial shall be used to generate the 24-bit CRC for Control Symbol 64:  x24 + x22 + x20 + x19 + x18 + x16 + x14 + x13 + x11 + x10 +x8 +x7 + x6 + x3 + x + 1'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '2', 'Note that the alignment field shall be  treated as 0 by the encode and decode functions, as described in Table 3-1'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code', 'REQUIREMENT', '3', 'The 24-bit CRC check bits, c[0:23] shall occupy Control Symbol 64 bites [38:61], respectively.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.6 CRC-24 Parallel Code Generation', 'REQUIREMENT', '1', 'Any device performing parallel CRC-24 code generation shall compute the same code as the serial generation described in 3.6.5.  An example of Parallel CRC-24 code generation equations is shown in section 3.6.6, table 3-27.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '1', 'After disabling Asymmetric Mode support on both link partners, and Configuring Near and Far link partners Port n Reinit Control CSR and Port n SAL CSR as described in 4.13.2 Steps 1-3, the Port n SAL Control and Status CSR SAL RX Width field of each link partner shall match the other link partner's Port n SAL Control and Status CSR SAL TX Width field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '2', 'After configuring Asymmetric Link Operation as described in 4.3.12, Steps 1-3, if the programmed configuration does not allow the links to sucessfully initialize in both directions, the link will recover by repeatedly decrementing the Silence Count field of the Port n Reinit Control CSR until Structurally Asymmetric Mode is disabled and the link reverts to redundant 1x operation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '3', '[Table 4-12] When SAL RX Width and SAL TX Width are both 0b0000, there shall be no effect on receive or transmit width.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '4', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0001, transmitter shall transmit a valid 1x bit stream on  lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '5', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0001, receiver shall enable reception on lane 0 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '6', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0001, receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '7', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0010, Transmitter shall transmit a valid 1x bit stream on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '8', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0010, Transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 2, 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '9', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0010, receiver shall enable reception on lane 1 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '10', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0010, receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '11', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0011, transmitter shall transmit a valid 1x bit stream on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '12', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0011, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0,1, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '13', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0011, receiver shall enable reception on lane 2 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '14', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0011, receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '15', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0100, transmitter shall transmit a valid 1x lane 0 bit stream on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '16', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0100, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 1, and 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '17', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0100, receiver shall behave as if data received on lane 3 was actually received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '18', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0100, receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '19', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0101, transmitter shall send valid 2x mode bit streams on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '20', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0101, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 2 and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '21', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0101, transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '22', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0101, receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '23', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall send a valid 2x mode bit stream, as composed for lane 0, on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '24', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall send a valid 2x mode bit stream, as composed for lane 1, on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '25', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '26', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '27', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0110, receiver shall behave as if the data received on lane 2 was actually received on lane 0, and as if the data received on lane 3 was actually received on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '28', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0110, receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '29', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0111, transmitter shall operate as a 4x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '30', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b0111, receiver shall operate as an 4x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '31', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b1000, transmitter shall operate as a 8x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '32', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b1000, receiver shall operate as a 8x/1x port'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '33', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b1001, transmitter shall operate as a 16x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation', 'REQUIREMENT', '34', '[Table 4-12] When SAL RX Width and SAL TX Width are both set to 0b1001, receiver shall operate as a 16x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '1', 'A PRBS test shall be performed if silence is detected and all of the following are true: Port n Reinit Control <quote> Silence Count <quote> value is not 0, and Port n PRBS Control CSR <quote> PRBS Pattern Selection <quote> value is not 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '2', 'The Port n PRBS Control CSR <quote> PRBS Active <quote> bit shall be set at the start of a PRBS test.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '3', 'All PRBS status values shall be cleared to 0 whenever the PRBS Active bit transitions from 0 to 1, including the following registers/fields: Port n PRBS Control CSR <quote> PRBS Completed <quote>, Port n PRBS Status 0 CSR, Port n PRBS Status 1 CSR, Port n PRBS Locked Time CSR'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '4', 'While PRBS Active is set, the port shall transmit the selected PRBS sequence on all lanes enabled in the Port n PRBS Lane Control CSR <quote> PRBS Transmit Lane Control <quote> field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '5', 'Lanes that are disabled in the Port n PRBS Lane Control CSR <quote> PRBS Transmit Lane Control <quote> field shall be electrically idle.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '6', 'While PRBS Active is set, the port shall check the selected PRBS sequence on all lanes enabled in the Port n PRBS Lane Control CSR <quote> PRBS Receive Lane Control <quote> field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing', 'REQUIREMENT', '7', 'While PRBS Active is set, the Port n PRBS Locked Time CSR <quote> All PRBS Locked Time <quote> field shall be incremented by 1 whenever a period equal to the currently programmed Discovery Timer period has expired, and the <quote> Lane x PRBS Lock Status <quote> field is set for all lanes enabled in the Port n PRBS Lane Control CSR <quote> PRBS Receive Lane Control <quote> field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '1', 'If implemented, baud rate discovery shall occur during the SEEK state of the Port Initialization state machine.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery', 'REQUIREMENT', '2', 'If the baud rate of the inbound signal is less than the baud rate of the idle sequence being transmitted by the port, the port shall reduce the baud rate at which it is transmitting to the next lowest baud rate that it supports and that is enabled for use and go to step 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '1', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0000, there shall be no effect on receive or transmit width.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '2', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0001, transmitter shall transmit a valid 1x IDLE3 bit stream on lane 0'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '3', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0001, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 1,2, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '4', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0001, receiver shall enable reception on lane 0 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '5', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0001, receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '6', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0010, transmitter shall transmit a valid 1x IDLE3 bit stream on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '7', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0010, transmitter shall ensure the link partner cannot detect a valid bit stream on lanes 0, 2, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '8', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0010, receiver shall enable reception on lane 1 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '9', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0010, receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '10', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0011, transmitter shall transmit a valid 1x IDLE3 bit stream on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '11', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0011, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0, 1, and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '12', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0011, receiver shall enable reception on lane 2 only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '13', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0011, receiver and transmitter shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '14', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0100, transmitter shall transmit a valid 1x lane 0 IDLE3 bit stream on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '15', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0100, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0,1, and 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '16', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0100, receiver shall behave as if received data received on lane 3 was actually received on lane 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '17', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0100, receiver and transmitted shall operate as a 1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '18', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0101, transmitter shall send valid 2x mode IDLE3 bit streams on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '19', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0101, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 2 and 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '20', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0101, transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '21', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0101, receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '22', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall send a valid 2x mode IDLE3 bit stream, as composed for lane 0, on lane 2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '23', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall send a valid 2x mode IDLE3 bit stream, as composed for lane 1, on lane 3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '24', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall ensure that the link partner cannot detect a valid bit stream on lanes 0 and 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '25', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0110, transmitter shall operate as a 2x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '26', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0110, receiver shall behave as aif the data received on lane 2 was actually received on lane 0, and as if the data received on lane 3 was actually received on lane 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '27', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0110, receiver shall operate as a 2x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '28', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0111, transmitter shall operate as a 4x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '29', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b0111, receiver shall operate as a 4x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '30', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b1000, transmitter shall operate as an 8x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '31', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b1000, receiver shall operate as an 8x/1x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '32', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b1001, transmitter shall operate as a 16x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links', 'REQUIREMENT', '33', '[Table 5-13] When SAL RX Width and SAL TX Width are both set to 0b1001, receiver shall operate as a 16x port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '1', 'The Physical Coding Sublayer (PCS) function is responsible for idle sequence generation, lane striping, scrambling and encoding for transmission and decoding, lane alignment, descrambling and destriping on reception.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '2', 'The PCS uses a 64b/67b encoding for transmission over the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '3', 'The PCS provides mechanisms for determining the operational mode of the port as Nx or 1x operation and means to detect link states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '4', 'The PCS provides for clock difference tolerance between the sender and receiver without requiring flow control.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '5', 'For transmission, the PCS adds link CRC-32 and padding as needed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '6', 'For transmission, the PCS dequeues packets and control symbols awaiting transmission as a character stream.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '7', 'For transmission, the PCS stripes the transmit character stream across the available lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '8', 'For transmission, the PCS scrambles outgoing data stream.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '9', 'For transmission, the PCS generates the idle sequence and inserts it into the transmit character stream for each lane when no packets or control symbols are available for transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '10', 'For transmission, the PCS encodes the character stream of each lane independently into 67-bit parallel codewords and passes it to the PMA.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '11', 'For receiving data, the PCS decodes the received stream of 67-bit parallel codewords for each lane independently into characters.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '12', 'For receiving data, the PCS marks characters decoded from errored codewords as invalid.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '13', 'For receiving data, the PCS deskews the data between lanes and destripes the character stream from each lane into a single character stream.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '14', 'For receiving data, the PCS descrambles incoming data stream and delivers the decoded character stream of packets and control symbols to the higher layers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions', 'REQUIREMENT', '15', 'For receiving data, the PCS removes link CRC-32 and padding as needed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword', 'REQUIREMENT', '1', 'The Skip-Marker Control Codeword shall have a value of 0x394DE8D1 in bits 3-32, 0b001011 in bits 33 to 38, and 0x85E2FA0 in bits 39 through 66.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword', 'REQUIREMENT', '2', 'The Skip-Marker Control Codeword shall be transmitted only as part of the Skip ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '1', 'The Lane-Check Control Codeword shall have a value of 0b001100 in bits 33 to 38.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '2', 'The lane_check value bits 0 to 29 shall be found in bits 3 to 32 of the lane-check control codeword.  Lane_check value bits 30 to 57 shall be found in bits 39 through 66 of the lane-check control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '3', 'Bits 0 to 22 of the lane_check value contains the result of a bit interleaved parity (BIP-23) calculation. Each bit in the BIP-23 value is an even parity calculation over all of the previous specified bits of a given lane since the previous Lane-Check control codeword, but not including the current Lane-Check control codeword, any Skip-Marker control codeword, or Skip control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '4', 'Bits 23 to 34 of the lane_check value shall be 0b101101010101.  This ensures that the Lane-Check Control Codeword has a data field disparity of 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword', 'REQUIREMENT', '5', 'Bits 35 to 57 of the lane_check value shall be the bit-wise inversion of bits 0 to 22 of the lane_check value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword', 'REQUIREMENT', '1', 'The Descrambler Seed Control Codeword shall have a value of 0b001101 in bits 33 to 38.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword', 'REQUIREMENT', '2', 'The Descrambler Seed Control Codeword bits 3 to 32 shall contain bits 0 to 29 of the seed value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword', 'REQUIREMENT', '3', 'The Descrambler Seed Control Codeword bits 39 to 66 shall contain bits 30 to 57 of the seed value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword', 'REQUIREMENT', '1', 'The Skip Control Codeword 0x2E178BE8 in bits 3-32, 0b0011110 in bits 33 to 38, and 0x537A344 in bits 39 through 66.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword', 'REQUIREMENT', '2', 'The Skip Control Codeword shall be transmitted only as part of a Skip ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '1', 'The Status/Control Control Codeword shall have a value of 0b001111 in bits 33 to 38.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '2', 'The Status/Control Control Codeword bits 3 to 32 shall contain bits 0 to 29 of the status_control value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '3', 'The Status/Control Control Codeword bits 39 to 66 shall contain bits 30 to 57 of the status_control value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '4', 'The Status/Control Control Codeword shall be transmitted only as part of a Status/Control ordered sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '5', 'The Status/Control Control Codeword status_control bits 0 to 7 shall be the port number within the device to which the lane is assigned.  All lanes assigned to the port shall transmit the same, unique port number.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '6', 'The Status/Control Control Codeword status_control bits 8 to 11 shall be the lane number within the port to which the lane is assigned.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '7', 'The Status/Control Control Codeword status_control bit 12 shall be 0b0 if the port does not support control of its transmit equalization by the connected port, and 0b1 if the port does support control of its transmit equalization by the connected port.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '8', 'The Status/Control Control Codeword status_control bit 13 shall be the value of the 10G Retraining Enable field in the Port n Control 2 CSR associated with the port. All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '9', 'The Status/Control Control Codeword status_control bit 14 shall be 1 if any asymmetric mode is enabled for a supported port width other than the current operating mode of the port, and 0 if no asymmetric modes are enabled for a supported port width other that the current operating mode of the port.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '10', 'The Status/Control Control Codeword status_control bit 15 shall be the same value as the ports state machine variable port_initialized.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '11', 'The Status/Control Control Codeword status_control bit 16 shall be 0 if the port is not transmitting in 1x mode or the state machine variable max_width is not 1x, and shall be 1 if the port is transmitting in 1x symmetric mode or the state machine variable max_width is 1x. All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '12', 'The Status/Control Control Codeword status_control bits 17-19 shall be 0b000 if the link partner has not achieved "link initialized" status, 0b001 if the link partner has achieved link initialized status for 1x mode on lane 0, 0b010 for 2x mode, 0b011 for 4x mode, 0b100 for 8x mode, 0b101 for 16x mode, 0b110 for 1x mode lane 1, and 0b111 for 1x mode lane 2.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '13', 'The Status/Control Control Codeword status_control bits 20 to 22 shall be 0b000 if the link partner has not achieved lane_ready for any lanes, 0b001 if lane_ready has been achieved for lane 0, 0b010 if lane_ready has been achieved for lanes 0 to 1, 0b011 if lane_ready has been achieved for lanes 0 to 3, 0b100 if lane_ready has been achieved for lanes 0 to 7, and 0b101 if lane_ready has been achieved for lanes 0 to 15.  All lanes assigned to the port shall transmit the same value for this bit.  The port shall never send a value of 0b110 or ob111 in these bits.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '14', 'The Status/Control Control Codeword status_control bit 23 shall be the value of the lanes state machine variable lane_ready[k].'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '15', 'The Status/Control Control Codeword status_control bit 24 shall be the value of the lanes state machine variable lane_trained[k].'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '16', 'The Status/Control Control Codeword status_control bits 25 to 27 shall be the currently active receive width command.  The port receiving the command shall attempt to switch to the receive width specified in the command received on lane 0.  The receive width command is encoded as 0b000 to hold the current receive width, 0b001 to receive in 1x mode, 0b010 to receive in 2x mode, 0b011 to receive in 4x mode, 0b100 to receive in 8 mode, and 0b101 to receive in 16x mode.    All lanes assigned to the port shall transmit the same value for this bit.  The port shall never send a receive width command value of 0b110 or 0b111.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '17', 'The Status/Control Control Codeword status_control bit 28 shall be 1 if the currently active receive width command is not 0b000 and the command has been executed, and 0 otherwise.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '18', 'The Status/Control Control Codeword status_control bit 29 shall be 1 if the currently active receive width command is not 0b000 and the command has cannot be executed, and 0 otherwise.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '19', 'The Status/Control Control Codeword status_control bits 30 to 32 shall be the currently active transmit width request.  The receiver shall only see the transmit width request on lane 0 as a valid request.  The transmit width request is encoded as 0b0000 to hold the current transmit widthk, 0b001 to request transmit in 1x mode, 0b010 to request transmit in 2x mode, 0b011 to request transmit in 4x mode, 0b100 to request transmit in 8x mode, and 0b101 to request tranmit in 16x mode.  All lanes assigned to the port shall transmit the same value for this bit.  The port shall never send a transmit width request value of 0b110 or 0b111.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '20', 'The Status/Control Control Codeword status_control bit 33 shall be 0 if the transmitting port does not have a transmit width request pending, and 1 if the transmitting port does have a transmit widht request pending.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '21', 'The Status/Control Control Codeword status_control bit 34 shall be the same as the lanes state machine variable xmt_sc_seq.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '22', 'The Status/Control Control Codeword status_control bits 35 to 38 shall be the signed 2s complement 4 bit integer of the tap number for tap specific transmit equalizer commands, where the tap number ranges from +7 (0b0111) to -8 (0b1000), and shall be 0 when the transmit equalizer update command is not tap specific.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '23', 'The Status/Control Control Codeword status_control bits 39 to 41 shall be the currently active transmit equalizer command for the lane.  The transmit equalizer command is encoded as 0b000 for Hold/No command, 0b001 to decrement the coefficient of the specified tap, 0b010 to increment the coefficient of the specified tap, 0b101 to initialize the tap coefficients, 0b110 to select the preset coefficients, and 0b111 to indicate the specified tap implementation status.  Values 0b011 and 0b100 shall not be transmited in these bits.  Tap specific equalizer commands are the values 0b001, 0b010, and 0b111.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '24', 'The Status/Control Control Codeword status_control bits 42 to 44 shall be the transmit equalizer status for the lane.  The transmit equalizer status is encoded as 0b000 for not updated, 0b001 if tap specific command has been executed  and the tap is not at either minimum or maximum value , 0b010 if the tap specific command has been executed and the tap is currently at its minimum value, 0b011 if the tap specific command has been executed and the tap is now at its maximum value, 0b100 if the Preset or Initialize command has been executed, 0b110 if the specified tap is not implemented, and 0b111 to indicate the specified tap is implemented.  The value 0b101 shall not be transmited in these bits.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '25', 'The Status/Control Control Codeword status_control bit 45 shall be the value of the ports state machine variable retrain_grant. All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '26', 'The Status/Control Control Codeword status_control bit 46 shall be the value of the ports state machine variable retrain_ready. All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '27', 'The Status/Control Control Codeword status_control bit 47 shall be the value of the ports state machine variable retraining. All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '28', 'The Status/Control Control Codeword status_control bit 48 shall be 0 if the port is transmitting normally, and 1 if all lanes of the port are going to enter the Silence state.  All lanes assigned to the port shall transmit the same value for this bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '29', 'The Status/Control Control Codeword status_control bit 49 shall be 0 if the lane is transmitting normally, and 1 if this lane is going to enter the Silence state.  This bit shall be set when a lane is entering silence based on port width downgrade in symmetric mode or after a keep alive event.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword', 'REQUIREMENT', '30', 'The Status/Control Control Codeword status_control bits 50 to 57 shall be 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword', 'REQUIREMENT', '1', 'The CSB control codeword shall encode 8 sequential bytes beginning with 4 data bytes followed by 4 bytes containing the first 32 bits of a control symbol, controlsymbol[0:31], as shown in Figure 5-10.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword', 'REQUIREMENT', '2', 'The CSB control codeword encodes 8 bytes by first performing a 32 bit rotation on the bits being encoded, interting the rotated 64 bits into the control codeword, and then setting the control codeword cc_type[0:1] to 0b01, which overwrites the 2-bit alignment field of the control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword', 'REQUIREMENT', '1', 'The CSE control codeword shall encode 8 sequential bytes beginning with 4 bytes containing the second 32 bits of a control symbol, control_symbol[32:63], followed by 4 data bytes as shown in figure 5-12.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword', 'REQUIREMENT', '2', 'The CSE control codeword shall encode 8 sequential bytes by inserting the 64 bits directly into the control codeword data_field and then setting the control codeword cc_type[0:1] to 0b10 which overwrites the 2-bit alignment field of the control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.8 CSEB Control Codeword', 'REQUIREMENT', '1', 'The CSEB control codeword encodes 8 sequential bytes beginning with 4 bytes containing the last 32 bits of a control symbol (control_symbol_A) followed by 4 bytes containing the first 32 bits of the immediately following control symbol (control_symbol_B).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.8 CSEB Control Codeword', 'REQUIREMENT', '2', 'The CSEB control codeword encodes control_symbol_A by overwriting the control symbol alignment field with cc_type of 0b11.  Control_symbol_B is encoded by overwriting the control symbol alignment field with cc_type of 0b00.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '1', 'Bits 0 to 2 of a codeword (inverted, !type and type) shall never be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '2', 'Codeword bits 3 to 32 and 35 to 66 of all control codewords with codeword bits 33 and 34 not equal to 0b00 shall be scrambled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules', 'REQUIREMENT', '3', 'When scrambling a control codeword with codeword bits 33 and 34 not equal to 0b00, the scrambler bits that would be used to scramble codeword bits 33 and 34 shall be ignored and not used.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '1', 'Only the first Seed ordered sequence of a sequence of consecutive Seed ordered sequences will trigger descrambler re-initialization.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '2', 'All control symbols and packets received while the lane descrambler of a 1x link or the lane descrambler of any lane carrying control symbols and packets in a multi-lane mode is out of sync shall be ignored and discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '3', 'If the link is operating in 1x mode, the last codeword of the Seed ordered sequence is immediately followed by the first codeword of the link-request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization', 'REQUIREMENT', '4', 'If the link is operating in Nx mode, the last column of the Seed ordered sequence is immediately followed by the column containing the codewords of the link-request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '1', 'After each codeword is formed and if appropriate, scrambled, the disparity of the resulting codword shall be computed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '2', 'If the signs of the codeword disparity and the running disparity of the lane over which the codword will be transmitted are the same, the transmitter shall invert bits [0,3:66] of the codeword and transmit the resulting codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '3', 'If the transmitted codeword was inverted, the running disparity at the end of the codeword shall be the running disparity at the beginning of the codeword minus the disparity of the codeword before inversion.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules', 'REQUIREMENT', '4', 'The receiver shall invert bits [0,3:66] of each received codeword if codeword bit[0] = 0b1 (the codeword was inverted before transmission).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '1', 'iBIP-23 is a bit-wise inversion of BIP-23 to simplify error detection and to maintain a data field disparity value of 0. The BIP-23 field contains the result of a BIP calculation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '2', 'The first codeword in the transmitters and receivers BIP calculation shall be a Lane Check control codeword, modified such that the BIP field is all 0. Note that the iBIP field of the Lane Check control codeword is kept unchanged.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation', 'REQUIREMENT', '3', 'If the two values are different, the receiver <apostrophe> s Lane n Status 0 CSRs <quote> 8b/10b decoding errors <quote> field shall be incremented by 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '1', 'The packet format as defined in Chapter 2 Packets shall be augmented by an additional 32-bit link CRC-32 for transport over a link for which 64b/67b encoding is employed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules', 'REQUIREMENT', '2', 'The packet length shall include the link CRC-32.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code', 'REQUIREMENT', '1', 'The IEEE 802.3-2008 (Section 1) clause 3.2.9 polynomial x32 + x26 +x23 +x22 +x16 +x12 +x11 +x10 +x8 +x7 +x5 +x4 +x2 + x + 1 shall be used to generat the link CRC-32 for packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code', 'REQUIREMENT', '2', 'For the link CRC-32 calculation, the six ackID bits shall be treated as logic 0s.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '1', 'The end of a complete packet is delimited with and end-of-packet control symbol or a start-of-packet control symbol that also marks the beginning of the next packet.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters', 'REQUIREMENT', '2', 'The packet is canceled by a restart-from-retry control symbol, a stomp control symbol or any link-request control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '1', 'Unless a seed ordered sequence is being sent as part of an attempt to cancel a packet with a link-request control symbol as described in section 5.7.2, a value of 0 shall not be transmitted within delimited packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences', 'REQUIREMENT', '2', 'Control codewords with a CC_type value of 0 shall not interrupt control symbol transmission, as defined in  Section 5.8.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '1', 'The Status/Control ordered sequence shall be transmitted at least once for every 256 codewords transmitted per lane when operating in asymmetric mode and the variable xmt_sc_seq is set (See section 5.19.1.3).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence', 'REQUIREMENT', '2', 'As part of the IDLE3 sequence the Status/Control ordered sequence shall be transmitted at least once for every 49 codewords transmitted per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence', 'REQUIREMENT', '1', 'A retimer shall add only one Skip control word or delete only one Skip control word at a time from a Skip ordered sequence to compensate for the difference between its input and output baud rates.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence', 'REQUIREMENT', '1', 'An idle sequence shall not be inserted in a packet or control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud', 'REQUIREMENT', '1', 'Long run ports shall support both long run and short run electrical specifications and both long run training as specified in Section 5.11.2.1, and short run training as specified in Section 5.11.2.2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud', 'REQUIREMENT', '2', 'Ports that support training shall support retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '1', 'Long run ports shall support adaptive equalizer training using the training frame structure, DME encoding of the control channel and protocol specified in Clauses 72.6.10.1 through 72.6.10.2, and their sub-clauses, the Frame lock and Coefficient update state machines specified in Clause 72.6.10.4, and the related variables defined in Clause 72.6.10.3 and the transmitter output waveform and waveform requirements specified in Clauses 72.7.1.10 and 72.7.1.11 of IEEE Standard 802.3-2008 (Part 5) for 10GBASE-KR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '2', 'The timeout shall be controlled by the Port n Link Timers Control CSRs Emphasis Command Timeout field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '1', 'Once a <quote> Transmit equalizer command <quote> is asserted, it shall remain asserted and unchanged in value until the value of the <quote> Transmit equalizer status <quote> is different from <quote> not_updated <quote> or the command has been asserted for the timeout period configured in the Port n Link Timers Control CSRs Emphasis Command Timeout field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '2', 'If the command timed out, the command shall be deasserted for the timeout period configured in the Emphasis Command Timeout field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training', 'REQUIREMENT', '3', 'Once a <quote> Transmit equalizer status <quote> value other than <quote> not_updated <quote> is asserted, it shall remain asserted until the value of <quote> Transmit equalizer command <quote> returns to <quote> hold <quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '1', 'Retraining shall use the same mechanisms and protocol as specified in Section 5.11.2.2 for short run training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining', 'REQUIREMENT', '2', 'Retraining shall use the same mechanisms and protocol as specified in Section 5.11.2.2 for short run training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports', 'REQUIREMENT', '1', 'The data stream shall be scrambled before transmission and descrambled after reception as specified in Section 5.5.4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '1', 'When a Nx port is operating in 1x mode, the character stream of control symbols and packets received from the upper layers shall be fed in parallel to both lanes 0 and R for encoding and transmission in the order the characters were received from the upper layers. The character stream is not striped across the lanes before encoding as is done when operating in Nx mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '2', 'On reception, the codeword stream from either lane 0 or R shall be selected according to the state of the 1x/Nx Port_Initialization state machine (Section 5.19.7), decoded and the error-free control symbols and packets passed to the upper layers.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '3', 'The 1x/2x/Nx Port_Initialization state machine specified in Section 5.19.7.1 shall be used for a port supporting both 2x and a wider Nx mode to comply with the above requirements.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode', 'REQUIREMENT', '4', 'Packet data characters shall be scrambled before transmission and descrambled after reception as specified in Section 5.5.4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules', 'REQUIREMENT', '1', 'Data characters shall be scrambled before transmission and descrambled after reception as specified in Section 5.5.4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '1', 'Codeword corruption resulting in invalid type field should be detectable as an error when decoding the codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '2', 'Non-Symbol Bearing control codeword corrupted to different control codeword should be detectable as an error when validating the ordered sequence. If the errored codeword is the first of an ordered sequence it may be detected as multiple errors.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '3', 'Non-Symbol Bearing control codeword corrupted to datacodeword should be detectable as an error when validating the orderedsequence. Additionally, it may be detectable by thefact that the Data Codeword is not expected at thisposition on the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '4', 'Symbol Bearing control codeword corrupted to different control codeword should be detectable as an error when validating the sequence of Control Codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '5', 'Symbol Bearing control codeword corrupted to data codeword should be detectable as an error when validating the sequence of Control Codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '6', 'Data codeword corrupted to Symbol Bearing control codeword should be detectable as an error when validating the sequence of Control Codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '7', 'Data codeword corrupted toNon-Symbol Bearing control codeword should be detectable as an error when validating the ordered sequence. Additionally, this may be detectable as packet CRC error if the Data Codeword is part of a packet.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection', 'REQUIREMENT', '8', 'Any codeword corrupted to areserved control codeword should be detectable as an error when validating sequence of Control Codewords, or detectable as an error when validating an ordered sequence. Additionally, this may be detectable as packet CRC error if the Data Codeword is part of a packet.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '1', 'A retimer shall comply with all applicable AC specifications found in Chapter 12, <quote> Electrical Specification for 10.3125 and 1.5 Gbaud LP-Serial Links <quote>.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers', 'REQUIREMENT', '2', 'A retimer shall reset the jitter budget thus extending the transmission distance for the link.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '1', 'Each lane shall be capable of receiving and decoding training frames which are Differential Manchester Encoded per. IEEE 802.3-2012, section 5, 72.6.10.2.2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '2', 'Each lane  shall be capable of identifying a 4-octet frame marker as specified in IEEE 802.3, section 5, 72.6.10.2.1'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '3', 'If reset is asserted, or training is not asserted, the Frame_Lock state machine shall transition to the OUT_OF_FRAME state from any state regardless of any ongoing frame lock.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '4', 'While in the OUT_OF_FRAME state, the Frame_Lock state machine shall set  the frame_lock and new_marker variables to false.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '5', 'If the Frame_Lock state machine is in the OUT_OF_FRAME state and reset is deasserted and training is asserted, the Frame_Lock state machine shall transition to the RESET_COUNT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '6', 'While in the RESET_COUNT state, the Frame_Lock state machine shall reset the good_markers counter to 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '7', 'While in the RESET_COUNT state, the Frame_Lock state machine shall reset the bad_markers counter to 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '8', 'While in the RESET_COUNT state, the Frame_Lock state machine shall set the slip_done variable to false.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '9', 'If the Frame_Lock state machine is in the RESET_COUNT state and reset is deasserted and training is asserted, the Frame_Lock state machine shall transition to the GET_NEW_MARKER state.\n'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '10', 'While in the GET_NEW_MARKER state, the Frame_Lock state machine shall set the frame_offset variable to false.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '11', 'If the Frame_Lock state machine is in the GET_NEW_MARKER state and reset is deasserted and training is asserted, and the new_marker variable is true (indicating a new candidate frame marker is available), the Frame_Lock state machine shall transition to the TEST_MARKER state.\n'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '12', 'While in the TEST_MARKER state, the Frame_Lock state machine shall set the new_marker variable to false.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '13', 'If the Frame_Lock state machine is in the TEST_MARKER state and the marker_valid variable is true (indicating that the candidate frame marker matches the specified frame marker pattern), and reset is deasserted and training is asserted, the Frame_Lock state machine shall transition to the VALID_MARKER state.\n'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '14', 'If the Frame_Lock state machine is in the TEST_MARKER state and the marker_valid variable is false (indicating that the candidate frame marker does not match  the specified frame marker pattern), and reset is deasserted and training is asserted, the Frame_Lock state machine shall transition to the INVALID_MARKER  state.\n'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '15', 'If the Frame_Lock state machine is in the INVALID_MARKER state the bad_markers counter shall be incremented by one.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '16', 'If the Frame_Lock state machine is in the INVALID_MARKER state the good_markers counter shall be reset to 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '17', 'If the Frame_Lock state machine is in the INVALID_MARKER state and reset is deasserted and training is asserted,and the bad_markers count is < 5, and frame_offset = true (indicating a complete training frame of 548 bytes has been received since the FSM was in the GET_NEW_MARKER state) and frame_lock = true (indicating the receiver has acquired training frame delineation)  the Frame_Lock state machine shall transition to the GET_NEW_MARKER  state. (this path is taken when a previously good lock position is no longer valid or errors are corrupting the training frames).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '18', 'If the Frame_Lock state machine is in the INVALID_MARKER state and reset is deasserted and training is asserted,and the bad_markers count is = 5, and frame_lock = false (indicating the receiver was not operating in what was previously a good delineation position)  the Frame_Lock state machine shall transition to the SLIP  state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '19', 'If the Frame_Lock state machine is in the SLIP state the frame_lock variable shall be set to FALSE.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '20', 'If the Frame_Lock state machine is in the SLIP state a new candidate frame sync position shall be selected.  The method of slipping to a new position is implementation dependent; however an implementation shall ensure that all possible bit positions are evaluated.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '21', 'If the Frame_Lock state machine is in the SLIP state and reset is deasserted and training is asserted, and slip_done is true (indicating that the next candidate frame sync position can be tested), the Frame_Lock state machine shall transition to the RESET_COUNT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '22', 'If the Frame_Lock state machine is in the VALID_MARKER state the good_markers counter shall be incremented by one.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '23', 'If the Frame_Lock state machine is in the VALID_MARKER state the bad_markers counter shall be reset to 0.\n'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '24', 'If the Frame_Lock state machine is in the VALID_MARKER state and reset is deasserted and training is asserted,and the good_markers count is < 2, and frame_offset = true (indicating a complete training frame of 548 bytes has been received since the FSM was in the GET_NEW_MARKER state)  the Frame_Lock state machine shall transition to the GET_NEW_MARKER  state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '25', 'If the Frame_Lock state machine is in the VALID_MARKER state and reset is deasserted and training is asserted,and the good_markers count is = 2, the Frame_Lock state machine shall transition to the IN_FRAME  state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '26', 'If the Frame_Lock state machine is in the IN_FRAME state the frame_lock variable shall be set to true.\n'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine', 'REQUIREMENT', '27', 'If the Frame_Lock state machine is in the IN_FRAME state and reset is deasserted and training is asserted, and frame_offset = true (indicating a complete training frame of 548 bytes has been received since the FSM was in the GET_NEW_MARKER state)  the Frame_Lock state machine shall transition to the RESET_COUNT  state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '1', 'The long run Lane_Training state machine shall enter the UNTRAINED state when the Port Initialization state machine enters the SILENT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '2', 'If frame lock is detected and lane sync is not detected, the long run Lane_Training state machine shall perform DME training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '3', 'If frame lock is not detected and lane sync is detected, the long run Lane_Training state machine shall perform code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '4', 'The long run Lane_Training state machine shall enter the TRAINED state after DME training when the training timer has not expired, the lanes transmitter output enable is asserted, frame lock is asserted, the lane receiver is trained, and the DME sequence continuously received from the link partner indicates that the link partners receiver has been trained for the dme_wait_tmr period as programmed in the DME Wait Timer field of the Port n Link Timers Control CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '5', 'The long run Lane_Training state machine shall enter the UNTRAINED state and assert training_fail if the training timer has expired while performing DME training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '6', 'The long run Lane_Training state machine shall enter the UNTRAINED state if the driver output enable is deasserted while performing DME training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '7', 'The long run Lane_Training state machine shall set the transmitter equalization value to their "initialization" settings at the start of code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '8', 'The long run Lane_Training state machine shall enter the TRAINED state after code word training if the training timer has not expired, the lanes transmitter output enable is asserted, lane sync is asserted, lane trained is asserted, and from_sc_lane_trained is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '9', 'The long run Lane_Training state machine shall enter the UNTRAINED state and assert training_fail if the training timer has expired while performing code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '10', 'The long run Lane_Training state machine shall enter the UNTRAINED state if the driver output enable is deasserted while performing code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '11', 'When the long run Lane_Training state machine is in the TRAINED state and the lanes output enable is deasserted due to dynamic asymmetric port width configuration, the long run Lane_Training state machine shall transition from the TRAINED state to the KEEP_ALIVE state as controlled by the Keep-alive Transmission Interval field of the Port n Link Timers Control 3 CSR, and shall assert transmitter output enable for a period controlled by the Keep-alive Transmission Period of the same register.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '12', 'The long run Lane_Training state machine shall transition from the TRAINED state to the RETRAINING0 state when the retrain signal is asserted, and perform lane retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '13', 'The long run Lane_Training state machine shall transition from performing lane retraining back to the TRAINED state when lane_ready is asserted, the lane is not degraded, and the link partners lane is also ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '14', 'The long run Lane_Training state machine shall transition from performing lane retraining to the RETRAIN_FAIL state if the retraining timer has expired or the retraining timer is not enabled, and either the lane is not ready, the lane is degraded, or the link partners lane is not ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '15', 'The long run Lane_Training state machine RETRAIN_FAIL state shall clear the lane_trained indication, set the retrain_fail indication, and deassert both retrain_lane and force_drvr_oe.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '16', 'The current state of the long run Lane_Training state machine shall be reflected in the "Training Type" field of the Lane n Status 1 CSRs.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '17', 'The IDLE3 DME Training Failed bit of the Lane n Status 1 CSR shall be asserted when the long run Lane_Training state machine transitions to the DME_TRAINING_FAIL state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '18', 'The IDLE3 DME Training Completed bit of the Lane n Status 1 CSR shall be asserted when the long run Lane_Training state machine transitions from any state beginning with "DME_" to any state not beginning with "DME_".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '19', 'The IDLE3 CW Training Failed bit of the Lane n Status 1 CSR shall be asserted when the long run Lane_Training state machine transitions to the CW_TRAINING_FAIL state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '20', 'The IDLE3 CW Training Completed bit of the Lane n Status 1 CSR shall be asserted when the long run Lane_Training state machine transitions from any state beginning with "CW_" to any state not beginning with "CW_".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '21', 'The IDLE3 Retraining Failed bit of the Lane n Status 1 CSR shall be asserted when the long run Lane_Training state machine transitions to RETRAIN_FAIL.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine', 'REQUIREMENT', '22', 'The IDLE3 Retraining Completed bit of the Lane n Status 1 CSR shall be asserted when the long run Lane_Training state machine transitions fromany state beginning with "RETRAINING" to any state not beginning with "RETRAINING".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '0', 'There shall be a short run Lane_Training state machine for each lane receiver of a short run port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '1', 'The short run Lane_Training state machine shall enter the UNTRAINED state when the Port Initialization state machine enters the SILENT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '2', 'If lane sync is detected, the short run Lane_Training state machine shall perform code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '3', 'The short run Lane_Training state machine shall set the transmitter equalization value to their "initialization" settings at the start of code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '4', 'The short run Lane_Training state machine shall enter the TRAINED state after code word training if the training timer has not expired, the lanes transmitter output enable is asserted, lane sync is asserted, lane trained is asserted, and from_sc_lane_trained is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '5', 'The short run Lane_Training state machine shall enter the UNTRAINED state and assert training_fail if the training timer has expired while performing code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '6', 'The short run Lane_Training state machine shall enter the UNTRAINED state if the driver output enable is deasserted while performing code word training.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '7', 'When the short run Lane_Training state machine is in the TRAINED state and the lanes output enable is deasserted due to dynamic asymmetric port width configuration, the short run Lane_Training state machine shall transition from the TRAINED state to the KEEP_ALIVE state as controlled by the Keep-alive Transmission Interval field of the Port n Link Timers Control 3 CSR, and shall assert transmitter output enable for a period controlled by the Keep-alive Transmission Period of the same register.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '8', 'The short run Lane_Training state machine shall transition from the TRAINED state to the RETRAINING0 state when the retrain signal is asserted, and perform lane retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '9', 'The short run Lane_Training state machine shall transition from performing lane retraining back to the TRAINED state when lane_ready is asserted, the lane is not degraded, and the link partners lane is also ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '10', 'The short run Lane_Training state machine shall transition from performing lane retraining to the RETRAIN_FAIL state if the retraining timer has expired or the retraining timer is not enabled, and either the lane is not ready, the lane is degraded, or the link partners lane is not ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '11', 'The short run Lane_Training state machine RETRAIN_FAIL state shall clear the lane_trained indication, set the retrain_fail indication, and deassert both retrain_lane and force_drvr_oe.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '12', 'The current state of the short run Lane_Training state machine shall be reflected in the "Training Type" field of the Lane n Status 1 CSRs.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '13', 'The IDLE3 CW Training Failed bit of the Lane n Status 1 CSR shall be asserted when the short run Lane_Training state machine transitions to the CW_TRAINING_FAIL state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '14', 'The IDLE3 CW Training Completed bit of the Lane n Status 1 CSR shall be asserted when the short run Lane_Training state machine transitions from any state beginning with "CW_" to any state not beginning with "CW_".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '15', 'The IDLE3 Retraining Failed bit of the Lane n Status 1 CSR shall be asserted when the short run Lane_Training state machine transitions to RETRAIN_FAIL.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine', 'REQUIREMENT', '16', 'The IDLE3 Retraining Completed bit of the Lane n Status 1 CSR shall be asserted when the short run Lane_Training state machine transitions from any state beginning with "RETRAINING" to any state not beginning with "RETRAINING".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'REQUIREMENT', '1', 'Codeword lock shall be asserted after no fewer than 64 sync header transitions.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'REQUIREMENT', '2', 'Codeword lock shall be deasserted after IVmax bad sync header transitions in 64 codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'REQUIREMENT', '3', 'The state machine shall attempt to regain codeword lock when codeword lock is deasserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'REQUIREMENT', '4', 'If codeword lock is deasserted and a bad sync header transition is detected, codeword alignment shall be incremented or decremented by 1 bit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine', 'REQUIREMENT', '5', 'IVMax may be set higher when the lane's adaptive equalization is being trained or retrained.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '1', 'The lane Synchronization State Machine shall enter the NO_SYNC state when the codeword_lock for the lane is de-asserted or reset is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '2', 'While in NO_SYNC state, the lane Synchronization State Machine shall de-assert the force_no_lock flag and declares the lane is not synchronized by de-asserting lane_sync[k] signal.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '3', 'The State Machine shall transition from NO_SYNC state to NO_SYNC1 state after codeword boundary alignment lock has been achieved.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '4', 'In the NO_SYNC1 state, it shall reset the Descrambler Seed control codewords counter, DScount[k], to zero.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '5', 'The lane Synchronization State Machine shall transition from NO_SYNC1 state to NO_SYNC2 state on the next clock to search for valid Descrambler Seed control codewords.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '6', 'The lane Synchronization State Machine shall stay in NO_SYNC2 state until the next 67-bit codeword for the lane becomes available.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '7', 'The lane Synchronization State Machine shall transition from NO_SYNC2 state to NO_SYNC3 state after receiving the 67-bit codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '8', 'In the NO_SYNC3 state, if the last received codeword was Seed control codeword and the seed value matches the current state of the descrambler then Lane Synchronization State Machine shall transition to NO_SYNC4 indicating that Descrambler Seed control codewords received which is matching up with the internal state of the descrambler (the descrambler is in sync).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '9', 'In the NO_SYNC3 state, if the last received codeword was either a Seed control codeword with a seed value that does not match the current state of the descrambler, or it was not a Seed control codeword that terminated a Seed ordered sequence unexpectedly (odd number of consecutive Seed control codewords), then Lane Synchronization State Machine shall transition to NO_SYNC1 state to reset the Descrambler Seed control codewords count.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '10', 'In the NO_SYNC3 state, the Lane Synchronization State Machine shall transition to NO_SYNC2 state when both dscrmblr_sync and descrmblr_error variables are de-asserted indicating no error in the received Descrambler Seed control codeword but descrambler is not in sync.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '11', 'The lane Synchronization State Machine shall increment the "DScounter" counter by one when in NO_SYNC4 state indicating that Descrambler Seed control codewords received is matching up with the internal state of the descrambler (the descrambler is in sync).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '12', 'The lane Synchronization State Machine shall transition to SYNC state if value of "DScounter" counter is greater than 6.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '13', 'The lane Synchronization State Machine shall transition to NO_SYNC2 state if value of "DScounter" counter is less than 7.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '14', 'The lane Synchronization State Machine shall declare lane synch when reaches to state SYNC.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '15', 'The lane Synchronization State Machine shall transition to state SYNC1 when variable from_sc_port_silence or from_sc_lane_silence[k] is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '16', 'The lane Synchronization State Machine shall wait for 65,536UI in SYNC1 state and then it shall transition to state SYNC2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine', 'REQUIREMENT', '17', 'In state SYNC2, the lane Synchronization State Machine shall assert force_no_lock[k] signal to force the Codeword_Lock state machine to re-initialize.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '1', 'Lane Sync for N lanes shall be asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '2', 'Once aligned, shall monitor for misalignment or transmission errors in the received Status/Control control codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '3', 'Lane alignment shall be deasserted if four errors are detected.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '4', 'For error count less than four,if four contiguous error-free and correctly aligned Status/Control ordered sequences are received, lanes are considered to be aligned and error counter is reset.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '5', 'Once lane alignment is lost, the state machine shall attempt to regain the alignment.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '6', 'Alignment errors shall be detected when Status/Control ordered sequences are misaligned due to lane to lane differences in propagation delay.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '7', 'Alignment errors shall be detected when Status/Control control codewords are corrupted by transmission errors, and may be received as a different codeword.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine', 'REQUIREMENT', '8', 'Alignment errors shall be detected when other codewords are corrupted by transmission errors and changed to Status/Control control codewords'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '1', 'The state machine shall enter the silent state after any reset, forced reinitialization, or when exiting asymmetric mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '2', 'The state machine shall exit the silent state after 120 +/- 40 microseconds and enter the seek state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '3', 'While the state machine is in the silent state, all lanes shall be in electrical idle.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '4', 'Lane 0 shall transmit the idle sequence while in seek state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '5', 'Lane 1 shall transmit the idle sequence while in seek state if 2x mode is enabled, or if force_1x_mode is asserted and 2x mode is supported.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '6', 'Lane 2 shall transmit the idle sequence while in seek state if an Nx port width is enabled or if an Nx port width is supported and force_1x_mode is asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '7', 'The state machine shall transition from seek state to discovery state if the receiver associated with an enabled transmitter achieves frame lock or lane sync, but not both, on that lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '8', 'When in discovery state, all lanes shall transmit the idle sequence.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '9', 'The state machine shall transition from discovery to the silent state if no receiver associated with a transmitter that was enabled in the seek state has achieved lane_ready, and discovery timer has expired.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '10', 'The discovery timer period is controlled by the value of the Discovery Completion Timer field of the Port n Link Timers Control 2 CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '11', 'The state machine shall transition from the discovery state to Nx_Mode if all N lanes are aligned and all N lanes are ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '12', 'The state machine shall transition from the discovery state to 2x_Mode if 2x mode is enabled, the discovery timer has expired, the link partner is not transmitting in 1x mode, and lanes 0 and 1 are aligned and ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '13', 'The state machine shall transition from the discovery state to 1x_mode_Lane0 if lane 0 is ready and 2x mode is not supported and Nx mode is not supported.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '14', 'The state machine shall transition from the discovery state to 1x_Mode_Lane0 if lane 0 is ready, force_1x_mode is asserted, and force_laneR is not asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '15', 'The state machine shall transition from the discovery state to 1x_Mode_Lane0 if lane 0 is ready, force_1x_mode is asserted, force_laneR is asserted, the discovery timer has expired, lane 1 is not ready or 2x mode is not supported, and lane 2 is not ready or Nx mode is not supported.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '16', 'The state machine shall transition from the discovery state to 1x_mode_Lane0 if lane 0 is ready, force_1x_mode is not asserted, the discovery timer has expired, Nx_mode is not enabled or N_lanes_ready is deasserted, 2x_mode is not enabled or 2_lanes_ready is deasserted or the link partner is transmitting in 1x mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '17', 'The state machine shall transition from discovery state to 1x_mode_Lane1 if lane 1 is ready, force_1x_mode is asserted, 2x_mode is supported, Nx mode is not supported or lane 2 is not ready, force_lane_R is asserted and either Nx_Mode is not supported or the discovery timer has expired and lane 2 is not ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '18', 'The state machine shall transition from discovery state to 1x_mode_Lane1 if lane 1 is ready, force_1x_mode is not asserted, 2x_mode is enabled, Nx mode is not enabled or lane 2 is not ready, the discovery timer has expired, and lane 0 is not ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '19', 'The state machine shall transition from discovery state to 1x_mode_Lane2 if lane 2 is ready, force_1x_mode is asserted, Nx_mode is supported, and either force_laneR is asserted or force_laneR is deasserted and the discovery timer has expired and lane 0 is not ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '20', 'The state machine shall transition from discovery state to 1x_mode_Lane2 if lane 2 is ready, force_1x_mode is not asserted, Nx_mode is enabled, the discovery timer has expired and lane 0 is not ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '21', 'In the 1x_mode_lane0 state, lanes 3 and above shall be in electrical idle, and only the bit stream received on lane 0 shall be processed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '22', 'In the 1x_mode_lane1 state, lanes 3 and above shall be in electrical idle, and only the bit stream received on lane 1 shall be processed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '23', 'In the 1x_mode_lane2 state, lanes 3 and above shall be in electrical idle, and only the bit stream received on lane 2 shall be processed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '24', 'The state machine shall transition from 1x_Mode_Lane0 to the 1x_Recovery state if lane 0 is not ready and lane 0 is synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '25', 'The state machine shall transition from 1x_Mode_Lane0 to the Silent state if lane 0 is not synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '26', 'The state machine shall transition from 1x_Mode_Lane1 to the 1x_Recovery state if lane 1 is not ready and lane 1 is synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '27', 'The state machine shall transition from 1x_Mode_Lane1 to the Silent state if lane 1 is not synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '28', 'The state machine shall transition from 1x_Mode_Lane2 to the 1x_Recovery state if lane 2 is not ready and lane 2 is synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '29', 'The state machine shall transition from 1x_Mode_Lane2 to the Silent state if lane 2 is not synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '30', 'The state machine shall transition from the 1x_Recovery state to the retraining state if retrain is asserted and the retraining state has not been previously entered from the 1x_Recovery state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '31', 'The state machine shall transition from the 1x_Recovery state to the 1x_Mode_Lane0 state if the recovery timer has not expired, the lane 0 bit stream was being processed before entering the 1x_Recovery state, and either retraining was not necessary or retraining has succeeded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '32', 'The state machine shall transition from the 1x_Recovery state to the 1x_Mode_Lane1 state if the recovery timer has not expired, the lane 1 bit stream was being processed before entering the 1x_Recovery state, lane 1 is ready, and either retraining was not necessary or retraining succeeded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '33', 'The state machine shall transition from the 1x_Recovery state to the 1x_Mode_Lane1 state if the recovery timer has not expired, the lane 2 bit stream was being processed before entering the 1x_Recovery state, lane 2 is not ready, either 2x mode is enabled or force_1x_mode is asserted and 2x_mode is supported, lane 1 is ready, and either retraining was not necessary or retraining succeeded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '34', 'The state machine shall transition from the 1x_Recovery state to the 1x_Mode_Lane2 state if the recovery timer has not expired, the lane 2 bit stream was being processed before entering the 1x_Recovery state, lane 2 is ready, and either retraining was not necessary or retraining succeeded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '35', 'The state machine shall transition from the 1x_Recovery state to the silent state if lane 0 sync is deasserted, lane 1 sync is deasserted and 2x mode is supported, and lane 2 sync is deasserted and 4x mode is supported.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '36', 'The state machine shall transition from the 1x_Recovery state to the silent state if the recovery timer expires.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '37', 'The recovery timer shall expire after 62.5 milliseconds +/- 34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '38', 'The state machine shall transition from Nx_Mode to Nx_Recovery if at least one of the N lanes is not ready, lane 0 is synchronized, lane 2 is synchronized, and if 2x mode is enabled and lane 1 is synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '39', 'The state machine shall transition from Nx_Mode to silent if lane 0 is not synchronized or lane 2 is not synchronized or lane 1 is not synchronized and 2x_mode is enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '40', 'The state machine shall transition from Nx_Recovery to 1x_Mode_Lane0 if the recovery timer has expired, lane 0 is ready, at least one of the other lanes is not ready, it is not possible to transition to 2x_mode, an asymmetric mode command is not being processed, and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '41', 'The state machine shall transition from Nx_Recovery to 1x_Mode_Lane1 if the recovery timer has expired, lane 2 is not ready, lane 0 is not ready, lane 1 is ready, 2x mode is enabled, an asymmetric mode command is not being processed, and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '42', 'The state machine shall transition from Nx_Recovery to 1x_Mode_Lane2 if the recovery timer has expired, lane 2 is ready, lane 0 is not ready, an asymmetric mode command is not being processed, and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '43', 'The state machine shall transition from Nx_Recovery to 2x_Mode if the recovery timer has expired, 2x mode is enabled, lanes 0 and 1 are ready and aligned, the link partner is not transmitting in 1x mode, it is not possible to transition to Nx_Mode, an asymmetric mode command is not being processed, and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '44', 'The state machine shall transition from Nx_Recovery to Nx_Mode if the N lanes are ready and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '45', 'The state machine shall transition from Nx_Recovery to silent if lane 0 is not synchronized, lane 2 is not synchronized, lane 1 is not synchronized and 2x mode is enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '46', 'The state machine shall transition from Nx_Recovery to silent if the recovery timer has expired and lane 0 is not ready, lane 2 is not ready, and lane 1 is not ready and 2x mode is enabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '47', 'The state machine shall transition from 2x_mode to the Silent state if lane 0 or lane 1 is not synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '48', 'The state machine shall transition from 2x_mode to the 2x_Recovery state if lanes 0 and 1 are not both ready and aligned and at least one of lanes 0 and 1 are synchronized, or if lanes 0 and 1 are ready and synchronized and the link partner begins to transmit in 1x mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '49', 'The state machine shall transition from 2x_Recovery to 1x_mode_lane0 if the recovery timer has expired, lane 0 is ready, it is not possible to transition to 2x_mode, an asymmetric mode command is not being processed, and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '50', 'The state machine shall transition from 2x_Recovery to 1x_mode_lane1 if the recovery timer has expired, lane 0 is not ready, lane 1 is ready, it is not possible to transition to 2x_mode, an asymmetric mode command is not being processed, and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '51', 'The state machine shall transition from 2x_Recovery to 2x_mode if lanes 0 and 1 are ready and aligned, the link partner is not transmitting in 1x mode, and retraining is not required or was successful.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '52', 'The state machine shall transition from 2x_Recovery to silent state if lanes 0 and 1 are not synchronized.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '53', 'The state machine shall transition from 2x_Recovery to silent state if the recovery timer has expired and lanes 0 and 1 are not ready.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '54', 'The state machine shall transition from Nx_mode to asymmetric mode if asymmetric mode is enabled, asymmetric mode is enabled by the link partner according to the last status/control ordered sequence received from the link parter,  Nx_Mode is successfully operating in both the port and the link partner, and all lanes are ready and aligned.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '55', 'The state machine shall transition from 2x_Mode to asymmetric mode if asymmetric mode is enabled, asymmetric mode is enabled by the link partner according to the last status/control ordered sequence received from the link parter,  2x_mode is successfully operating in both the port and the link partner, lanes 0 and 1 are ready and aligned, and the link partner is not transmitting in 1x mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '56', 'The Initialized_Port_Width field of the Port n Control CSR shall be 0b000 when the state machine is in 1x_mode_lane0 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '57', 'The Initialized_Port_Width field of the Port n Control CSR shall be 0b001 when the state machine is in 1x_mode_lane1 state or 1x_mode_lane2 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '58', 'The Initialized_Port_Width field of the Port n Control CSR shall be 0b010 when the state machine is in 4x_mode state and 4x_recovery state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '59', 'The Initialized_Port_Width field of the Port n Control CSR shall be 0b010 when the state machine is in 2x_mode state and 2x_recovery state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '60', 'The Port_Uninitized field of the Port n Error and Status CSR shall be 1 when the state machine is in the Silent, Seek, and Discovery states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '61', 'The Port_Uninitized field of the Port n Error and Status CSR shall be 0 when the state machine is not in the Silent, Seek, and Discovery states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '62', 'The LP Transmit 1x Mode bit in the IDLE3 Status/Control ordered sequence shall be 1 when the port is transmitting the same bit stream on multiple lanes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '63', 'The LP Transmit 1x Mode bit in the IDLE3 Status/Control ordered sequence shall be 0 when the ports maximum width is not 1x.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '64', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b000 when the state machine is in Silent, Seek, or Discovery states.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '65', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b001 when the state machine is in 1x_mode_lane0 state, or when it has transitioned from 1x_mode_lane0 state to 1x_recovery state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '66', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b110 when the state machine is in 1x_mode_lane1 state, or when it has transitioned from 1x_mode_lane1 state to 1x_recovery state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '67', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b111 when the state machine is in 1x_mode_lane2 state, or when it has transitioned from 1x_mode_lane2 state to 1x_recovery state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '68', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b010 when the state machine is in 2x_mode or 2x_recovery state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '69', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b011 when the state machine is in Nx_mode or Nx_recovery state and N is 4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '70', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b100 when the state machine is in Nx_mode or Nx_recovery state and N is 8.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine', 'REQUIREMENT', '71', 'The LP Receive width field in the IDLE3 Status/Control ordered sequence shall be 0b101 when the state machine is in Nx_mode or Nx_recovery state and N is 16.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '1', 'When a port's Port_Initialization state machine is in the SILENT state, the Retrain/Transmit_Width_Control State Machine shall return to the IDLE state regardless of ongoing retraining, retraining timeout, or transmit width command that may be in process.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '2', 'If the Retrain/Transmit_Width_Control State Machine is in the IDLE state, it shall deassert the retrain, retrain_ready, and retrain_grnt outputs, instructing the port to end any ongoing retraining and denying grant for any pending request.  The Retrain/Transmit_Width_Control State Machine shall also deassert the enable for the retrain timer, resetting it.  The Retrain/Transmit_Width_Control State Machine shall also deassert the xmit_width_grnt, denying permission to transmit any pending xmt_width commands.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '3', 'If a xmit_width_cmd_pending request arrives while the Retrain/Transmit_Width_Control State Machine is in the IDLE state, and the port_initialized status is true, and the local side of the link has not requested retraining, and the remote side of the link has not requested retraining while retraining is enabled,  the Retrain/Transmit_Width_Control State Machine shall transition to the XMT_WIDTH state and provide a grant to the xmit_width_cmd_pending request.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '4', 'If the Retrain/Transmit_Width_Control State Machine is in the XMT_WIDTH state, it shall remain there until the xmt_width_cmd_pending request is no longer asserted, or the Port_Initialization state returns to SILENT.  In either case the   Retrain/Transmit_Width_Control shall return to the IDLE state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '5', 'If the Retrain/Transmit_Width_Control State Machine is in the IDLE state, and the port is initialized, and the local side of the link has requested retraining, or the remote side of the link has not requested retraining while retraining is enabled, the Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN0 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '6', 'In any Retrain(n) state, n = 0..4, if the retrain timer expires, and the Port_Initialization state is not currently SILENT, the Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN_TIMEOUT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '7', 'While in the RETRAIN0 state, the Retrain/Transmit_Width_Control State Machine shall enable the retraining timer, and assert retrain_grnt indicating retraining has received permission to proceed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '8', 'If the Retrain/Transmit_Width_Control State Machine is in the RETRAIN0 state, the last Status / Control codeword received had the Retrain Grant bit set, the Port_Initialization state is not currently SILENT, and the retrain timer has not expired, the Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN1 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '9', 'If the Retrain/Transmit_Width_Control State Machine is in the RETRAIN1 state,  the port has ceased transmitting control symbols and packets, and is only transmitting IDLE3 sequences, the Port_Initialization state is not currently SILENT, and the retrain timer has not expired, the Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN2 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '10', 'In the RETRAIN2 state, the port shall assert retrain_ready, indicating that the port is ready to begin retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '11', 'If the Retrain/Transmit_Width_Control State Machine is in the RETRAIN2 state, the last Status / Control codeword received had the Retrain Enable bit set, the Port_Initialization state is not currently SILENT, and the retrain timer has not expired, the Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN3 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '12', 'In the RETRAIN3 state, the Retrain/Transmit_Width_Control State Machine shall deassert retrain_grnt.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '13', 'If the Retrain/Transmit_Width_Control State Machine is in the RETRAIN3 state, the port indicates it is not currently retraining, the latest receive control symbol indicates that the remote port has deasserted retrain_grnt, the Port_Initialization state is not currently SILENT, and the retain timer has not expired, the the Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN4 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '14', 'In the RETRAIN4 state, the Retrain/Transmit_Width_Control State Machine shall assert the retrain signal, allowing the port to begin retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '15', 'If the Retrain/Transmit_Width_Control State Machine is in the RETRAIN3 state, the port indicates that retraining is currently being performed, the Port_Initialization state is not currently SILENT, and the retrain timer has not expired, the Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN5 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '16', 'In the RETRAIN5 state, the Retrain/Transmit_Width_Control State Machine shall deassert retrain and retrain_ready, stopping any pending retrain operations.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '17', 'If the Retrain/Transmit_Width_Control State Machine is in the RETRAIN5 state, the port indicates it is no longer retraining, the remote port indicates in the last control symbol that it is no longer retraining and has deasserted retrain_ ready, the Port_Initialization state is not currently SILENT, and  receive_enable has been asserted to allow the port to process packets and control symbols, the Retrain/Transmit_Width_Control State Machine shall transition to IDLE.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '18', 'The Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN_TIMEOUT state if the Retrain/Transmit_Width_Control State Machine is in the RETRAIN4 state, the retrain timer has expired, the Port_Initialization state is not currently SILENT, and the port indicates it is still retraining.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '19', 'The Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN_TIMEOUT state if the Retrain/Transmit_Width_Control State Machine is in the RETRAIN4 state, the retrain timer has expired, the Port_Initialization state is not currently SILENT, and the remote port indicates in the last received control symbol that retraining is ongoing or retrain_ready is still asserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '20', 'The Retrain/Transmit_Width_Control State Machine shall transition to the RETRAIN_TIMEOUT state if the Retrain/Transmit_Width_Control State Machine is in the RETRAIN4 state, the retrain timer has expired, the Port_Initialization state is not currently SILENT, and receive enable is still deasserted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '21', 'If the Retrain/Transmit_Width_Control State Machine is in the RETRAIN_TIMEOUT state, it shall deassert retrain, retrain_ready, and retrain_grnt.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '22', 'If the the Retrain/Transmit_Width_Control State Machine is in the RETRAIN_TIMEOUT state and receive_enable is asserted or the Port_Initialization state is currently SILENT, it shall transition to the IDLE state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine', 'REQUIREMENT', '23', 'If the the Retrain/Transmit_Width_Control State Machine is in the RETRAIN_TIMEOUT state and receive_enable is asserted or the Port_Initialization state is currently SILENT, it shall transition to the IDLE state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '1', 'If the port initialization state-machine is in the SILENT state, the Transmit_Width_Cmd State Machine shall move to the XMT_WIDTH_CMD3 state from any other state, regardless of the state of any ack or nack command.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '2', 'When entering the XMT_WIDTH_CMD3 state, the the Transmit_Width_Cmd State Machine shall set xmt_width_port_cmd_ack and xmt_width_cmd_nack to 0, indicating no command is being processed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '3', 'If the Transmit_Width_Cmd State Machine is in the XMT_WIDTH_CMD3 state, and the the port initialization state-machine is not in the SILENT state , the  Transmit_Width_Cmd State Machine will move to the XMT_WIDTH_CMD_IDLE state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '4', 'If the Transmit_Width_Cmd State Machine is in the XMT_WIDTH_CMD_IDLE state,  the port initialization state-machine is not  in the SILENT state , the xmit_width_port_cmd_ack and xmit_width_port_cmd_nack signals are not asserted, and the Transmit_Width_Cmd State Machine detects a bad_xmt_width_cmd condtion , then  the Transmit_Width_Cmd State Machine shall move to the XMT_WIDTH_CMD1 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '5', 'A bad_xmt_width_cmd condition shall be defined as a request to send a width change while asymmetric mode is not enabled, or a request to send a width of 2X while asymmetric 2x mode is not enabled, or a request to send a width of 4X while asymmetric 4x mode is not enabled, or the maximum allowable width is configured to be less than 4, or a request to send a width of 8X while asymmetric 8x mode is not enabled, or the maximum allowable width is configured to be less than 8, or a request to send a width of 16X while asymmetric 16x mode is not enabled, or the maximum allowable width is configured to be less than 16.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '6', 'When the Transmit_Width_Cmd State Machine is in the XMT_WIDTH_CMD_IDLE state,  the port initialization state-machine is not  in the SILENT state , the xmt_width_port_cmd is not "hold", and the xmt_width_port_cmd_ack or the xmt_width_port_cmd_nack signal is asserted, the Transmit_Width_Cmd State Machine shall transition to the XMT_WIDTH_CMD2 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '7', 'When entering the XMT_WIDTH_CMD1 state, the Transmit_Width_Cmd State Machine shall assert xmt_width_port_cmd_nack, indicating the command was not executed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '8', 'When in the XMT_WIDTH_CMD1 state, if the Port Initialization state is not SILENT, the Transmit_Width_Cmd State Machine shall transition to the XMT_WIDTH_CMD2 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine', 'REQUIREMENT', '9', 'When in the XMT_WIDTH_CMD1 state, the Transmit_Width_Cmd State Machine shall transition to the XMT_WIDTH_CMD3 state when the xmt_width_port_cmd = "hold", or when the Port Initialization state is SILENT.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '1', 'If the port initialization state-machine is in the SILENT state , or asym_mode from the port initialization FSM is not asserted,  the TRANSMIT_WIDTH STATE MACHINE shall move to the ASYM_XMT_IDLE state from any other state, regardless of the state of any ongoing command status.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '2', 'While in the ASYM_XMT_IDLE state, the TRANSMIT_WIDTH STATE MACHINE shall deassert end_asym_mode to the Port_Initialization state machine.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '3', 'While in the ASYM_XMT_IDLE state, the TRANSMIT_WIDTH STATE MACHINE shall set the rcv_width_link_cmd to "hold" for insertion into the Status/Control codewords for transmission.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '4', 'While in the ASYM_XMT_IDLE state, the TRANSMIT_WIDTH STATE MACHINE shall deassert the xmt_width_tmr_en, returning the counter to its default value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '5', 'While in the ASYM_XMT_IDLE state, the TRANSMIT_WIDTH STATE MACHINE shall set the XMT_WIDTH to maximum width that the port supports.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '6', 'While in the ASYM_XMT_IDLE state, the TRANSMIT_WIDTH STATE MACHINE shall deassert xmt_sc_seq, removing the requirement to send 1 Status/Control word per 256 codewords, per lane.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '7', 'While in the ASYM_XMT_IDLE state, the TRANSMIT_WIDTH STATE MACHINE shall assert transmit_enable_tw, allowing the transmission of new control symbols and packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '8', 'While in the ASYM_XMIT_IDLE state, if the Port_initialization state is not in the SILENT state, and asym_mode is asserted, and xmit_width = 2X (indicating the port is currently transmitting in 2X mode), the TRANSMIT_WIDTH STATE MACHINE shall transition to the 2X_MODE_XMT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '9', 'While in the ASYM_XMIT_IDLE state, if the Port_initialization state is not in the SILENT state, and asym_mode is asserted, and xmit_width  does not =  2X (indicating the port is not currently transmitting in 2X mode), the TRANSMIT_WIDTH STATE MACHINE shall transition to the NX_MODE_XMT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '10', 'While in the 2X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert the xmt_width_tmr_en, returning the counter to its default value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '11', 'While in the 2X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert lanes02_drvr_oe, 4_lanes_drve_oe, 8_lanes_drvr_oe, and 16_lanes_drvr_oe signals.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '12', 'While in the 2X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall set the xmt_width signal to "2x", indicating the port is currently transmitting in 2X mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '13', 'While in the 2X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall set transmit_sc_sequences to 4 (transmitting four status/control word sequences with the expected minimum separation).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '14', 'While in the 2X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert xmt_sc_seq, turning off the requirement to send 1 SC sequence every 256 code words.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '15', 'While in the 2X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall assert transmit_enable_tw, allowing the transmission of control symbols and packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '16', 'While in the NX_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert the xmt_width_tmr_en, returning the counter to its default value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '17', 'While in the NX_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert the lanes01_drvr_oe, lanes02_drvr_oe signals.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '18', 'While in the NX_MODE_XMT state, if max_width = "4x", the TRANSMIT_WIDTH STATE MACHINE shall deassert the 8_lanes_drvr_oe and 16_lanes_drvr_oe signals, and set the xmt_width to "4X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '19', 'While in the NX_MODE_XMT state, if max_width = "8x", the TRANSMIT_WIDTH STATE MACHINE shall deassert the 4_lanes_drvr_oe and 16_lanes_drvr_oe signals, and set the xmt_width to "8X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '20', 'While in the NX_MODE_XMT state, if max_width = "16x", the TRANSMIT_WIDTH STATE MACHINE shall deassert the 4_lanes_drvr_oe and 8_lanes_drvr_oe signals, and set the xmt_width to "16X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '21', 'While in the NX_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall set transmit_sc_sequences to 4 (transmitting four status/control word sequences with the expected minimum separation).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '22', 'While in the NX_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert xmt_sc_seq, turning off the requirement to send 1 SC sequence every 256 code words.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '23', 'While in the NX_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall assert transmit_enable_tw, allowing the transmission of control symbols and packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '24', 'While in the 1X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert the xmt_width_tmr_en, returning the counter to its default value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '25', 'While in the 1X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert the lanes01_drvr_oe, lanes02_drvr_oe, 4_lanes_drve_oe, 8_lanes_drvr_oe, and 16_lanes_drvr_oe signals.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '26', 'While in the 1X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall set the xmt_width signal to "1x".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '27', 'While in the 1X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall set transmit_sc_sequences to 4 (transmitting four status/control word sequences with the expected minimum separation).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '28', 'While in the 1X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall deassert xmt_sc_seq, turning off the requirement to send 1 SC sequence every 256 code words.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '29', 'While in the 1X_MODE_XMT state, the TRANSMIT_WIDTH STATE MACHINE shall assert transmit_enable_tw, allowing the transmission of control symbols and packets.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '30', 'While in any NX_MODE_XMT state, where N might be 1,2,4,8, or 16, if the TRANSMIT_WIDTH STATE MACHINE receives a Nx_mode_xmt_cmd where N  matches the current xmt_width, and  the Port_initialization state is not in the SILENT state, asym_mode is asserted, and xmt_width_grnt is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the Nx_MODE_XMT_ACK state (i.e if the FSM is in the 1X_MODE_XMT state it will transition to 1X_MODE_XMT_ACK, in 2X_MODE_XMT_STATE it will transition to 2X_MODE_XMT state, etc).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '31', 'While in any NX_MODE_XMT_ACK state, where k might be 1,2,4,8, or 16, the TRANSMIT_WIDTH STATE MACHINE shall set the rcv_width_link_cmd to "hold", to be placed into the Receive width command field of Status/Control codewords transmitted by the port.  The TRANSMIT_WIDTH STATE MACHINE shall also assert xmt_port_cmd_ack to '1', and if the Port_initialization state is not in the SILENT state, transition to the Nx_MODE_XMT state, where N matches the current xmt_width setting.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '32', 'While in any NX_MODE_XMT state, where k might be 1,2,4,8, or 16, if the TRANSMIT_WIDTH STATE MACHINE receives a Nx_mode_xmt_cmd where N  does not match the current xmt_width, and a xmt_width_grnt, and the Port_initialization state is not in the SILENT state, asym_mode is asserted,  the TRANSMIT_WIDTH STATE MACHINE shall transmission to the SEEK_NX_MODE_XMT  state (i.e if the FSM is in the 1X_MODE_XMT state it will transition to SEEK_1X_MODE_XMT, in 2X_MODE_XMT_STATE it will transition to SEEK_2X_MODE_XMT state, etc).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '33', 'In any SEEK_NX_MODE_XMT state (N=1,2,4,8, or 16), the TRANSMIT_WIDTH STATE MACHINE shall assert xmt_sc_seq and xmt_width_tmr_en, and set the prev_xmt_width = xmt_width.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '34', 'In SEEK_1X_MODE_XMT, the TRANSMIT_WIDTH STATE MACHINE shall assert lane0_drvr_oe.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '35', 'In SEEK_2X_MODE_XMT, the TRANSMIT_WIDTH STATE MACHINE shall assert lanes01_drvr_oe to 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '36', 'In SEEK_4X_MODE_XMT, the TRANSMIT_WIDTH STATE MACHINE shall assert 4_lanes_drvr_oe.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '37', 'In SEEK_8X_MODE_XMT, the TRANSMIT_WIDTH STATE MACHINE shall assert 8_lanes_drvr_oe.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '38', 'In SEEK_16X_MODE_XMT, the TRANSMIT_WIDTH STATE MACHINE shall assert 16_lanes_drvr_oe.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '39', 'In any SEEK_NX_MODE_XMT state (N = 1,2,4,8, or 16), if the xmt_width_tmr_done signal is asserted (indicating that the timer has been running for 250 +/- 85us), and from_sc_rcv_lanes_ready is less than N (indicating the last received status/control symbol from the link partner indicated < N lanes ready), and the Port_initialization state is not in the SILENT state, and asym_mode is asserted,  the TRANSMIT_WIDTH STATE MACHINE shall transition to the SEED_Nx_MODE_XMT3 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '40', 'In any SEEK_NX_MODE_XMT state (N = 1,2,4,8, or 16), if the from_sc_rcv_lanes_ready is greater than or equal to N (indicating the last received status/control symbol from the link partner indicated >= N lanes ready), and the Port_initialization state is not in the SILENT state, and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the SEED_Nx_MODE_XMT1 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '41', 'In any SEED_Nx_MODE_XMT1 state (N=1,2,4,8, or 16), the TRANSMIT_WIDTH STATE MACHINE shall deassert the transmit_enable_tw signal, allowing the port to finish transmitting current packets and control symbols but not permitting new ones to begin.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '42', 'In any SEED_Nx_MODE_XMT1 state (N=1,2,4,8, or 16), if xmt_width_tmr_done is asserted and xmiting_idle is not asserted (indicating the port was not able to finish ongoing symbol and packet transmission and convert to idle traffic in 250 +/1 85us), and the Port_initialization state is not in the SILENT state, and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the SEEK_NX_MODE_XMT3 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '43', 'In any  SEED_Nx_MODE_XMT1 state (N=1,2,4,8, or 16), if xmting_idle is asserted and the Port_initialization state is not in the SILENT state, and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the  SEEK_NX_MODE_XMT2 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '44', 'In the SEEK_1X_MODE_XMT2 state, the TRANSMIT_WIDTH STATE MACHINE shall set the xmt_width to "1X" and the rcv_width_link_cmd to "1X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '45', 'In the SEEK_2X_MODE_XMT2 state, the TRANSMIT_WIDTH STATE MACHINE shall set the xmt_width to "2X" and the rcv_width_link_cmd to "2X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '46', 'In the SEEK_4X_MODE_XMT2 state, the TRANSMIT_WIDTH STATE MACHINE shall set the xmt_width to "4X" and the rcv_width_link_cmd to "4X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '47', 'In the SEEK_8X_MODE_XMT2 state, the TRANSMIT_WIDTH STATE MACHINE shall set the xmt_width to "8X" and the rcv_width_link_cmd to "8X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '48', 'In the SEEK_16X_MODE_XMT2 state, the TRANSMIT_WIDTH STATE MACHINE shall set the xmt_width to "16X" and the rcv_width_link_cmd to "16X".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '49', 'In any SEEK_NX_MODE_XMT2 mode (N=1,2,4,8, or 16), if xmt_width_tmr_done is asserted and the Port_initialization state is not in the SILENT state, and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the ASYM_XMT_EXIT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '50', 'In any SEEK_NX_MODE_XMT2 mode (N=1,2,4,8, or 16), if xmt_width_tmr_done is not asserted and from_sc_rcv_width_link_cmd_nack is asserted, and from_sc_rcv_width = xmt_width, and the Port_initialization state is not in the SILENT state,  and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the SEEK_NX_MODE_XMT3 state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '51', 'In any SEEK_NX_MODE_XMT2 mode (N=1,2,4,8, or 16), if xmt_width_tmr_done is not asserted and from_sc_rcv_width_link_cmd_ack is asserted, and from_sc_rcv_width = xmt_width, and the Port_initialization state is not in the SILENT state, and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the NX_MODE_XMT_ACK state (the port width change has succeeded, if the transmitted ack is received properly by the link partner).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '52', 'In SEEK_1X_MODE_XMT3 state, the TMSW shall deassert  lane0_drvr_oe and set the xmt_width to the prev_xmt_width, and if the Port_initialization state is not in the SILENT state, and asym_mode is asserted, shall transition to the XMT_WIDTH_NACK state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '53', 'In SEEK_2X_MODE_XMT3 state, the TMSW shall deassert  lanes01_drvr_oe and set the xmt_width to the prev_xmt_width, and if the Port_initialization state is not in the SILENT state, and asym_mode is asserted, shall transition to the XMT_WIDTH_NACK state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '54', 'In SEEK_4X_MODE_XMT3 state, the TMSW shall deassert  4_lanes_drvr_oe  and set the xmt_width to the prev_xmt_width, and if the Port_initialization state is not in the SILENT state, and asym_mode is asserted, shall transition to the XMT_WIDTH_NACK state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '55', 'In SEEK_8X_MODE_XMT3 state, the TMSW shall deassert  8_lanes_drvr_oe  and set the xmt_width to the prev_xmt_width, and if the Port_initialization state is not in the SILENT state, and asym_mode is asserted, shall transition to the XMT_WIDTH_NACK state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '56', 'In SEEK_16X_MODE_XMT3 state, the TMSW shall deassert  16_lanes_drvr_oe  and set the xmt_width to the prev_xmt_width, and if the Port_initialization state is not in the SILENT state, and asym_mode is asserted, shall transition to the XMT_WIDTH_NACK state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '57', 'In XMT_WIDTH_NACK, the TMSW shall set the rcv_width_link_cmd to "hold", deassert xmt_sc_seq, and assert xmt_width_port_cmd_nack (the port width change has failed).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '58', 'In XMT_WIDTH_NACK, if the xmt_width is "1X", and the Port_initialization state is not in the SILENT state,  and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the 1X_MODE_XMT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '59', 'In XMT_WIDTH_NACK, if the xmt_width is "2X", and the Port_initialization state is not in the SILENT state,  and asym_mode is asserted,  the TRANSMIT_WIDTH STATE MACHINE shall transition to the 2X_MODE_XMT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine', 'REQUIREMENT', '60', 'In XMT_WIDTH_NACK, if the xmt_width is "4X", "8X", or "16X", and  the Port_initialization state is not in the SILENT state, and asym_mode is asserted, the TRANSMIT_WIDTH STATE MACHINE shall transition to the NX_MODE_XMT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10 Receive Width State Machines', 'REQUIREMENT', '1', 'Receive_Widthstate machine handles the receive width command if it is executable.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10 Receive Width State Machines', 'REQUIREMENT', '2', 'Receive_Width_Cmd state machine handles the command if it is not executable and handles the final stages of the command/acknowledgement protocol for all receive width link commands.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine', 'REQUIREMENT', '1', 'Receive_Width_Cmd state machine checks each receive width link command received by a port for executability.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine', 'REQUIREMENT', '2', 'When a port's Port_Initialization state machine is in the SILENT state, the Receive_Width_Cmd state machine will move to RCV_WIDTH_CMD3 state and then to RCV_WIDTH_CMD_IDLE'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine', 'REQUIREMENT', '3', 'When the Receive_Width_Cmd state machine is in RCV_WIDTH_CMD_IDLE, the received receive width link command is monitored and is evaluated when the value is other than "hold".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine', 'REQUIREMENT', '4', 'If the received receive width link command received is executable, the Receive_Width state machine  executes the command and provides either ACK or NACK and the Receive_Width_Cmd state machine will move from RCV_WIDTH_CMD_IDLE to RCV_WIDTH_CMD2.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine', 'REQUIREMENT', '5', 'If the received receive width link command received is not executable because  port is not in asymmetric mode or the requested width is not enabled, Receive_Width_Cmd state machine will move to RCV_WIDTH_CMD1 and rcv_width_link_cmd_nack is set'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine', 'REQUIREMENT', '6', 'Receive_Width_Cmd state machine will move from RCV_WIDTH_CMD1 to RCV_WIDTH_CMD2 and will remain there till the received receive width link command is set to the value "hold".'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine', 'REQUIREMENT', '7', 'When the received receive width link command has the value of "hold", Receive_Width_Cmd state machine will move from RCV_WIDTH_CMD2 to RCV_WIDTH_CMD3 and will deassert the rcv_width_link_cmd_ack, rcv_width_link_cmd_nack.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '1', 'If an input port detects an invalid codeword in an IDLE3 sequence when receive_enable is asserted and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input error-stopped recovery process specified in Section 6.13.2.6,  Input Error-Stopped Recovery Process.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '2', 'If an input port detects an invalid codeword in an IDLE3 sequence when receive_enable is asserted and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input error-stopped recovery process specified in Section 6.13.2.6, Input Error-Stopped Recovery Process.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '3', 'If an input port detects that after lane alignment is achieved, a column that contains a control codeword, but is not all control codewords, is received  in an IDLE3 sequence when receive_enable is asserted and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input error-stopped recovery process specified in Section 6.13.2.6, Input Error-Stopped Recovery Process.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '4', 'If an input port detects that after lane alignment is achieved, a column that contains a control codeword, but is not all the same control codeword type, is received  in an IDLE3 sequence when receive_enable is asserted and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input error-stopped recovery process specified in Section 6.13.2.6, Input Error-Stopped Recovery Process.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '5', 'If an input port detects a column that contains a data codeword, but is not all data codewords, in an IDLE3 sequence when receive_enable is asserted and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input error-stopped recovery process specified in Section 6.13.2.6,  Input Error-Stopped Recovery Process.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors', 'REQUIREMENT', '6', 'If an input port detects a column that contains an incomplete or otherwise corrupted Ordered Sequence in an IDLE3 sequence when receive_enable is asserted and the port is not in the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state, the port shall immediately enter the Input Error-stopped state and follow the Input error-stopped recovery process specified in Section 6.13.2.6, Input Error-Stopped Recovery Process.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '1', 'A Time Stamp Generator (TSG) shall be implemented as a 64 bit nanosecond granularity counter.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '2', 'The least significant 32 bits of the TSG shall be stored in the Timestamp Generator LSW CSR'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '3', 'The most significant 32 bits of the TSG shall be stored in the Timestamp Generator MSW CSR'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '4', 'The TSG counter shall be incremented regularly using a clock which is a multiple of the clock that drives the TSG counter.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '5', 'A processing element which supports TSG must support time synchronization with other PE by use of control symbols or maintenance reads and writes.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '6', 'A processing element which supports timestamp slave mode must suport the reception of loop timing request and timestamp sequence  control signals.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '7', 'A processing element which supports timestamp slave mode must suport the transmission of loop response control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '8', 'A processing element which supports timestamp master mode must support the transmission of loop timing request and timestamp sequence control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol', 'REQUIREMENT', '9', 'A processing element which supports timestamp master mode must support the reception of Loop Response control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '1', 'A processing element which supports timestamp master mode must support the reception of Loop Response control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '2', 'When operating with Control Symbol 24, if the processing element supports the setting of TSG by control symbol, a sequence of 8 Control Symbol 24 timestamp control symbols shall be used as shown in Part 6, section 6.5.3.1, table 6-3.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '3', 'When operating with Control Symbol 48, if the processing element supports the setting of TSG by control symbol, a sequence of 8 Control Symbol 48 timestamp control symbols shall be used as shown in Part 6, section 6.5.3.1, table 6-4.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator', 'REQUIREMENT', '4', 'When operating with Control Symbol 64, if the processing element supports the setting of TSG by control symbol, a sequence of 4 Control Symbol 64 timestamp control symbols shall be used as shown in Part 6, section 6.5.3.1, table 6-5.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '1', 'When links are operating with Control Symbol 24 or Control Symbol 48, a loop-response shall consist of a single Timestamp control symbol transmitted in response to a loop-timing request (Section 3.5.6.3).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '2', 'When links are operating with Control Symbol 64, a loop-response shall consist of a single Control Symbol 64 Loop-Response control symbol format defined in Section 3.4.8.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '3', 'When a loop-response is received while a loop-timing request is outstanding, the current value of the Timestamp Generator shall be captured in the Port n Timestamp 1 MSW CSRs and Port n Timestamp 1 LSW CSRs, and the delay value of the loop-response control symbol shall be captured in teh Port n Timestamp Synchronization Status CSRs.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '4', 'A processing element shall support receiving a loop-response when the Timestamp Master Supported bit of the Timestamp CAR is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay', 'REQUIREMENT', '5', 'A processing element shall support transmitting a loop-response when the Timestamp Slave Supported bit of the Timestamp CAR is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'Recommendation', '1', 'The value chosen for the MECS Tick Interval CSR should be an exact multiple of the clock period for the Timestamp Generator in order to minimize transmission jitter.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation', 'REQUIREMENT', '2', 'If the Timestamp Generator timestamp value is equal to or greater than the MECS Next Timestamp value, the MECS Master shall Transmit an (S)MECS and increment the (S)MECS Next Timestamp timestamp value by the value of the MECS Tick Interval CSR Tick Interval field.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '1', 'Once the registers have been programmed, reception of an MECS shall cause the following two actions to be performed by an MECS Slave: The timestamp value contained in the MECS Next Timestamp MSW CSR and MECS Next Timestamp LSW CSR is used to update the Timestamp Generator MSW CSR and Timestamp Generator LSW CSR, and the tick interval found in the MECS Tick Interval CSR shall be added to the timestamp value found in the MECS Next Timestamp MSW CSR and MECS Next Timestamp LSW CSR, and written to the MECS Next Timestamp MSW CSR and MECS Next Timestamp LSW CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '2', 'The rules for updating time described in section 6.5.3.5.1, <quote> Setting and Reading a Timestamp Generator <quote> shall be followed to prevent time from going backwards.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation', 'REQUIREMENT', '3', 'The tick interval found in the MECS Tick Interval CSR shall be added to the timestamp value found in the MECS Next Timestamp MSW CSR and MECS Next Timestamp LSW CSR, and written to the MECS Next Timestamp MSW CSR and MECS Next Timestamp LSW CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.5 Register Map - I', 'Recommendation', '1', 'Table 7-4 defines the register maps that may be used for devices which only support IDLE1 or IDLE2 operation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.5 Register Map - I', 'REQUIREMENT', '2', 'An <quote> X <quote> in a column indicates that the register shall be implemented for the indicated Extended Feataures Block ID.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.5 Register Map - I', 'REQUIREMENT', '3', 'An <quote> O <quote> in a column indicates that the register may optionally be implemented for the indicated Extended Feataures Block ID.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map - II', 'REQUIREMENT', '1', 'Table 7-5 defines the register maps that shall be used for devices which support IDLE3 operation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map - II', 'Recommendation', '2', 'These register maps may be used for devices which only support IDLE1 and/or IDLE2 operation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map - II', 'REQUIREMENT', '3', 'An <quote> X <quote> in a column indicates that the register shall be implemented for the indicated Extended Feataures Block ID.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map - II', 'REQUIREMENT', '4', 'An <quote> O <quote> in a column indicates that the register may optionally be implemented for the indicated Extended Feataures Block ID.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.8 Port n Initialization Status CSRs (RM-I Block Offsets 0x4C, 6C, ... , 22C) (RM-II Block Offsets 0x4C, 8C, ... , 40C)', 'REQUIREMENT', '1', 'Implementation of these registers shall be optional.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)', 'REQUIREMENT', '1', 'A read to this register returns the local ackID status for the output side of the port at the time the read was initiated, and before a maintenance response, if any, was generated.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)', 'REQUIREMENT', '2', 'A read to this register returns the local ackID status for the output side of the port at the time the read was initiated, and before a maintenance response, if any, was generated.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)', 'REQUIREMENT', '3', 'Writing 0b1 to this bit causes all outstanding unacknowledged packets to be discarded.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)', 'REQUIREMENT', '4', 'This bit is alwasy logic 0 when read.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)', 'REQUIREMENT', '5', 'Next expected acknowledge control symbol ackID field that indicates the ackID value expected in the next received acknowledge control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.12 Port n Outbound ackID CSRs (RM-II Block Offsets 0x60, 0xA0, ... , 0x420)', 'REQUIREMENT', '6', 'Software writing this value can force retransmission of outstanding unacknowledged packets in order to manually implement error recovery.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.13 Port n Inbound ackID CSRs (RM-II Block Offsets 0x64, 0xA4, ... , 0x424)', 'REQUIREMENT', '1', 'These registers are required for devices that support Control Symbol 64.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.13 Port n Inbound ackID CSRs (RM-II Block Offsets 0x64, 0xA4, ... , 0x424)', 'REQUIREMENT', '2', 'A read to these registers returns the local inbound ackID status for the input side of the Control Symbol 64 at the time the read was initiated.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '1', 'All bits and bit fields in this register shall be as defined in Table 7-20.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '2', 'Unless otherwise specified, the bits and bit fields in this register shall be read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '3', 'Unless otherwise specified, the bits and bit fields in this register shall be read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '4', '<quote> Asymmetric modes supported <quote> This field is read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '5', '<quote> Transmit width status <quote> This field is read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '6', '<quote> Receive width status <quote> This field is read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.14 Port n Power Management CSRs (RM-II Block Offsets 0x68, A8, ... , 428)', 'REQUIREMENT', '7', '<quote> Status of Link Partner Transmit Width Change <quote> This field is read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.15 Port n Latency Optimization CSRs (RM-II Block Offset 0x6C, AC, ... , 42C)', 'REQUIREMENT', '1', '<quote> TX AckID_Status in PNA Supported <quote> This bit shall be read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '1', 'All bit fields in this register shall be as defined in Table 7-23.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '2', 'Unless otherwise specified, the bits and bit fields in this register shall be readable and writeable.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '3', 'The Maximum Period for this timeout is 62.5 milliseconds, +/- 34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.17 Port n Link Timers Control 2 CSRs (RM-II Block Offsets 0x74, 0xB4, ... , 0x434)', 'REQUIREMENT', '4', 'A value of 0 shall disable this timer.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '1', 'All bit fields in this register shall be as defined in Table 7-24.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '2', 'Controls the length of time allowed for a Transmit Width Command change to complete.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '3', 'The Maximum Period for this timeout is 250 microseconds, +/- 34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '4', 'Controls the length of time allowed for a Receive Width Command change to complete.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '5', 'The Maximum Period for transmission is 125 microseconds, +/- 34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '6', 'Controls the length of time between Keep-alive Transmission Periods for lanes that are not in use when a port is operating in asymmetric mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '7', 'The Maximum Period for this timeout is 10 seconds, +/-34%.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.18 Port n Link Timers Control 3 CSRs (RM-II Block Offsets 0x78, 0xB8, ... , 0x438)', 'REQUIREMENT', '8', 'When the timeout is disabled, no Keep-Alive transmissions are performed.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '1', 'If the Timestamp Generation Extension Block is implemented (implementation is optional), all implementations shall contain the following general registers : Timestamp Generation Block Header, Timestamp CAR, Timestamp Generator Status CSR, Timestamp Generator MSW CSR, and Timestamp Generator LSW CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '2', 'If the Timestamp Generation Extension Block is implemented (implementation is optional), and the MECS Master Supported or MECS Slave Supported is set in the Timestamp CAR, the following additional registers shall be implemented: MECS Tick Interval CSR, MECS Next Timestamp MSW CSR, and MECS Next Timestamp LSW CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '3', 'If the Timestamp Generation Extension Block is implemented (implementation is optional), and the Timestamp Slave Supported  bit is set in the Timestamp CSR, the following additional registers shall be implemented: Port n Timestamp Generator synchronization CSR, where n = 0 to 15.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9 Timestamp Generation Extension Block', 'REQUIREMENT', '4', 'If the Timestamp Generation Extension Block is implemented (implementation is optional), and the Timestamp Master Supported  bit is set in the Timestamp CSR, the following additional registers shall be implemented: Port n Timestamp 0 MSW CSR, Port n Timestamp 0 LSW CSR, Port n Timestamp 1 MSW CSR, Port n Timestamp 1 LSW CSR, Port n Timestamp Generator Synchronization CSR, Port n Auto Update Counter CSR, Port N Timestamp Synchronization Command CSR, Port n Timestamp Synchronization Status CSR, Port n Timestamp Offset CSR, where n = 0 to 15.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.1 Timestamp Generation Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'The use and meaning for the bits and bit fields of the register shall be as specified in Table 7.38'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.1 Timestamp Generation Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '2', 'The Timestamp Generation Extension Block Header register shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.1 Timestamp Generation Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '3', 'The EF_PTR field shall point to the next block in the extended features data structure, if one exists.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.1 Timestamp Generation Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '4', 'The EF_ID field shall be hardwired to 0x000F, indicating this is the Timestamp Generation Extension Block'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.39'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '2', 'The Timestamp CAR shall be read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '3', 'The Timestamp Slave Supported field shall be set to one on reset if the device supports operation as a timestamp slave.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '4', 'The Timestamp Master Supported field shall be set to one on reset if the device supports operation as a timestamp master.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '5', 'The Common Clock Frequency field shall be set to one if it supports the use of a common clock frequency as its link partners.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '6', 'The MECS Slave Supported field shall be set to one if the device supports the reception of Multicast Event Control Symbols for time updates.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '7', 'The MECS Master Supported field shall be set to one if the device supports the generation and transmission of multicast event control symbols for time updates.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.2 Timestamp CAR (Block Offset 0x04)', 'REQUIREMENT', '8', 'The SMECS Support field shall be set to one if either MECS Master Support or MECS Slave Support is one, and the device supports the transmission and reception of secondary multicast event control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.40'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '2', 'The Timestamp Generator Clock Locked field shall be set to one if the timestamp generator is operating from a good clock source.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '3', 'The Timestamp Generator Common Clock field shall be implemented only if the Timestamp CAR Common Clock Frequency Support bit field is set to 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '4', 'The Timestamp Generator Common Clock field shall be set to one if the timestamp generator is operating with a common clock frequency.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '5', 'The Timestamp Generator Common Clock field shall be set to one if the timestamp generator is operating with a common clock frequency.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '6', 'The Timestamp Generator Stopped field shall be set to one if the timestamp generator counter has stopped advancing because it is being set to an earlier time..'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '7', 'The Timestamp Generator Was Stopped field shall be set to one if the timestamp generator was temporarily stopped at least once since this last bit was cleared.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.3 Timestamp Generator Status CSR (Block Offset 0x08)', 'REQUIREMENT', '8', 'The Timestamp Generator Was Stopped field shall be set to one if the timestamp generator was temporarily stopped at least once since this last bit was cleared.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.41'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '2', 'The MECS Time Synchronization shall be 1 if the device is operating in Master mode, and shall be 0 in slave mode.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '3', 'If the Timestamp CAR MCES Slave Supported and MECS Master supported bits are both set, the MECS Time synchronization bit shall be implemented as read / write; if not the field shall be implemented as read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '4', 'If the TimestampCAR SMECS bit is set to one, the SMECS field shall be read write, where a setting of one indicates that the device uses SMECS, and a setting of zero indicating the device uses MECS.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '5', 'If the TimestampCAR SMECS bit is set to zero, the SMECS field shall be read only and set to zero, indicating that the device uses MECS.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '6', 'If the SMECS selection field is asserted, the Lost TSG Sync Error Threshold shall track the number of SMECS received'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '7', 'If the SMECS selection field is not asserted, the Lost TSG Sync Error Threshold shall track the number of MECS received'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '8', 'If the Lost TSG Sync Error Threshold is set to zero, the threshold shall be disabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '9', 'If the Lost TSG Sync Error Threshold is set to one, two, or three,that many missing MECS or SMECS (per the SMECS selection field) shall cause the timestamp generator to be declared out of sync.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '10', 'If the Lost Tick Error status shall be set if a missing MECS or SMECS (per the SMECS selection field) has been detected.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '11', 'Once asserted, the Lost Tick Error status will remain set until there is a reset or the field is written with a one.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '12', 'If the Lost Tick Error status shall be set if number of  missing MECS or SMECS (per the SMECS selection field) has been detected equaling or surpassing the threshold set in the Lost TSG Sync Error Threshold.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '13', 'Once asserted, the Lost TSG Sync Error status will remain set until there is a reset or the field is written with a one.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '14', 'If the device is a MECS slave, the Tick Interval field shall represent the interval in ns when the last SMECS or MECS (per the SMECS field) was received.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '15', 'If the device is a MECS  or SMECS master, the Tick Interval field shall represent the interval in ns between which MECS or SMECS shall be transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.4 MECS Tick Interval CSR (Block Offset 0x10)', 'REQUIREMENT', '16', 'If the Tick Interval field is set to 0 (S)MECS transmission and timestamp synchronization is disabled.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.42'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)', 'REQUIREMENT', '2', 'For a (S)MECS slave, this register shall contain the most significant 32 bits of the timestamp received from the (S)MECS masterin the last received (S)MECS'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.5 MECS Next Timestamp MSW CSR (Block Offset 0x18)', 'REQUIREMENT', '3', 'For a (S)MECS master, this register shall contain the most significant 32 bits of the time upon which the next (S)MECS shall be transmitted, compared to the timstamp generator value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.43'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)', 'REQUIREMENT', '2', 'For a (S)MECS slave, this register shall contain the most significant 32 bits of the timestamp received from the (S)MECS masterin the last received (S)MECS'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.6 MECS Next Timestamp LSW CSR (Block Offset 0x1C)', 'REQUIREMENT', '3', 'For a (S)MECS master, this register shall contain the most significant 32 bits of the time upon which the next (S)MECS shall be transmitted, compared to the timstamp generator value.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.7 Timestamp Generator MSW CSR (Block Offset 0x034)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.44'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.7 Timestamp Generator MSW CSR (Block Offset 0x034)', 'REQUIREMENT', '2', 'The MSW Bits field of the Timestamp Generator CSR shall contain the most significant 32-bits of the timestamp generator.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.8 Timestamp Generator LSW CSR (Block Offset 0x038)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.45'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.8 Timestamp Generator LSW CSR (Block Offset 0x038)', 'REQUIREMENT', '2', 'The LSW Bits field of the Timestamp Generator CSR shall contain the least significant 32-bits of the timestamp generator.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.46'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)', 'REQUIREMENT', '2', 'A Port n Timestamp 0 MSW CSR shall be implemented for each port, if the device supports the timestamp extension.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)', 'REQUIREMENT', '3', 'A Port n Timestamp 0 MSW CSR shall contain the most significant 32 bits captured from the timestamp generator CSR when a Loop Timing Request control symbol is transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)', 'REQUIREMENT', '4', 'The size and positions of the bit fields for this register shall be as specified in Table 7.47'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)', 'REQUIREMENT', '5', 'A Port n Timestamp 0 LSW CSR shall be implemented for each port, if the device supports the timestamp extension.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.9 Port n Timestamp 0 MSW CSRs (Block Offsets 0x44, 0x84, ..., 0x404)', 'REQUIREMENT', '6', 'A Port n Timestamp 0 LSW CSR shall contain the least significant 32 bits captured from the timestamp generator CSR when a Loop Timing Request control symbol is transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.48'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)', 'REQUIREMENT', '2', 'A Port n Timestamp 0 MSW CSR shall be implemented for each port, if the device supports the timestamp extension.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)', 'REQUIREMENT', '3', 'A Port n Timestamp 0 MSW CSR shall contain the most significant 32 bits captured from the timestamp generator CSR when a Loop Response control symbol is received.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)', 'REQUIREMENT', '4', 'The size and positions of the bit fields for this register shall be as specified in Table 7.49'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)', 'REQUIREMENT', '5', 'A Port n Timestamp 1 LSW CSR shall be implemented for each port, if the device supports the timestamp extension.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.10 Port n Timestamp 0 LSW CSRs (Block Offsets 0x48, 0x88, ..., 0x408)', 'REQUIREMENT', '6', 'A Port n Timestamp 1 LSW CSR shall contain the least significant 32 bits captured from the timestamp generator CSR when a Loop Response control symbol is received.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '1', 'The size and positions of the bit fields for this register shall be as specified in Table 7.50'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '2', 'A Port n Timestamp Generator Synchronization CSR shall be implemented for each port, if the device supports the timestamp extension.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '3', 'The Accept Timestamps field, Port Operating mode field, Tx has Lower Latency field, and Assymmetry field shall be implemented if the device is a time slave or master.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '4', 'The Port Operating mode field, Tx has Lower Latency field, and assymmetry field shall be implemented only if the device is a time slave.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '5', 'The Disable Clock Compensation Sequence  field shall be implemented if the device supports the use of a common clock frequency.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '6', 'If asserted, the  Accept Timestamps field shall indicate that the device can accept timestamp control symbols from a link partner.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '7', 'If asserted, the  Disable Clock Compensation Sequence field will disable the transmission of clock compensation sequences.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '8', 'The port operating mode field shall indicate whether the port has master and slave functionality disabled, has time slave functionality enabled, or has master functionality enabled.  A setting enabling both master and slave mode is not permitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '9', 'The Tx Has Lower Latency field  shall indicate, when asserted that the transmit side of the port has a higher latency than received; if deasserted it shall indicate the receive has lower latency than the transmit.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.13 Port n Timestamp Generator Synchronization CSRs (Block Offsets 0x60, 0xA0, ..., 0x420)', 'REQUIREMENT', '10', 'The Asymmetry field shall indicate the latency difference, in nanoseconds, between the transmit and receive control paths for the port.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)', 'REQUIREMENT', '1', 'The Port n Auto Update Counter CSR shall have field sizes and positions as defined in table 7-51.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)', 'REQUIREMENT', '2', 'A Port n Auto Update Counter CSR shall be implemented for each port in a device supporting the timestamp extended feature which is a time master.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)', 'REQUIREMENT', '3', 'The Update Period Field shall specify, in units of 1024ns, how often a timestamp generator master updates the link parners timestamp generation.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.14 Port n Auto Update Counter CSRs (Block Offsets 0x64, 0xA4, ..., 0x424)', 'REQUIREMENT', '4', 'Setting the Update Period Field to 0 shall disable the periodic timestamp updates.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '1', 'The Port n Auto Update Counter CSR shall have field sizes and positions as defined in table 7-52.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '2', 'A Port n Auto Update Counter CSR shall be implemented for each port in a device supporting the timestamp extended feature which is a time master.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '3', 'When the Send Zero Timestamp field is written with a 1 and the Port Operating Mode  is set to Master Enabled, the port shall transmit a sequence of Timestamp Control Symbols with a value of 0 for all timestamp generator bits.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '4', 'When the Send Timestamp field is written with a 1 and the Port Operating Mode  is set to Master Enabled, the port shall transmit a sequence of Timestamp Control Symbols with a value of the cirrent timestamp generator plus the Port n Timestamp Offset CSR.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.15 Port n Timestamp Synchronization Command CSRs (Block Offsets 0x68, 0xA8, ..., 0x428)', 'REQUIREMENT', '5', 'The Command field shall be set to the contents of the Cmd field of the Timing control symbol to send to the link partner to command it to Send a multicast event symbol, send a secondary multicast event control symbol, or send a loop timing request control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)', 'REQUIREMENT', '1', 'The Port n Synchronization Status CSR shall have field sizes and positions as defined in table 7-53.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)', 'REQUIREMENT', '2', 'If the Port n Timestamp Synchronization status command field is written with a value that requires a loop-response, the Response Valid field shall indicate, if asserted, that the response has been received and the fields were valid.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)', 'REQUIREMENT', '3', 'If the Port n Timestamp Synchronization status command field is written with a value that requires a loop-response, the Response Valid field shall indicate, if asserted, that the response has been received and the fields were valid.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)', 'REQUIREMENT', '4', 'If the Port n Timestamp Synchronization status command field is written with a value that does not require a loop-response, the Response Valid field shall indicate, if asserted, that the request has been transmitted.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.16 Port n Timestamp Synchronization Status CSRs (Block Offsets 0x6C, 0xAC, ..., 0x42C)', 'REQUIREMENT', '5', 'If a loop-timing request was transmitted and the response valid field is set, the Delay field shall contain the contents of the delay field of the link response control symbol.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.17 Port n Timestamp Offset CSRs (Block Offsets 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '1', 'The Port n Timestamp Offset CSR shall have field sizes and positions as defined in table 7-54.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.9.17 Port n Timestamp Offset CSRs (Block Offsets 0x70, 0xB0, ..., 0x430)', 'REQUIREMENT', '2', 'Setting the offset field to a non-zero value shall add that number of nanoseconds to the timestamp generator value when sending a sequence of timestamp control symbols.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10 Miscellaneous Physical Layer Extension Block', 'REQUIREMENT', '1', 'The <quote>SAL<quote> column in Table 7-55 indicates which registers shall be implemented when the <quote> SAL Support <quote> bit is 1.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.1 Miscellaneous Physical Layer Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-56.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.1 Miscellaneous Physical Layer Extension Block Header (Block Offset 0x0)', 'REQUIREMENT', '2', 'The register is read-only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.2 Miscellaneous Physical Layer CAR (Block Offset 0x04)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-57.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.2 Miscellaneous Physical Layer CAR (Block Offset 0x04)', 'REQUIREMENT', '2', 'The bit fields in this register are read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-58.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '2', 'The bit fields in this register are read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '3', 'When non-zero, decremented each time the port initialization state machine enters the SILENT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '4', 'When written with 1, causes the port initialization state machine to enter the SILENT state.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.3 Port n Reinit Control CSR (Block Offset 0x40, 0x80, 0xC0,..., 0x440)', 'REQUIREMENT', '5', 'Always reads as 0.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.4 Port n SAL Control and Status CSR (Block Offset 0x44, 0x84, 0xC4,..., 0x444)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-59.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.5 Port n SMECS Control CSR (Block Offset 0x48, 0x88, 0xC8,..., 0x448)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-60.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.5 Port n SMECS Control CSR (Block Offset 0x48, 0x88, 0xC8,..., 0x448)', 'REQUIREMENT', '2', 'The bit fields in this register are read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-61.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.6 Port n PRBS Control CSR (Block Offset 0x4C, 0x8C, 0xCC,..., 0x44C)', 'REQUIREMENT', '2', 'The bit fields in this register are read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-62.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.7 Port n PRBS Lane Control CSR (Block Offset 0x50, 0x90, 0xD0,..., 0x450)', 'REQUIREMENT', '2', 'The bit fields in this register are read/write.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-63.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.8 Port n PRBS Status 0 CSR (Block Offset 0x54, 0x94, 0xD4,..., 0x454)', 'REQUIREMENT', '2', 'The bit fields in this register are read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-64.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.9 Port n PRBS Status 1 CSR (Block Offset 0x58, 0x98, 0xD8,..., 0x458)', 'REQUIREMENT', '2', 'The bit fields in this register are read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)', 'REQUIREMENT', '1', 'The use and meaning of the bit fields of this register shall be as specified in Table 7-65.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.10.10 Port n PRBS Locked Time CSR (Block Offset 0x5C, 0x9C, 0xDC,..., 0x45C)', 'REQUIREMENT', '2', 'The bit fields in this register are read only.'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run', 'REQUIREMENT', '1', 'The specifications for the long-reach channel shall be the same as those specified for the 10GBASE-KR channel in Annex 69A of the IEEE Standard 802.3-2008[1](Part 5).'
'3.2', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE', 'Recommendation', '1', 'It is also recommended that the transmitter outputs should meet the requirements for <quote> Differential peak-to-peak output voltage (max.) with TX disabled <quote> as specified in Table 72-6 of IEEE 802.3-2008 [1] (Part 5).'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions', 'REQUIREMENT', '1', 'Because the removal or insertion of an FRU is not a correctable error, Hot Swap Extension events shall not contribute to the error reporting thresholds described in Chapter 1, Error Management Extensions, sections 1.2.2/1.2.3.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions', 'REQUIREMENT', '2', 'Because the removal or insertion of an FRU is not a correctable error, Hot Swap Extension events shall not cause any error information to be latched.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions', 'REQUIREMENT', '3', 'Because the removal or insertion of an FRU is not a correctable error, Hot Swap Extension events shall not cause the Port n Capture 0-4 CSRs to lock.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '1', 'The six registers starting witht the Port n Attributes Capture CSR, and the Port n FIFO Error Detect CSR, shall occupy the oldest unoccupied entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '2', 'The FIFO error capture function value for the Port n FIFO Error Detect CSR shall consist of all events detected since the last time the FIFO error capture function value occupied an entry in the FIFO.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '3', 'The FIFO error capture function value for the Port n Attributes Capture CSR shall be updated for every detected enabled event, and shall consist of attributes information for the detected enabled event.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '4', 'The FIFO error capture function value for the five registers starting with the Port n Capture 0 CSR shall be updated for every detected enabled event.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '5', 'The Capture Valid Info bit in the Port n Attributes Capture CSR shall be 1 when at least one FIFO entry is occupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '6', 'The Capture Valid Info bit in the Port n Attributes Capture CSR shall be 0 when all FIFO entries are unoccupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture', 'REQUIREMENT', '7', 'The value of other fields in the Port n Attributres Capture CSR, and the value of the Port n FIFO Error Detect CSR and the five registers starting with the Port n Capture 0 CSR, is undefined when all FIFO entries are unoccupied.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension', 'REQUIREMENT', '1', 'Devices which support Error Management/Hot Swap shall also set bit 3 (Input Port Enabled) of the IDLE3 Link-Response Port Status field if and only if the Port n Control CSRs <quote> Port Lockout <quote> is cleared.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension', 'REQUIREMENT', '2', 'Devices which support Error Management/Hot Swap shall also set bit 7 (Output Port Enabled) of the IDLE3 Link-Response Port Status field if and only if the Port n Control CSRs <quote> Port Lockout <quote> is cleared.'
'3.2', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension', 'REQUIREMENT', '3', 'Devices which support Error Management/Hot Swap shall set bit 9 (Output Port Enabled) of the IDLE3 Link-Response Port Status field if the Port n Error and Status CSRs <quote> Output Failed-Encountered <quote> bit is set, or if the Port n Error Detect CSRs <quote> Link Uninit Packet Discard Active <quote> bit is set, or if there is an implementation specific condition which forces continuous output port packet discard.'
