// Seed: 3791253953
module module_0 (
    output uwire   id_0,
    input  supply0 id_1
);
  uwire id_3 = 1;
  assign module_1.type_17 = 0;
  assign id_3 = 1'b0 ? 1 : 1;
endmodule
module module_1 (
    output logic id_0,
    output tri1 sample,
    input wand id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 module_1
);
  uwire   id_7;
  supply1 id_8;
  assign id_0 = 1 !== id_5;
  wire id_9;
  supply0 id_10 = 1 - id_9;
  module_0 modCall_1 (
      id_9,
      id_7
  );
  supply0 id_11 = 1;
  wire id_12 = 1;
  tri1 id_13;
  always_latch @(negedge 1) if (id_2) if (id_11) id_0 <= id_8 ^ 1;
  wire id_14;
  assign id_7 = 1'd0;
  wire id_15;
  assign id_9  = id_13 ? id_8 : id_5;
  assign id_11 = (id_10);
  final begin : LABEL_0
    deassign id_8;
  end
endmodule
