// Seed: 4111074376
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output id_6,
    output logic id_7,
    output logic id_8,
    input id_9,
    input logic id_10,
    output logic id_11,
    input logic id_12
);
  assign id_6 = id_10;
  logic id_13;
  type_23(
      1, ~id_0 & id_2, 1, 1'd0, 1
  ); type_24(
      1 && 1'b0, id_10
  );
  logic id_14;
endmodule
