
module asyn_64_1(aclr,data,rdclk,rdreq,wrclk,wrreq,q,rdempty);

  input  aclr;
  input  data;
  input  rdclk;
  input  rdreq;
  input  wrclk;
  input  wrreq;
  output q;
  output rdempty;
  tri0 aclr;


endmodule

