{"vcs1":{"timestamp_begin":1731904465.212376586, "rt":4.40, "ut":0.82, "st":0.28}}
{"vcselab":{"timestamp_begin":1731904469.681594840, "rt":2.02, "ut":0.34, "st":0.19}}
{"link":{"timestamp_begin":1731904471.783745941, "rt":0.40, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731904464.581470822}
{"VCS_COMP_START_TIME": 1731904464.581470822}
{"VCS_COMP_END_TIME": 1731904474.962966975}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 334256}}
{"stitch_vcselab": {"peak_mem": 231576}}
