{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:25:23 2024 " "Info: Processing started: Thu May 09 19:25:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "start_stop_selection:inst19\|inst24~latch " "Warning: Node \"start_stop_selection:inst19\|inst24~latch\" is a latch" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Single " "Info: Assuming node \"CK_Single\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Consistant " "Info: Assuming node \"CK_Consistant\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Consistant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst19\|inst24~latch " "Info: Detected ripple clock \"start_stop_selection:inst19\|inst24~latch\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~107 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~107\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst19\|inst24~_emulated " "Info: Detected ripple clock \"start_stop_selection:inst19\|inst24~_emulated\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst24~head_lut " "Info: Detected gated clock \"start_stop_selection:inst19\|inst24~head_lut\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst31 " "Info: Detected gated clock \"start_stop_selection:inst19\|inst31\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst19\|inst3 " "Info: Detected gated clock \"start_stop_selection:inst19\|inst3\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst19\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 61.58 MHz 16.238 ns Internal " "Info: Clock \"START\" has Internal fmax of 61.58 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2\" (period= 16.238 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.268 ns + Longest register register " "Info: + Longest register to register delay is 9.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X10_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.206 ns) 0.654 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X10_Y7_N24 1 " "Info: 2: + IC(0.448 ns) + CELL(0.206 ns) = 0.654 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 1.893 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X12_Y7_N4 3 " "Info: 3: + IC(1.033 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.173 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X10_Y7_N14 2 " "Info: 4: + IC(1.074 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 4.809 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y7_N0 4 " "Info: 5: + IC(1.430 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 6.088 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 6 COMB LCCOMB_X14_Y7_N20 1 " "Info: 6: + IC(1.073 ns) + CELL(0.206 ns) = 6.088 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 7.314 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 7 COMB LCCOMB_X17_Y7_N18 8 " "Info: 7: + IC(1.020 ns) + CELL(0.206 ns) = 7.314 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.460 ns) 9.268 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 8 REG LCFF_X10_Y7_N27 2 " "Info: 8: + IC(1.494 ns) + CELL(0.460 ns) = 9.268 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 18.30 % ) " "Info: Total cell delay = 1.696 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.572 ns ( 81.70 % ) " "Info: Total interconnect delay = 7.572 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.706 ns - Smallest " "Info: - Smallest clock skew is -6.706 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 8.603 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 8.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.622 ns) + CELL(0.206 ns) 3.802 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X9_Y7_N18 9 " "Info: 2: + IC(2.622 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { START start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.577 ns) 4.804 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X9_Y7_N22 1 " "Info: 3: + IC(0.425 ns) + CELL(0.577 ns) = 4.804 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 7.030 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(2.226 ns) + CELL(0.000 ns) = 7.030 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 8.603 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 5 REG LCFF_X10_Y7_N27 2 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 8.603 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.423 ns ( 28.16 % ) " "Info: Total cell delay = 2.423 ns ( 28.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.180 ns ( 71.84 % ) " "Info: Total interconnect delay = 6.180 ns ( 71.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.603 ns" { START start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.603 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.622ns 0.425ns 2.226ns 0.907ns } { 0.000ns 0.974ns 0.206ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.309 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(0.624 ns) 3.832 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.234 ns) + CELL(0.624 ns) = 3.832 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { START start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.389 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.389 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.081 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.081 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 7.081 ns inst16 5 COMB LCCOMB_X9_Y7_N30 8 " "Info: 5: + IC(0.429 ns) + CELL(0.571 ns) = 7.081 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 9.114 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X13_Y7_N9 21 " "Info: 6: + IC(1.063 ns) + CELL(0.970 ns) = 9.114 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 10.953 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X9_Y7_N28 1 " "Info: 7: + IC(1.188 ns) + CELL(0.651 ns) = 10.953 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 11.510 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X9_Y7_N22 1 " "Info: 8: + IC(0.351 ns) + CELL(0.206 ns) = 11.510 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 13.736 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G6 8 " "Info: 9: + IC(2.226 ns) + CELL(0.000 ns) = 13.736 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 15.309 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 10 REG LCFF_X10_Y7_N3 2 " "Info: 10: + IC(0.907 ns) + CELL(0.666 ns) = 15.309 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.491 ns ( 35.87 % ) " "Info: Total cell delay = 5.491 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.818 ns ( 64.13 % ) " "Info: Total interconnect delay = 9.818 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.309 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.309 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.234ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.974ns 0.624ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.603 ns" { START start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.603 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.622ns 0.425ns 2.226ns 0.907ns } { 0.000ns 0.974ns 0.206ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.309 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.309 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.234ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.974ns 0.624ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.603 ns" { START start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.603 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.622ns 0.425ns 2.226ns 0.907ns } { 0.000ns 0.974ns 0.206ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.309 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.309 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.234ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.974ns 0.624ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Single register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 71.64 MHz 13.959 ns Internal " "Info: Clock \"CK_Single\" has Internal fmax of 71.64 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2\" (period= 13.959 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.268 ns + Longest register register " "Info: + Longest register to register delay is 9.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X10_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.206 ns) 0.654 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X10_Y7_N24 1 " "Info: 2: + IC(0.448 ns) + CELL(0.206 ns) = 0.654 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 1.893 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X12_Y7_N4 3 " "Info: 3: + IC(1.033 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.173 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X10_Y7_N14 2 " "Info: 4: + IC(1.074 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 4.809 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y7_N0 4 " "Info: 5: + IC(1.430 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 6.088 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 6 COMB LCCOMB_X14_Y7_N20 1 " "Info: 6: + IC(1.073 ns) + CELL(0.206 ns) = 6.088 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 7.314 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 7 COMB LCCOMB_X17_Y7_N18 8 " "Info: 7: + IC(1.020 ns) + CELL(0.206 ns) = 7.314 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.460 ns) 9.268 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 8 REG LCFF_X10_Y7_N27 2 " "Info: 8: + IC(1.494 ns) + CELL(0.460 ns) = 9.268 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 18.30 % ) " "Info: Total cell delay = 1.696 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.572 ns ( 81.70 % ) " "Info: Total interconnect delay = 7.572 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.427 ns - Smallest " "Info: - Smallest clock skew is -4.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 8.425 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Single\" to destination register is 8.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.370 ns) 3.624 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X9_Y7_N18 9 " "Info: 2: + IC(2.104 ns) + CELL(0.370 ns) = 3.624 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.577 ns) 4.626 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X9_Y7_N22 1 " "Info: 3: + IC(0.425 ns) + CELL(0.577 ns) = 4.626 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 6.852 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(2.226 ns) + CELL(0.000 ns) = 6.852 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 8.425 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 5 REG LCFF_X10_Y7_N27 2 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 8.425 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.763 ns ( 32.80 % ) " "Info: Total cell delay = 2.763 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.662 ns ( 67.20 % ) " "Info: Total interconnect delay = 5.662 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { CK_Single start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.425 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.104ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 12.852 ns - Longest register " "Info: - Longest clock path from clock \"CK_Single\" to source register is 12.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.370 ns) 3.624 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X9_Y7_N18 9 " "Info: 2: + IC(2.104 ns) + CELL(0.370 ns) = 3.624 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 4.624 ns inst16 3 COMB LCCOMB_X9_Y7_N30 8 " "Info: 3: + IC(0.429 ns) + CELL(0.571 ns) = 4.624 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 6.657 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X13_Y7_N9 21 " "Info: 4: + IC(1.063 ns) + CELL(0.970 ns) = 6.657 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 8.496 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X9_Y7_N28 1 " "Info: 5: + IC(1.188 ns) + CELL(0.651 ns) = 8.496 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 9.053 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X9_Y7_N22 1 " "Info: 6: + IC(0.351 ns) + CELL(0.206 ns) = 9.053 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 11.279 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G6 8 " "Info: 7: + IC(2.226 ns) + CELL(0.000 ns) = 11.279 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.852 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 8 REG LCFF_X10_Y7_N3 2 " "Info: 8: + IC(0.907 ns) + CELL(0.666 ns) = 12.852 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.584 ns ( 35.67 % ) " "Info: Total cell delay = 4.584 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.268 ns ( 64.33 % ) " "Info: Total interconnect delay = 8.268 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.852 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.852 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.104ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { CK_Single start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.425 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.104ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.852 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.852 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.104ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.425 ns" { CK_Single start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.425 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.104ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.852 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.852 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.104ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 71.64 MHz 13.959 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 71.64 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2\" (period= 13.959 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.268 ns + Longest register register " "Info: + Longest register to register delay is 9.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X10_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.206 ns) 0.654 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X10_Y7_N24 1 " "Info: 2: + IC(0.448 ns) + CELL(0.206 ns) = 0.654 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 1.893 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X12_Y7_N4 3 " "Info: 3: + IC(1.033 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.173 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X10_Y7_N14 2 " "Info: 4: + IC(1.074 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 4.809 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y7_N0 4 " "Info: 5: + IC(1.430 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 6.088 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 6 COMB LCCOMB_X14_Y7_N20 1 " "Info: 6: + IC(1.073 ns) + CELL(0.206 ns) = 6.088 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 7.314 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 7 COMB LCCOMB_X17_Y7_N18 8 " "Info: 7: + IC(1.020 ns) + CELL(0.206 ns) = 7.314 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.460 ns) 9.268 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 8 REG LCFF_X10_Y7_N27 2 " "Info: 8: + IC(1.494 ns) + CELL(0.460 ns) = 9.268 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 18.30 % ) " "Info: Total cell delay = 1.696 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.572 ns ( 81.70 % ) " "Info: Total interconnect delay = 7.572 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.427 ns - Smallest " "Info: - Smallest clock skew is -4.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 11.093 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 11.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(0.370 ns) 4.043 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.669 ns) + CELL(0.370 ns) = 4.043 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.600 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.600 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.292 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.292 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.577 ns) 7.294 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X9_Y7_N22 1 " "Info: 5: + IC(0.425 ns) + CELL(0.577 ns) = 7.294 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 9.520 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(2.226 ns) + CELL(0.000 ns) = 9.520 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 11.093 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 7 REG LCFF_X10_Y7_N27 2 " "Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 11.093 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.446 ns ( 31.06 % ) " "Info: Total cell delay = 3.446 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.647 ns ( 68.94 % ) " "Info: Total interconnect delay = 7.647 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.093 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.093 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 15.520 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 15.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(0.370 ns) 4.043 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.669 ns) + CELL(0.370 ns) = 4.043 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.600 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.600 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.292 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.292 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 7.292 ns inst16 5 COMB LCCOMB_X9_Y7_N30 8 " "Info: 5: + IC(0.429 ns) + CELL(0.571 ns) = 7.292 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 9.325 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X13_Y7_N9 21 " "Info: 6: + IC(1.063 ns) + CELL(0.970 ns) = 9.325 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 11.164 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X9_Y7_N28 1 " "Info: 7: + IC(1.188 ns) + CELL(0.651 ns) = 11.164 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 11.721 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X9_Y7_N22 1 " "Info: 8: + IC(0.351 ns) + CELL(0.206 ns) = 11.721 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 13.947 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G6 8 " "Info: 9: + IC(2.226 ns) + CELL(0.000 ns) = 13.947 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 15.520 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 10 REG LCFF_X10_Y7_N3 2 " "Info: 10: + IC(0.907 ns) + CELL(0.666 ns) = 15.520 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.267 ns ( 33.94 % ) " "Info: Total cell delay = 5.267 ns ( 33.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.253 ns ( 66.06 % ) " "Info: Total interconnect delay = 10.253 ns ( 66.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.520 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.520 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.093 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.093 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.520 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.520 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.093 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.093 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.520 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.520 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Consistant register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 71.64 MHz 13.959 ns Internal " "Info: Clock \"CK_Consistant\" has Internal fmax of 71.64 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2\" (period= 13.959 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.268 ns + Longest register register " "Info: + Longest register to register delay is 9.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X10_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.206 ns) 0.654 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X10_Y7_N24 1 " "Info: 2: + IC(0.448 ns) + CELL(0.206 ns) = 0.654 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 1.893 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X12_Y7_N4 3 " "Info: 3: + IC(1.033 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.173 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X10_Y7_N14 2 " "Info: 4: + IC(1.074 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 4.809 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y7_N0 4 " "Info: 5: + IC(1.430 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 6.088 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 6 COMB LCCOMB_X14_Y7_N20 1 " "Info: 6: + IC(1.073 ns) + CELL(0.206 ns) = 6.088 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 7.314 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 7 COMB LCCOMB_X17_Y7_N18 8 " "Info: 7: + IC(1.020 ns) + CELL(0.206 ns) = 7.314 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.460 ns) 9.268 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 8 REG LCFF_X10_Y7_N27 2 " "Info: 8: + IC(1.494 ns) + CELL(0.460 ns) = 9.268 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 18.30 % ) " "Info: Total cell delay = 1.696 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.572 ns ( 81.70 % ) " "Info: Total interconnect delay = 7.572 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.427 ns - Smallest " "Info: - Smallest clock skew is -4.427 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 9.639 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Consistant\" to destination register is 9.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.366 ns) 3.146 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X13_Y7_N16 2 " "Info: 2: + IC(1.630 ns) + CELL(0.366 ns) = 3.146 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 4.838 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X9_Y7_N18 9 " "Info: 3: + IC(1.069 ns) + CELL(0.623 ns) = 4.838 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.577 ns) 5.840 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X9_Y7_N22 1 " "Info: 4: + IC(0.425 ns) + CELL(0.577 ns) = 5.840 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { start_stop_selection:inst19|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 8.066 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(2.226 ns) + CELL(0.000 ns) = 8.066 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 9.639 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 6 REG LCFF_X10_Y7_N27 2 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 9.639 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.382 ns ( 35.09 % ) " "Info: Total cell delay = 3.382 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.257 ns ( 64.91 % ) " "Info: Total interconnect delay = 6.257 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.639 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.639 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 14.066 ns - Longest register " "Info: - Longest clock path from clock \"CK_Consistant\" to source register is 14.066 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.366 ns) 3.146 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X13_Y7_N16 2 " "Info: 2: + IC(1.630 ns) + CELL(0.366 ns) = 3.146 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 4.838 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X9_Y7_N18 9 " "Info: 3: + IC(1.069 ns) + CELL(0.623 ns) = 4.838 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 5.838 ns inst16 4 COMB LCCOMB_X9_Y7_N30 8 " "Info: 4: + IC(0.429 ns) + CELL(0.571 ns) = 5.838 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 7.871 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X13_Y7_N9 21 " "Info: 5: + IC(1.063 ns) + CELL(0.970 ns) = 7.871 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 9.710 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X9_Y7_N28 1 " "Info: 6: + IC(1.188 ns) + CELL(0.651 ns) = 9.710 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 10.267 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X9_Y7_N22 1 " "Info: 7: + IC(0.351 ns) + CELL(0.206 ns) = 10.267 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 12.493 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(2.226 ns) + CELL(0.000 ns) = 12.493 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 14.066 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 9 REG LCFF_X10_Y7_N3 2 " "Info: 9: + IC(0.907 ns) + CELL(0.666 ns) = 14.066 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.203 ns ( 36.99 % ) " "Info: Total cell delay = 5.203 ns ( 36.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.863 ns ( 63.01 % ) " "Info: Total interconnect delay = 8.863 ns ( 63.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.066 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.066 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.639 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.639 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.066 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.066 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.268 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.494ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.639 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.639 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.425ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.577ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.066 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.066 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2 71.38 MHz 14.01 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 71.38 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2\" (period= 14.01 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.271 ns + Longest register register " "Info: + Longest register to register delay is 9.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X10_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.206 ns) 0.654 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X10_Y7_N24 1 " "Info: 2: + IC(0.448 ns) + CELL(0.206 ns) = 0.654 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 1.893 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X12_Y7_N4 3 " "Info: 3: + IC(1.033 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.173 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X10_Y7_N14 2 " "Info: 4: + IC(1.074 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 4.809 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y7_N0 4 " "Info: 5: + IC(1.430 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 6.088 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 6 COMB LCCOMB_X14_Y7_N20 1 " "Info: 6: + IC(1.073 ns) + CELL(0.206 ns) = 6.088 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 7.314 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 7 COMB LCCOMB_X17_Y7_N18 8 " "Info: 7: + IC(1.020 ns) + CELL(0.206 ns) = 7.314 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.460 ns) 9.271 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2 8 REG LCFF_X10_Y7_N9 1 " "Info: 8: + IC(1.497 ns) + CELL(0.460 ns) = 9.271 ns; Loc. = LCFF_X10_Y7_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.696 ns ( 18.29 % ) " "Info: Total cell delay = 1.696 ns ( 18.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.575 ns ( 81.71 % ) " "Info: Total interconnect delay = 7.575 ns ( 81.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.271 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.271 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.497ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.475 ns - Smallest " "Info: - Smallest clock skew is -4.475 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 7.616 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.661 ns) + CELL(0.202 ns) 3.857 ns register_4x:inst8\|inst8 2 COMB LCCOMB_X9_Y7_N20 1 " "Info: 2: + IC(2.661 ns) + CELL(0.202 ns) = 3.857 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { uIR6 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 6.043 ns register_4x:inst8\|inst8~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.186 ns) + CELL(0.000 ns) = 6.043 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.616 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2 4 REG LCFF_X10_Y7_N9 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.616 ns; Loc. = LCFF_X10_Y7_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 24.45 % ) " "Info: Total cell delay = 1.862 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 75.55 % ) " "Info: Total interconnect delay = 5.754 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { uIR6 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.661ns 2.186ns 0.907ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 12.091 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 12.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.206 ns) 3.863 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.663 ns) + CELL(0.206 ns) = 3.863 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 5.896 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.970 ns) = 5.896 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 7.735 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X9_Y7_N28 1 " "Info: 4: + IC(1.188 ns) + CELL(0.651 ns) = 7.735 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 8.292 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X9_Y7_N22 1 " "Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 8.292 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 10.518 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(2.226 ns) + CELL(0.000 ns) = 10.518 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.091 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X10_Y7_N3 2 " "Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 12.091 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.693 ns ( 30.54 % ) " "Info: Total cell delay = 3.693 ns ( 30.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.398 ns ( 69.46 % ) " "Info: Total interconnect delay = 8.398 ns ( 69.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.091 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.091 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.663ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { uIR6 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.661ns 2.186ns 0.907ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.091 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.091 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.663ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.271 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.271 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.497ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { uIR6 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.661ns 2.186ns 0.907ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.091 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.091 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.663ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 72.7 MHz 13.756 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 72.7 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3\" (period= 13.756 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.993 ns + Longest register register " "Info: + Longest register to register delay is 6.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X10_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.206 ns) 0.654 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X10_Y7_N24 1 " "Info: 2: + IC(0.448 ns) + CELL(0.206 ns) = 0.654 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 1.893 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X12_Y7_N4 3 " "Info: 3: + IC(1.033 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.173 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X10_Y7_N14 2 " "Info: 4: + IC(1.074 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 4.809 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y7_N0 4 " "Info: 5: + IC(1.430 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.206 ns) 6.087 ns ALU_parallel_8b:inst4\|74182:inst2\|31~51 6 COMB LCCOMB_X14_Y7_N30 2 " "Info: 6: + IC(1.072 ns) + CELL(0.206 ns) = 6.087 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~51'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74182:inst2|31~51 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.206 ns) 6.885 ns ALU_parallel_8b:inst4\|74181:inst1\|80 7 COMB LCCOMB_X13_Y7_N24 7 " "Info: 7: + IC(0.592 ns) + CELL(0.206 ns) = 6.885 ns; Loc. = LCCOMB_X13_Y7_N24; Fanout = 7; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.993 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 8 REG LCFF_X13_Y7_N25 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.993 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 19.22 % ) " "Info: Total cell delay = 1.344 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.649 ns ( 80.78 % ) " "Info: Total interconnect delay = 5.649 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.993 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.072ns 0.592ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.499 ns - Smallest " "Info: - Smallest clock skew is -6.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 5.709 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 5.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.370 ns) 3.980 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.626 ns) + CELL(0.370 ns) = 3.980 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 5.709 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 3 REG LCFF_X13_Y7_N25 2 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 5.709 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 35.38 % ) " "Info: Total cell delay = 2.020 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.689 ns ( 64.62 % ) " "Info: Total interconnect delay = 3.689 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 12.208 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 12.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.370 ns) 3.980 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.626 ns) + CELL(0.370 ns) = 3.980 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 6.013 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.970 ns) = 6.013 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 7.852 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X9_Y7_N28 1 " "Info: 4: + IC(1.188 ns) + CELL(0.651 ns) = 7.852 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 8.409 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X9_Y7_N22 1 " "Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 8.409 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 10.635 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(2.226 ns) + CELL(0.000 ns) = 10.635 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.208 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X10_Y7_N3 2 " "Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 12.208 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.847 ns ( 31.51 % ) " "Info: Total cell delay = 3.847 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.361 ns ( 68.49 % ) " "Info: Total interconnect delay = 8.361 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.208 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.208 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.626ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.208 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.208 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.626ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.993 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74182:inst2|31~51 ALU_parallel_8b:inst4|74181:inst1|80 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.993 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74182:inst2|31~51 {} ALU_parallel_8b:inst4|74181:inst1|80 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.072ns 0.592ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.208 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.208 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.626ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 register register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2 72.0 MHz 13.888 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 72.0 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1\" and destination register \"register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2\" (period= 13.888 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.091 ns + Longest register register " "Info: + Longest register to register delay is 9.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 1 REG LCFF_X10_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.206 ns) 0.654 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X10_Y7_N24 1 " "Info: 2: + IC(0.448 ns) + CELL(0.206 ns) = 0.654 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.206 ns) 1.893 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X12_Y7_N4 3 " "Info: 3: + IC(1.033 ns) + CELL(0.206 ns) = 1.893 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.074 ns) + CELL(0.206 ns) 3.173 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X10_Y7_N14 2 " "Info: 4: + IC(1.074 ns) + CELL(0.206 ns) = 3.173 ns; Loc. = LCCOMB_X10_Y7_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 4.809 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 5 COMB LCCOMB_X17_Y7_N0 4 " "Info: 5: + IC(1.430 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 6.088 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 6 COMB LCCOMB_X14_Y7_N20 1 " "Info: 6: + IC(1.073 ns) + CELL(0.206 ns) = 6.088 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 7.314 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 7 COMB LCCOMB_X17_Y7_N18 8 " "Info: 7: + IC(1.020 ns) + CELL(0.206 ns) = 7.314 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.206 ns) 8.983 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2~feeder 8 COMB LCCOMB_X13_Y6_N14 1 " "Info: 8: + IC(1.463 ns) + CELL(0.206 ns) = 8.983 ns; Loc. = LCCOMB_X13_Y6_N14; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2~feeder'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2~feeder } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.091 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2 9 REG LCFF_X13_Y6_N15 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.091 ns; Loc. = LCFF_X13_Y6_N15; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.550 ns ( 17.05 % ) " "Info: Total cell delay = 1.550 ns ( 17.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.541 ns ( 82.95 % ) " "Info: Total interconnect delay = 7.541 ns ( 82.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.091 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.091 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2~feeder {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.463ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.533 ns - Smallest " "Info: - Smallest clock skew is -4.533 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 7.806 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 7.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.594 ns) + CELL(0.206 ns) 3.784 ns 38_decoder:inst11\|inst11~107 2 COMB LCCOMB_X9_Y7_N2 3 " "Info: 2: + IC(2.594 ns) + CELL(0.206 ns) = 3.784 ns; Loc. = LCCOMB_X9_Y7_N2; Fanout = 3; COMB Node = '38_decoder:inst11\|inst11~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { uIR5 38_decoder:inst11|inst11~107 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.206 ns) 4.382 ns register_4x:inst8\|inst9 3 COMB LCCOMB_X9_Y7_N0 1 " "Info: 3: + IC(0.392 ns) + CELL(0.206 ns) = 4.382 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { 38_decoder:inst11|inst11~107 register_4x:inst8|inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(0.000 ns) 6.217 ns register_4x:inst8\|inst9~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(1.835 ns) + CELL(0.000 ns) = 6.217 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 7.806 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2 5 REG LCFF_X13_Y6_N15 1 " "Info: 5: + IC(0.923 ns) + CELL(0.666 ns) = 7.806 ns; Loc. = LCFF_X13_Y6_N15; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.062 ns ( 26.42 % ) " "Info: Total cell delay = 2.062 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.744 ns ( 73.58 % ) " "Info: Total interconnect delay = 5.744 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { uIR5 38_decoder:inst11|inst11~107 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.594ns 0.392ns 1.835ns 0.923ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 12.339 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 12.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.628 ns) + CELL(0.499 ns) 4.111 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.628 ns) + CELL(0.499 ns) = 4.111 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 6.144 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.970 ns) = 6.144 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 7.983 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X9_Y7_N28 1 " "Info: 4: + IC(1.188 ns) + CELL(0.651 ns) = 7.983 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 8.540 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X9_Y7_N22 1 " "Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 8.540 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 10.766 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(2.226 ns) + CELL(0.000 ns) = 10.766 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.339 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1 7 REG LCFF_X10_Y7_N3 2 " "Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 12.339 ns; Loc. = LCFF_X10_Y7_N3; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 32.22 % ) " "Info: Total cell delay = 3.976 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.363 ns ( 67.78 % ) " "Info: Total interconnect delay = 8.363 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.339 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.339 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.628ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { uIR5 38_decoder:inst11|inst11~107 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.594ns 0.392ns 1.835ns 0.923ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.339 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.339 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.628ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.091 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2~feeder register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.091 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2~feeder {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.448ns 1.033ns 1.074ns 1.430ns 1.073ns 1.020ns 1.463ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.806 ns" { uIR5 38_decoder:inst11|inst11~107 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.806 ns" { uIR5 {} uIR5~combout {} 38_decoder:inst11|inst11~107 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.594ns 0.392ns 1.835ns 0.923ns } { 0.000ns 0.984ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.339 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.339 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst1 {} } { 0.000ns 0.000ns 2.628ns 1.063ns 1.188ns 0.351ns 2.226ns 0.907ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 START 4.181 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"START\" (Hold time is 4.181 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.488 ns + Largest " "Info: + Largest clock skew is 7.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.019 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.019 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(0.624 ns) 3.832 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.234 ns) + CELL(0.624 ns) = 3.832 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { START start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.389 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.389 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.081 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.081 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.385 ns) + CELL(0.000 ns) 12.466 ns start_stop_selection:inst19\|inst3~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(6.385 ns) + CELL(0.000 ns) = 12.466 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.385 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 14.019 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 6 REG LCFF_X19_Y7_N25 6 " "Info: 6: + IC(0.887 ns) + CELL(0.666 ns) = 14.019 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.093 ns ( 22.06 % ) " "Info: Total cell delay = 3.093 ns ( 22.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.926 ns ( 77.94 % ) " "Info: Total interconnect delay = 10.926 ns ( 77.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.019 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.019 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.234ns 0.351ns 1.069ns 6.385ns 0.887ns } { 0.000ns 0.974ns 0.624ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 6.531 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 6.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1400 -800 -632 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.622 ns) + CELL(0.206 ns) 3.802 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X9_Y7_N18 9 " "Info: 2: + IC(2.622 ns) + CELL(0.206 ns) = 3.802 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { START start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 4.802 ns inst16 3 COMB LCCOMB_X9_Y7_N30 8 " "Info: 3: + IC(0.429 ns) + CELL(0.571 ns) = 4.802 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 6.531 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X13_Y7_N25 2 " "Info: 4: + IC(1.063 ns) + CELL(0.666 ns) = 6.531 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.417 ns ( 37.01 % ) " "Info: Total cell delay = 2.417 ns ( 37.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.114 ns ( 62.99 % ) " "Info: Total interconnect delay = 4.114 ns ( 62.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.622ns 0.429ns 1.063ns } { 0.000ns 0.974ns 0.206ns 0.571ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.019 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.019 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.234ns 0.351ns 1.069ns 6.385ns 0.887ns } { 0.000ns 0.974ns 0.624ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.622ns 0.429ns 1.063ns } { 0.000ns 0.974ns 0.206ns 0.571ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.309 ns - Shortest register register " "Info: - Shortest register to register delay is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 1 REG LCFF_X13_Y7_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.624 ns) 2.141 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104 2 COMB LCCOMB_X19_Y7_N20 1 " "Info: 2: + IC(1.517 ns) + CELL(0.624 ns) = 2.141 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 3.201 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105 3 COMB LCCOMB_X19_Y7_N24 1 " "Info: 3: + IC(0.409 ns) + CELL(0.651 ns) = 3.201 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.309 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X19_Y7_N25 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.309 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 41.80 % ) " "Info: Total cell delay = 1.383 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 58.20 % ) " "Info: Total interconnect delay = 1.926 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.019 ns" { START start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.019 ns" { START {} START~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.234ns 0.351ns 1.069ns 6.385ns 0.887ns } { 0.000ns 0.974ns 0.624ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.531 ns" { START start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.531 ns" { START {} START~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.622ns 0.429ns 1.063ns } { 0.000ns 0.974ns 0.206ns 0.571ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Single 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"CK_Single\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 CK_Single 1.902 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"CK_Single\" (Hold time is 1.902 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.209 ns + Largest " "Info: + Largest clock skew is 5.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 11.562 ns + Longest register " "Info: + Longest clock path from clock \"CK_Single\" to destination register is 11.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.370 ns) 3.624 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X9_Y7_N18 9 " "Info: 2: + IC(2.104 ns) + CELL(0.370 ns) = 3.624 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.385 ns) + CELL(0.000 ns) 10.009 ns start_stop_selection:inst19\|inst3~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(6.385 ns) + CELL(0.000 ns) = 10.009 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.385 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 11.562 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X19_Y7_N25 6 " "Info: 4: + IC(0.887 ns) + CELL(0.666 ns) = 11.562 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 18.91 % ) " "Info: Total cell delay = 2.186 ns ( 18.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.376 ns ( 81.09 % ) " "Info: Total interconnect delay = 9.376 ns ( 81.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.562 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.562 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.104ns 6.385ns 0.887ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 6.353 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Single\" to source register is 6.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 -800 -632 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.370 ns) 3.624 ns start_stop_selection:inst19\|inst3 2 COMB LCCOMB_X9_Y7_N18 9 " "Info: 2: + IC(2.104 ns) + CELL(0.370 ns) = 3.624 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CK_Single start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 4.624 ns inst16 3 COMB LCCOMB_X9_Y7_N30 8 " "Info: 3: + IC(0.429 ns) + CELL(0.571 ns) = 4.624 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 6.353 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 4 REG LCFF_X13_Y7_N25 2 " "Info: 4: + IC(1.063 ns) + CELL(0.666 ns) = 6.353 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 43.40 % ) " "Info: Total cell delay = 2.757 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.596 ns ( 56.60 % ) " "Info: Total interconnect delay = 3.596 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.104ns 0.429ns 1.063ns } { 0.000ns 1.150ns 0.370ns 0.571ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.562 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.562 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.104ns 6.385ns 0.887ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.104ns 0.429ns 1.063ns } { 0.000ns 1.150ns 0.370ns 0.571ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.309 ns - Shortest register register " "Info: - Shortest register to register delay is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 1 REG LCFF_X13_Y7_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.624 ns) 2.141 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104 2 COMB LCCOMB_X19_Y7_N20 1 " "Info: 2: + IC(1.517 ns) + CELL(0.624 ns) = 2.141 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 3.201 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105 3 COMB LCCOMB_X19_Y7_N24 1 " "Info: 3: + IC(0.409 ns) + CELL(0.651 ns) = 3.201 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.309 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X19_Y7_N25 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.309 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 41.80 % ) " "Info: Total cell delay = 1.383 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 58.20 % ) " "Info: Total interconnect delay = 1.926 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.562 ns" { CK_Single start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.562 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.104ns 6.385ns 0.887ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { CK_Single start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.353 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.104ns 0.429ns 1.063ns } { 0.000ns 1.150ns 0.370ns 0.571ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 CLR 1.902 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"CLR\" (Hold time is 1.902 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.209 ns + Largest " "Info: + Largest clock skew is 5.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 14.230 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 14.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(0.370 ns) 4.043 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.669 ns) + CELL(0.370 ns) = 4.043 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.600 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.600 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.292 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.292 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.385 ns) + CELL(0.000 ns) 12.677 ns start_stop_selection:inst19\|inst3~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(6.385 ns) + CELL(0.000 ns) = 12.677 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.385 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 14.230 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 6 REG LCFF_X19_Y7_N25 6 " "Info: 6: + IC(0.887 ns) + CELL(0.666 ns) = 14.230 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.869 ns ( 20.16 % ) " "Info: Total cell delay = 2.869 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.361 ns ( 79.84 % ) " "Info: Total interconnect delay = 11.361 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.230 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.230 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 6.385ns 0.887ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 9.021 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 9.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(0.370 ns) 4.043 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.669 ns) + CELL(0.370 ns) = 4.043 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.600 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.600 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.292 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.292 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 7.292 ns inst16 5 COMB LCCOMB_X9_Y7_N30 8 " "Info: 5: + IC(0.429 ns) + CELL(0.571 ns) = 7.292 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 9.021 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 6 REG LCFF_X13_Y7_N25 2 " "Info: 6: + IC(1.063 ns) + CELL(0.666 ns) = 9.021 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.440 ns ( 38.13 % ) " "Info: Total cell delay = 3.440 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.581 ns ( 61.87 % ) " "Info: Total interconnect delay = 5.581 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.021 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.230 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.230 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 6.385ns 0.887ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.021 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.309 ns - Shortest register register " "Info: - Shortest register to register delay is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 1 REG LCFF_X13_Y7_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.624 ns) 2.141 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104 2 COMB LCCOMB_X19_Y7_N20 1 " "Info: 2: + IC(1.517 ns) + CELL(0.624 ns) = 2.141 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 3.201 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105 3 COMB LCCOMB_X19_Y7_N24 1 " "Info: 3: + IC(0.409 ns) + CELL(0.651 ns) = 3.201 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.309 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X19_Y7_N25 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.309 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 41.80 % ) " "Info: Total cell delay = 1.383 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 58.20 % ) " "Info: Total interconnect delay = 1.926 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.230 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.230 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 6.385ns 0.887ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.021 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Consistant 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"CK_Consistant\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 CK_Consistant 1.902 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9\" for clock \"CK_Consistant\" (Hold time is 1.902 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.209 ns + Largest " "Info: + Largest clock skew is 5.209 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 12.776 ns + Longest register " "Info: + Longest clock path from clock \"CK_Consistant\" to destination register is 12.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.366 ns) 3.146 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X13_Y7_N16 2 " "Info: 2: + IC(1.630 ns) + CELL(0.366 ns) = 3.146 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 4.838 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X9_Y7_N18 9 " "Info: 3: + IC(1.069 ns) + CELL(0.623 ns) = 4.838 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.385 ns) + CELL(0.000 ns) 11.223 ns start_stop_selection:inst19\|inst3~clkctrl 4 COMB CLKCTRL_G1 8 " "Info: 4: + IC(6.385 ns) + CELL(0.000 ns) = 11.223 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'start_stop_selection:inst19\|inst3~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.385 ns" { start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 12.776 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 5 REG LCFF_X19_Y7_N25 6 " "Info: 5: + IC(0.887 ns) + CELL(0.666 ns) = 12.776 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.805 ns ( 21.96 % ) " "Info: Total cell delay = 2.805 ns ( 21.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.971 ns ( 78.04 % ) " "Info: Total interconnect delay = 9.971 ns ( 78.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.776 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.776 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 6.385ns 0.887ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 7.567 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Consistant\" to source register is 7.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1448 -800 -632 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(0.366 ns) 3.146 ns start_stop_selection:inst19\|inst31 2 COMB LCCOMB_X13_Y7_N16 2 " "Info: 2: + IC(1.630 ns) + CELL(0.366 ns) = 3.146 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { CK_Consistant start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 4.838 ns start_stop_selection:inst19\|inst3 3 COMB LCCOMB_X9_Y7_N18 9 " "Info: 3: + IC(1.069 ns) + CELL(0.623 ns) = 4.838 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 5.838 ns inst16 4 COMB LCCOMB_X9_Y7_N30 8 " "Info: 4: + IC(0.429 ns) + CELL(0.571 ns) = 5.838 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 7.567 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 5 REG LCFF_X13_Y7_N25 2 " "Info: 5: + IC(1.063 ns) + CELL(0.666 ns) = 7.567 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.376 ns ( 44.61 % ) " "Info: Total cell delay = 3.376 ns ( 44.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 55.39 % ) " "Info: Total interconnect delay = 4.191 ns ( 55.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.567 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.567 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.429ns 1.063ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.571ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.776 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.776 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 6.385ns 0.887ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.567 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.567 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.429ns 1.063ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.571ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.309 ns - Shortest register register " "Info: - Shortest register to register delay is 3.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3 1 REG LCFF_X13_Y7_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N25; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.624 ns) 2.141 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104 2 COMB LCCOMB_X19_Y7_N20 1 " "Info: 2: + IC(1.517 ns) + CELL(0.624 ns) = 2.141 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~104'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.651 ns) 3.201 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105 3 COMB LCCOMB_X19_Y7_N24 1 " "Info: 3: + IC(0.409 ns) + CELL(0.651 ns) = 3.201 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|75~105'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.309 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9 4 REG LCFF_X19_Y7_N25 6 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.309 ns; Loc. = LCFF_X19_Y7_N25; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.383 ns ( 41.80 % ) " "Info: Total cell delay = 1.383 ns ( 41.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.926 ns ( 58.20 % ) " "Info: Total interconnect delay = 1.926 ns ( 58.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.776 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 start_stop_selection:inst19|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.776 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} start_stop_selection:inst19|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 6.385ns 0.887ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.567 ns" { CK_Consistant start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.567 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} } { 0.000ns 0.000ns 1.630ns 1.069ns 0.429ns 1.063ns } { 0.000ns 1.150ns 0.366ns 0.623ns 0.571ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.309 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst3 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~104 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|75~105 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|9 {} } { 0.000ns 1.517ns 0.409ns 0.000ns } { 0.000ns 0.624ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR6 1.567 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR6\" (Hold time is 1.567 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.507 ns + Largest " "Info: + Largest clock skew is 6.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 12.099 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 12.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.206 ns) 3.863 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.663 ns) + CELL(0.206 ns) = 3.863 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 5.896 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.970 ns) = 5.896 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 7.735 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X9_Y7_N28 1 " "Info: 4: + IC(1.188 ns) + CELL(0.651 ns) = 7.735 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 8.292 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X9_Y7_N22 1 " "Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 8.292 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 10.518 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(2.226 ns) + CELL(0.000 ns) = 10.518 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 12.099 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X12_Y7_N17 2 " "Info: 7: + IC(0.915 ns) + CELL(0.666 ns) = 12.099 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.693 ns ( 30.52 % ) " "Info: Total cell delay = 3.693 ns ( 30.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.406 ns ( 69.48 % ) " "Info: Total interconnect delay = 8.406 ns ( 69.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.099 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.099 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.663ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 5.592 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 5.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.206 ns) 3.863 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.663 ns) + CELL(0.206 ns) = 3.863 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 5.592 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 5.592 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 33.37 % ) " "Info: Total cell delay = 1.866 ns ( 33.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.726 ns ( 66.63 % ) " "Info: Total interconnect delay = 3.726 ns ( 66.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.592 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.663ns 1.063ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.099 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.099 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.663ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.592 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.663ns 1.063ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.942 ns - Shortest register register " "Info: - Shortest register to register delay is 4.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X13_Y7_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.544 ns) 1.323 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X12_Y7_N26 1 " "Info: 2: + IC(0.779 ns) + CELL(0.544 ns) = 1.323 ns; Loc. = LCCOMB_X12_Y7_N26; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 1.903 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X12_Y7_N28 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.903 ns; Loc. = LCCOMB_X12_Y7_N28; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 2.497 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X12_Y7_N10 3 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 2.497 ns; Loc. = LCCOMB_X12_Y7_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.206 ns) 3.389 ns ALU_parallel_8b:inst4\|74181:inst\|80 5 COMB LCCOMB_X13_Y7_N4 8 " "Info: 5: + IC(0.686 ns) + CELL(0.206 ns) = 3.389 ns; Loc. = LCCOMB_X13_Y7_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.460 ns) 4.942 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X12_Y7_N17 2 " "Info: 6: + IC(1.093 ns) + CELL(0.460 ns) = 4.942 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 32.82 % ) " "Info: Total cell delay = 1.622 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 67.18 % ) " "Info: Total interconnect delay = 3.320 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.779ns 0.374ns 0.388ns 0.686ns 1.093ns } { 0.000ns 0.544ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.099 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.099 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.663ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.994ns 0.206ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.592 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.592 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.663ns 1.063ns } { 0.000ns 0.994ns 0.206ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.779ns 0.374ns 0.388ns 0.686ns 1.093ns } { 0.000ns 0.544ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 22 " "Warning: Circuit may not operate. Detected 22 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR4 1.567 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR4\" (Hold time is 1.567 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.507 ns + Largest " "Info: + Largest clock skew is 6.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 12.216 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 12.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.370 ns) 3.980 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.626 ns) + CELL(0.370 ns) = 3.980 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 6.013 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.970 ns) = 6.013 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 7.852 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X9_Y7_N28 1 " "Info: 4: + IC(1.188 ns) + CELL(0.651 ns) = 7.852 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 8.409 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X9_Y7_N22 1 " "Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 8.409 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 10.635 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(2.226 ns) + CELL(0.000 ns) = 10.635 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 12.216 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X12_Y7_N17 2 " "Info: 7: + IC(0.915 ns) + CELL(0.666 ns) = 12.216 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.847 ns ( 31.49 % ) " "Info: Total cell delay = 3.847 ns ( 31.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.369 ns ( 68.51 % ) " "Info: Total interconnect delay = 8.369 ns ( 68.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.216 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.216 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 5.709 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 5.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.626 ns) + CELL(0.370 ns) 3.980 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.626 ns) + CELL(0.370 ns) = 3.980 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.996 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 5.709 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 5.709 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 35.38 % ) " "Info: Total cell delay = 2.020 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.689 ns ( 64.62 % ) " "Info: Total interconnect delay = 3.689 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.216 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.216 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.942 ns - Shortest register register " "Info: - Shortest register to register delay is 4.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X13_Y7_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.544 ns) 1.323 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X12_Y7_N26 1 " "Info: 2: + IC(0.779 ns) + CELL(0.544 ns) = 1.323 ns; Loc. = LCCOMB_X12_Y7_N26; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 1.903 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X12_Y7_N28 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.903 ns; Loc. = LCCOMB_X12_Y7_N28; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 2.497 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X12_Y7_N10 3 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 2.497 ns; Loc. = LCCOMB_X12_Y7_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.206 ns) 3.389 ns ALU_parallel_8b:inst4\|74181:inst\|80 5 COMB LCCOMB_X13_Y7_N4 8 " "Info: 5: + IC(0.686 ns) + CELL(0.206 ns) = 3.389 ns; Loc. = LCCOMB_X13_Y7_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.460 ns) 4.942 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X12_Y7_N17 2 " "Info: 6: + IC(1.093 ns) + CELL(0.460 ns) = 4.942 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 32.82 % ) " "Info: Total cell delay = 1.622 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 67.18 % ) " "Info: Total interconnect delay = 3.320 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.779ns 0.374ns 0.388ns 0.686ns 1.093ns } { 0.000ns 0.544ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.216 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.216 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.709 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.709 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.626ns 1.063ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.779ns 0.374ns 0.388ns 0.686ns 1.093ns } { 0.000ns 0.544ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 23 " "Warning: Circuit may not operate. Detected 23 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 uIR5 1.567 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" for clock \"uIR5\" (Hold time is 1.567 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.507 ns + Largest " "Info: + Largest clock skew is 6.507 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 12.347 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 12.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.628 ns) + CELL(0.499 ns) 4.111 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.628 ns) + CELL(0.499 ns) = 4.111 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 6.144 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.970 ns) = 6.144 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 7.983 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X9_Y7_N28 1 " "Info: 4: + IC(1.188 ns) + CELL(0.651 ns) = 7.983 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 8.540 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X9_Y7_N22 1 " "Info: 5: + IC(0.351 ns) + CELL(0.206 ns) = 8.540 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 10.766 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(2.226 ns) + CELL(0.000 ns) = 10.766 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 12.347 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X12_Y7_N17 2 " "Info: 7: + IC(0.915 ns) + CELL(0.666 ns) = 12.347 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.976 ns ( 32.20 % ) " "Info: Total cell delay = 3.976 ns ( 32.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.371 ns ( 67.80 % ) " "Info: Total interconnect delay = 8.371 ns ( 67.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.347 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.347 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.628ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 5.840 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 5.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.628 ns) + CELL(0.499 ns) 4.111 ns inst16 2 COMB LCCOMB_X9_Y7_N30 8 " "Info: 2: + IC(2.628 ns) + CELL(0.499 ns) = 4.111 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 5.840 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X13_Y7_N9 21 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 5.840 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.149 ns ( 36.80 % ) " "Info: Total cell delay = 2.149 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 63.20 % ) " "Info: Total interconnect delay = 3.691 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.628ns 1.063ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.347 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.347 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.628ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.628ns 1.063ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.942 ns - Shortest register register " "Info: - Shortest register to register delay is 4.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X13_Y7_N9 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.544 ns) 1.323 ns mux2-8:B_sclector\|inst25~150 2 COMB LCCOMB_X12_Y7_N26 1 " "Info: 2: + IC(0.779 ns) + CELL(0.544 ns) = 1.323 ns; Loc. = LCCOMB_X12_Y7_N26; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~150'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 1.903 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X12_Y7_N28 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.903 ns; Loc. = LCCOMB_X12_Y7_N28; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.206 ns) 2.497 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X12_Y7_N10 3 " "Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 2.497 ns; Loc. = LCCOMB_X12_Y7_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.206 ns) 3.389 ns ALU_parallel_8b:inst4\|74181:inst\|80 5 COMB LCCOMB_X13_Y7_N4 8 " "Info: 5: + IC(0.686 ns) + CELL(0.206 ns) = 3.389 ns; Loc. = LCCOMB_X13_Y7_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.460 ns) 4.942 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X12_Y7_N17 2 " "Info: 6: + IC(1.093 ns) + CELL(0.460 ns) = 4.942 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns ( 32.82 % ) " "Info: Total cell delay = 1.622 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 67.18 % ) " "Info: Total interconnect delay = 3.320 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.779ns 0.374ns 0.388ns 0.686ns 1.093ns } { 0.000ns 0.544ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.347 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.347 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.628ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 0.984ns 0.499ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.628ns 1.063ns } { 0.000ns 0.984ns 0.499ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~150 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~150 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.779ns 0.374ns 0.388ns 0.686ns 1.093ns } { 0.000ns 0.544ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2 B_R uIR6 10.598 ns register " "Info: tsu for register \"register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2\" (data pin = \"B_R\", clock pin = \"uIR6\") is 10.598 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.254 ns + Longest pin register " "Info: + Longest pin to register delay is 18.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.409 ns) + CELL(0.370 ns) 8.794 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X14_Y7_N26 5 " "Info: 2: + IC(7.409 ns) + CELL(0.370 ns) = 8.794 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 5; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.624 ns) 10.506 ns mux2-8:B_sclector\|inst24~131 3 COMB LCCOMB_X12_Y7_N18 3 " "Info: 3: + IC(1.088 ns) + CELL(0.624 ns) = 10.506 ns; Loc. = LCCOMB_X12_Y7_N18; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst24~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst24~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.206 ns) 11.098 ns ALU_parallel_8b:inst4\|74181:inst\|47~197 4 COMB LCCOMB_X12_Y7_N2 2 " "Info: 4: + IC(0.386 ns) + CELL(0.206 ns) = 11.098 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|47~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|47~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.544 ns) 12.026 ns ALU_parallel_8b:inst4\|74181:inst\|74~40 5 COMB LCCOMB_X12_Y7_N6 2 " "Info: 5: + IC(0.384 ns) + CELL(0.544 ns) = 12.026 ns; Loc. = LCCOMB_X12_Y7_N6; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~40'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { ALU_parallel_8b:inst4|74181:inst|47~197 ALU_parallel_8b:inst4|74181:inst|74~40 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.370 ns) 13.792 ns ALU_parallel_8b:inst4\|74181:inst\|74~41 6 COMB LCCOMB_X17_Y7_N0 4 " "Info: 6: + IC(1.396 ns) + CELL(0.370 ns) = 13.792 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~41'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.766 ns" { ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 15.071 ns ALU_parallel_8b:inst4\|74181:inst1\|81~19 7 COMB LCCOMB_X14_Y7_N20 1 " "Info: 7: + IC(1.073 ns) + CELL(0.206 ns) = 15.071 ns; Loc. = LCCOMB_X14_Y7_N20; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~19'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.206 ns) 16.297 ns ALU_parallel_8b:inst4\|74181:inst1\|81~20 8 COMB LCCOMB_X17_Y7_N18 8 " "Info: 8: + IC(1.020 ns) + CELL(0.206 ns) = 16.297 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81~20'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.460 ns) 18.254 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2 9 REG LCFF_X10_Y7_N9 1 " "Info: 9: + IC(1.497 ns) + CELL(0.460 ns) = 18.254 ns; Loc. = LCFF_X10_Y7_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.957 ns" { ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.001 ns ( 21.92 % ) " "Info: Total cell delay = 4.001 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.253 ns ( 78.08 % ) " "Info: Total interconnect delay = 14.253 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.254 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|47~197 ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.254 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|47~197 {} ALU_parallel_8b:inst4|74181:inst|74~40 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 7.409ns 1.088ns 0.386ns 0.384ns 1.396ns 1.073ns 1.020ns 1.497ns } { 0.000ns 1.015ns 0.370ns 0.624ns 0.206ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 7.616 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to destination register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.661 ns) + CELL(0.202 ns) 3.857 ns register_4x:inst8\|inst8 2 COMB LCCOMB_X9_Y7_N20 1 " "Info: 2: + IC(2.661 ns) + CELL(0.202 ns) = 3.857 ns; Loc. = LCCOMB_X9_Y7_N20; Fanout = 1; COMB Node = 'register_4x:inst8\|inst8'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { uIR6 register_4x:inst8|inst8 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.000 ns) 6.043 ns register_4x:inst8\|inst8~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.186 ns) + CELL(0.000 ns) = 6.043 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst8~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.616 ns register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2 4 REG LCFF_X10_Y7_N9 1 " "Info: 4: + IC(0.907 ns) + CELL(0.666 ns) = 7.616 ns; Loc. = LCFF_X10_Y7_N9; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R2\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.862 ns ( 24.45 % ) " "Info: Total cell delay = 1.862 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 75.55 % ) " "Info: Total interconnect delay = 5.754 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { uIR6 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.661ns 2.186ns 0.907ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.254 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst24~131 ALU_parallel_8b:inst4|74181:inst|47~197 ALU_parallel_8b:inst4|74181:inst|74~40 ALU_parallel_8b:inst4|74181:inst|74~41 ALU_parallel_8b:inst4|74181:inst1|81~19 ALU_parallel_8b:inst4|74181:inst1|81~20 register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.254 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst24~131 {} ALU_parallel_8b:inst4|74181:inst|47~197 {} ALU_parallel_8b:inst4|74181:inst|74~40 {} ALU_parallel_8b:inst4|74181:inst|74~41 {} ALU_parallel_8b:inst4|74181:inst1|81~19 {} ALU_parallel_8b:inst4|74181:inst1|81~20 {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 7.409ns 1.088ns 0.386ns 0.384ns 1.396ns 1.073ns 1.020ns 1.497ns } { 0.000ns 1.015ns 0.370ns 0.624ns 0.206ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { uIR6 register_4x:inst8|inst8 register_4x:inst8|inst8~clkctrl register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst8 {} register_4x:inst8|inst8~clkctrl {} register_4x:inst8|register-8_with_CLR:R2|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.661ns 2.186ns 0.907ns } { 0.000ns 0.994ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR LD7 register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst 24.968 ns register " "Info: tco from clock \"CLR\" to destination pin \"LD7\" through register \"register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst\" is 24.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 14.407 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 14.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(0.370 ns) 4.043 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.669 ns) + CELL(0.370 ns) = 4.043 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.600 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.600 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.292 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.292 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 7.292 ns inst16 5 COMB LCCOMB_X9_Y7_N30 8 " "Info: 5: + IC(0.429 ns) + CELL(0.571 ns) = 7.292 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 9.325 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 6 REG LCFF_X13_Y7_N27 18 " "Info: 6: + IC(1.063 ns) + CELL(0.970 ns) = 9.325 ns; Loc. = LCFF_X13_Y7_N27; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.494 ns) 10.991 ns register_4x:inst8\|inst9 7 COMB LCCOMB_X9_Y7_N0 1 " "Info: 7: + IC(1.172 ns) + CELL(0.494 ns) = 10.991 ns; Loc. = LCCOMB_X9_Y7_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|inst9'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.835 ns) + CELL(0.000 ns) 12.826 ns register_4x:inst8\|inst9~clkctrl 8 COMB CLKCTRL_G3 8 " "Info: 8: + IC(1.835 ns) + CELL(0.000 ns) = 12.826 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'register_4x:inst8\|inst9~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.835 ns" { register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 14.407 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst 9 REG LCFF_X13_Y7_N3 1 " "Info: 9: + IC(0.915 ns) + CELL(0.666 ns) = 14.407 ns; Loc. = LCFF_X13_Y7_N3; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.904 ns ( 34.04 % ) " "Info: Total cell delay = 4.904 ns ( 34.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.503 ns ( 65.96 % ) " "Info: Total interconnect delay = 9.503 ns ( 65.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.407 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.407 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns 1.172ns 1.835ns 0.915ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.970ns 0.494ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.257 ns + Longest register pin " "Info: + Longest register to pin delay is 10.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst 1 REG LCFF_X13_Y7_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y7_N3; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst2\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.206 ns) 1.358 ns mux2-8:B_sclector\|inst7~128 2 COMB LCCOMB_X13_Y6_N12 1 " "Info: 2: + IC(1.152 ns) + CELL(0.206 ns) = 1.358 ns; Loc. = LCCOMB_X13_Y6_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst7~128'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst mux2-8:B_sclector|inst7~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 104 408 472 152 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.206 ns) 3.037 ns mux2-8:B_sclector\|inst7~129 3 COMB LCCOMB_X9_Y7_N12 1 " "Info: 3: + IC(1.473 ns) + CELL(0.206 ns) = 3.037 ns; Loc. = LCCOMB_X9_Y7_N12; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst7~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { mux2-8:B_sclector|inst7~128 mux2-8:B_sclector|inst7~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 104 408 472 152 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.206 ns) 4.659 ns mux2-8:B_sclector\|inst7~130 4 COMB LCCOMB_X14_Y7_N8 3 " "Info: 4: + IC(1.416 ns) + CELL(0.206 ns) = 4.659 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst7~130'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { mux2-8:B_sclector|inst7~129 mux2-8:B_sclector|inst7~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 104 408 472 152 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.492 ns) + CELL(3.106 ns) 10.257 ns LD7 5 PIN PIN_44 0 " "Info: 5: + IC(2.492 ns) + CELL(3.106 ns) = 10.257 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'LD7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { mux2-8:B_sclector|inst7~130 LD7 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -744 1136 1312 -728 "LD7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.724 ns ( 36.31 % ) " "Info: Total cell delay = 3.724 ns ( 36.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.533 ns ( 63.69 % ) " "Info: Total interconnect delay = 6.533 ns ( 63.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.257 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst mux2-8:B_sclector|inst7~128 mux2-8:B_sclector|inst7~129 mux2-8:B_sclector|inst7~130 LD7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.257 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst {} mux2-8:B_sclector|inst7~128 {} mux2-8:B_sclector|inst7~129 {} mux2-8:B_sclector|inst7~130 {} LD7 {} } { 0.000ns 1.152ns 1.473ns 1.416ns 2.492ns } { 0.000ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.407 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.407 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns 1.172ns 1.835ns 0.915ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.970ns 0.494ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.257 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst mux2-8:B_sclector|inst7~128 mux2-8:B_sclector|inst7~129 mux2-8:B_sclector|inst7~130 LD7 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.257 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst2|inst {} mux2-8:B_sclector|inst7~128 {} mux2-8:B_sclector|inst7~129 {} mux2-8:B_sclector|inst7~130 {} LD7 {} } { 0.000ns 1.152ns 1.473ns 1.416ns 2.492ns } { 0.000ns 0.206ns 0.206ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_R LD4 16.200 ns Longest " "Info: Longest tpd from source pin \"B_R\" to destination pin \"LD4\" is 16.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.431 ns) + CELL(0.499 ns) 8.945 ns mux2-8:B_sclector\|inst10 2 COMB LCCOMB_X14_Y7_N18 1 " "Info: 2: + IC(7.431 ns) + CELL(0.499 ns) = 8.945 ns; Loc. = LCCOMB_X14_Y7_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst10'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.930 ns" { B_R mux2-8:B_sclector|inst10 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 480 296 360 528 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.624 ns) 11.105 ns mux2-8:B_sclector\|inst13~131 3 COMB LCCOMB_X14_Y7_N12 3 " "Info: 3: + IC(1.536 ns) + CELL(0.624 ns) = 11.105 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst13~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { mux2-8:B_sclector|inst10 mux2-8:B_sclector|inst13~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/mux2-8.bdf" { { 512 408 472 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(3.096 ns) 16.200 ns LD4 4 PIN PIN_40 0 " "Info: 4: + IC(1.999 ns) + CELL(3.096 ns) = 16.200 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'LD4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.095 ns" { mux2-8:B_sclector|inst13~131 LD4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -792 1136 1312 -776 "LD4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.234 ns ( 32.31 % ) " "Info: Total cell delay = 5.234 ns ( 32.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.966 ns ( 67.69 % ) " "Info: Total interconnect delay = 10.966 ns ( 67.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.200 ns" { B_R mux2-8:B_sclector|inst10 mux2-8:B_sclector|inst13~131 LD4 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.200 ns" { B_R {} B_R~combout {} mux2-8:B_sclector|inst10 {} mux2-8:B_sclector|inst13~131 {} LD4 {} } { 0.000ns 0.000ns 7.431ns 1.536ns 1.999ns } { 0.000ns 1.015ns 0.499ns 0.624ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 C0 CLR 5.549 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"CLR\") is 5.549 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 15.528 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 15.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1432 -800 -632 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(0.370 ns) 4.043 ns start_stop_selection:inst19\|inst24~head_lut 2 COMB LCCOMB_X13_Y7_N18 1 " "Info: 2: + IC(2.669 ns) + CELL(0.370 ns) = 4.043 ns; Loc. = LCCOMB_X13_Y7_N18; Fanout = 1; COMB Node = 'start_stop_selection:inst19\|inst24~head_lut'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { CLR start_stop_selection:inst19|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.600 ns start_stop_selection:inst19\|inst31 3 COMB LCCOMB_X13_Y7_N16 2 " "Info: 3: + IC(0.351 ns) + CELL(0.206 ns) = 4.600 ns; Loc. = LCCOMB_X13_Y7_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst19\|inst31'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.623 ns) 6.292 ns start_stop_selection:inst19\|inst3 4 COMB LCCOMB_X9_Y7_N18 9 " "Info: 4: + IC(1.069 ns) + CELL(0.623 ns) = 6.292 ns; Loc. = LCCOMB_X9_Y7_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst19\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.571 ns) 7.292 ns inst16 5 COMB LCCOMB_X9_Y7_N30 8 " "Info: 5: + IC(0.429 ns) + CELL(0.571 ns) = 7.292 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { start_stop_selection:inst19|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.970 ns) 9.325 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X13_Y7_N9 21 " "Info: 6: + IC(1.063 ns) + CELL(0.970 ns) = 9.325 ns; Loc. = LCFF_X13_Y7_N9; Fanout = 21; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.651 ns) 11.164 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X9_Y7_N28 1 " "Info: 7: + IC(1.188 ns) + CELL(0.651 ns) = 11.164 ns; Loc. = LCCOMB_X9_Y7_N28; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 11.721 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X9_Y7_N22 1 " "Info: 8: + IC(0.351 ns) + CELL(0.206 ns) = 11.721 ns; Loc. = LCCOMB_X9_Y7_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 13.947 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G6 8 " "Info: 9: + IC(2.226 ns) + CELL(0.000 ns) = 13.947 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 15.528 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X12_Y7_N17 2 " "Info: 10: + IC(0.915 ns) + CELL(0.666 ns) = 15.528 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.267 ns ( 33.92 % ) " "Info: Total cell delay = 5.267 ns ( 33.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.261 ns ( 66.08 % ) " "Info: Total interconnect delay = 10.261 ns ( 66.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.528 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.528 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.285 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 3; PIN Node = 'C0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.086 ns) + CELL(0.651 ns) 8.732 ns ALU_parallel_8b:inst4\|74181:inst\|80 2 COMB LCCOMB_X13_Y7_N4 8 " "Info: 2: + IC(7.086 ns) + CELL(0.651 ns) = 8.732 ns; Loc. = LCCOMB_X13_Y7_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.737 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.460 ns) 10.285 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X12_Y7_N17 2 " "Info: 3: + IC(1.093 ns) + CELL(0.460 ns) = 10.285 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v3第二版灯/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 20.48 % ) " "Info: Total cell delay = 2.106 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.179 ns ( 79.52 % ) " "Info: Total interconnect delay = 8.179 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.285 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.285 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 7.086ns 1.093ns } { 0.000ns 0.995ns 0.651ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.528 ns" { CLR start_stop_selection:inst19|inst24~head_lut start_stop_selection:inst19|inst31 start_stop_selection:inst19|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.528 ns" { CLR {} CLR~combout {} start_stop_selection:inst19|inst24~head_lut {} start_stop_selection:inst19|inst31 {} start_stop_selection:inst19|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.669ns 0.351ns 1.069ns 0.429ns 1.063ns 1.188ns 0.351ns 2.226ns 0.915ns } { 0.000ns 1.004ns 0.370ns 0.206ns 0.623ns 0.571ns 0.970ns 0.651ns 0.206ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.285 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.285 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 7.086ns 1.093ns } { 0.000ns 0.995ns 0.651ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:25:23 2024 " "Info: Processing ended: Thu May 09 19:25:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
