<stg><name>runSysArr</name>


<trans_list>

<trans id="356" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %weight_regfile_3_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_3_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %weight_regfile_3_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_2_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %weight_regfile_3_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %weight_regfile_3_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_3_0_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %weight_regfile_2_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_3_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %weight_regfile_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_2_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %weight_regfile_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %weight_regfile_2_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_2_0_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %weight_regfile_1_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_3_read_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %weight_regfile_1_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_2_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %weight_regfile_1_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %weight_regfile_1_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_1_0_read_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:12 %weight_regfile_0_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_3_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_3_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:13 %weight_regfile_0_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_2_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_2_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %weight_regfile_0_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_1_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %weight_regfile_0_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_0_read

]]></Node>
<StgValue><ssdm name="weight_regfile_0_0_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %output_reg_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %output_reg_0_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %output_reg_0_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %output_reg_0_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_0_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %output_reg_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %output_reg_1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %output_reg_1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %output_reg_1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_1_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %output_reg_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %output_reg_2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %output_reg_2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %output_reg_2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_2_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %output_reg_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %output_reg_3_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %output_reg_3_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %output_reg_3_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_reg_3_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:34 %ko_1_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_1

]]></Node>
<StgValue><ssdm name="ko_1_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %H_TILE_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty

]]></Node>
<StgValue><ssdm name="H_TILE_assign"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %mul_ln111 = mul i32 %H_TILE_assign, i32 %H_TILE_assign

]]></Node>
<StgValue><ssdm name="mul_ln111"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32">
<![CDATA[
entry:37 %trunc_ln111 = trunc i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %input_rows = add i32, i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="input_rows"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:39 %mul24_i_i = mul i9 %ko_1_read, i9 %trunc_ln111

]]></Node>
<StgValue><ssdm name="mul24_i_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %icmp_ln114 = icmp_sgt  i32 %input_rows, i32

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:41 %br_ln114 = br i1 %icmp_ln114, void %.exit, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:0 %empty_31 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:1 %empty_32 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:2 %empty_33 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:3 %empty_34 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:4 %empty_35 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:5 %empty_36 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:6 %empty_37 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:7 %empty_38 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:8 %empty_39 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:9 %empty_40 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:10 %empty_41 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:11 %empty_42 = alloca i32

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:12 %weight_regfile_3_3_load_cast_i_i = sext i8 %weight_regfile_3_3_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_3_load_cast_i_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:13 %weight_regfile_3_2_load_cast_i_i = sext i8 %weight_regfile_3_2_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_2_load_cast_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:14 %weight_regfile_3_1_load_cast_i_i = sext i8 %weight_regfile_3_1_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1_load_cast_i_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:15 %weight_regfile_3_0_load_cast_i_i = sext i8 %weight_regfile_3_0_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_0_load_cast_i_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:16 %weight_regfile_2_3_load_cast_i_i = sext i8 %weight_regfile_2_3_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_3_load_cast_i_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:17 %weight_regfile_2_2_load_cast_i_i = sext i8 %weight_regfile_2_2_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_2_load_cast_i_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:18 %weight_regfile_2_1_load_cast_i_i = sext i8 %weight_regfile_2_1_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1_load_cast_i_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:19 %weight_regfile_2_0_load_cast_i_i = sext i8 %weight_regfile_2_0_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_0_load_cast_i_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:20 %weight_regfile_1_3_load_cast_i_i = sext i8 %weight_regfile_1_3_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_3_load_cast_i_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:21 %weight_regfile_1_2_load_cast_i_i = sext i8 %weight_regfile_1_2_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_2_load_cast_i_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:22 %weight_regfile_1_1_load_cast_i_i = sext i8 %weight_regfile_1_1_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1_load_cast_i_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:23 %weight_regfile_1_0_load_cast_i_i = sext i8 %weight_regfile_1_0_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_0_load_cast_i_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:24 %weight_regfile_0_3_load_cast_i_i = sext i8 %weight_regfile_0_3_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_3_load_cast_i_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:25 %weight_regfile_0_2_load_cast_i_i = sext i8 %weight_regfile_0_2_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_2_load_cast_i_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:26 %weight_regfile_0_1_load_cast_i_i = sext i8 %weight_regfile_0_1_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1_load_cast_i_i"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph.i.i:27 %weight_regfile_0_0_load_cast_i_i = sext i8 %weight_regfile_0_0_read_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_0_load_cast_i_i"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph.i.i:28 %trunc_ln114 = trunc i32 %input_rows

]]></Node>
<StgValue><ssdm name="trunc_ln114"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph.i.i:29 %add_ln139_4 = add i9, i9 %mul24_i_i

]]></Node>
<StgValue><ssdm name="add_ln139_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph.i.i:30 %add_ln177_3 = add i9, i9 %mul24_i_i

]]></Node>
<StgValue><ssdm name="add_ln177_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph.i.i:31 %add_ln177_4 = add i9, i9 %mul24_i_i

]]></Node>
<StgValue><ssdm name="add_ln177_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph.i.i:32 %add_ln177_5 = add i9, i9 %mul24_i_i

]]></Node>
<StgValue><ssdm name="add_ln177_5"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i:33 %br_ln114 = br void

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31 %add_ln114, void %.split4._crit_edge.3.i.i, i31, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:25 %icmp_ln114_1 = icmp_eq  i31 %i, i31 %trunc_ln114

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:26 %add_ln114 = add i31 %i, i31

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:35 %br_ln114 = br i1 %icmp_ln114_1, void %.split6.i.i_ifconv, void %._crit_edge.loopexit.i.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="31">
<![CDATA[
.split6.i.i_ifconv:4 %zext_ln114 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="31">
<![CDATA[
.split6.i.i_ifconv:8 %trunc_ln129 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="31">
<![CDATA[
.split6.i.i_ifconv:9 %zext_ln129 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:10 %data_l1buf_0_addr = getelementptr i8 %data_l1buf_0, i64, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="data_l1buf_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:11 %data_l1buf_0_load = load i9 %data_l1buf_0_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_0_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.split6.i.i_ifconv:13 %icmp_ln128 = icmp_ne  i31 %i, i31

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:18 %add_ln126_1 = add i32, i32 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.i.i_ifconv:20 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln126_1, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:25 %add_ln126_3 = add i32, i32 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln126_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.i.i_ifconv:26 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln126_3, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split6.i.i_ifconv:27 %xor_ln128 = xor i1 %tmp_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln128"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:71 %add_ln172 = add i32, i32 %zext_ln114

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.i.i_ifconv:72 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split6.i.i_ifconv:73 %xor_ln172 = xor i1 %tmp_2, i1

]]></Node>
<StgValue><ssdm name="xor_ln172"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:74 %icmp_ln173 = icmp_ult  i32 %add_ln172, i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split6.i.i_ifconv:75 %and_ln173 = and i1 %icmp_ln173, i1 %xor_ln172

]]></Node>
<StgValue><ssdm name="and_ln173"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split6.i.i_ifconv:80 %br_ln173 = br i1 %and_ln173, void %.split4.1.i.i, void %bb.0.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1.i.i:0 %add_ln172_1 = add i32 %zext_ln114, i32

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.1.i.i:1 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172_1, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4.1.i.i:2 %xor_ln172_1 = xor i1 %tmp_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln172_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.1.i.i:3 %icmp_ln173_1 = icmp_ult  i32 %add_ln172_1, i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="icmp_ln173_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4.1.i.i:4 %and_ln173_1 = and i1 %icmp_ln173_1, i1 %xor_ln172_1

]]></Node>
<StgValue><ssdm name="and_ln173_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4.1.i.i:5 %br_ln173 = br i1 %and_ln173_1, void %.split4.2.i.i, void %bb.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2.i.i:0 %add_ln172_2 = add i32 %zext_ln114, i32

]]></Node>
<StgValue><ssdm name="add_ln172_2"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split4.2.i.i:1 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172_2, i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4.2.i.i:2 %xor_ln172_2 = xor i1 %tmp_4, i1

]]></Node>
<StgValue><ssdm name="xor_ln172_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.2.i.i:3 %icmp_ln173_2 = icmp_ult  i32 %add_ln172_2, i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="icmp_ln173_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4.2.i.i:4 %and_ln173_2 = and i1 %icmp_ln173_2, i1 %xor_ln172_2

]]></Node>
<StgValue><ssdm name="and_ln173_2"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4.2.i.i:5 %br_ln173 = br i1 %and_ln173_2, void %.split4.3.i.i, void %bb.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4.3.i.i:0 %icmp_ln173_3 = icmp_ult  i32 %add_ln126_3, i32 %mul_ln111

]]></Node>
<StgValue><ssdm name="icmp_ln173_3"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4.3.i.i:1 %and_ln173_3 = and i1 %icmp_ln173_3, i1 %xor_ln128

]]></Node>
<StgValue><ssdm name="and_ln173_3"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4.3.i.i:2 %br_ln173 = br i1 %and_ln173_3, void %.split4._crit_edge.3.i.i, void %bb.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
:16 %p_load109 = load i8 %empty_34

]]></Node>
<StgValue><ssdm name="p_load109"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:20 %p_load105 = load i8 %empty_38

]]></Node>
<StgValue><ssdm name="p_load105"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8">
<![CDATA[
:24 %p_load98 = load i8 %empty_42

]]></Node>
<StgValue><ssdm name="p_load98"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:27 %store_ln114 = store i8 %p_load98, i8 %empty_38, i8 %p_load105

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:31 %store_ln114 = store i8 %p_load105, i8 %empty_34, i8 %p_load109

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:3 %p_load = load i8 %empty_42

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:11 %data_l1buf_0_load = load i9 %data_l1buf_0_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_0_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6.i.i_ifconv:12 %add_ln126 = add i9, i9 %trunc_ln129

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:14 %zext_ln129_1 = zext i9 %add_ln126

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:15 %data_l1buf_1_addr = getelementptr i8 %data_l1buf_1, i64, i64 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="data_l1buf_1_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:16 %data_l1buf_1_load = load i9 %data_l1buf_1_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_1_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6.i.i_ifconv:76 %store_ln173 = store i8 %data_l1buf_0_load, i8 %empty_42, i8 %p_load, i8 %p_load98

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:2 %sext_ln165_6 = sext i8 %p_load109

]]></Node>
<StgValue><ssdm name="sext_ln165_6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:5 %sext_ln165_9 = sext i8 %p_load105

]]></Node>
<StgValue><ssdm name="sext_ln165_9"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:8 %sext_ln165_12 = sext i8 %p_load

]]></Node>
<StgValue><ssdm name="sext_ln165_12"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:11 %sext_ln166_4 = sext i8 %data_l1buf_0_load

]]></Node>
<StgValue><ssdm name="sext_ln166_4"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:16 %mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_6"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:22 %mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_9"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:28 %mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_12"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:34 %mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
:15 %p_load110 = load i8 %empty_33

]]></Node>
<StgValue><ssdm name="p_load110"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:19 %p_load106 = load i8 %empty_37

]]></Node>
<StgValue><ssdm name="p_load106"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8">
<![CDATA[
:23 %p_load100 = load i8 %empty_41

]]></Node>
<StgValue><ssdm name="p_load100"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:28 %store_ln114 = store i8 %p_load100, i8 %empty_37, i8 %p_load106

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:32 %store_ln114 = store i8 %p_load106, i8 %empty_33, i8 %p_load110

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:2 %p_load99 = load i8 %empty_41

]]></Node>
<StgValue><ssdm name="p_load99"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:16 %data_l1buf_1_load = load i9 %data_l1buf_1_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_1_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split6.i.i_ifconv:17 %select_ln128 = select i1 %icmp_ln128, i8 %data_l1buf_1_load, i8

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6.i.i_ifconv:19 %add_ln126_2 = add i9, i9 %trunc_ln129

]]></Node>
<StgValue><ssdm name="add_ln126_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:21 %zext_ln129_2 = zext i9 %add_ln126_2

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:22 %data_l1buf_2_addr = getelementptr i8 %data_l1buf_2, i64, i64 %zext_ln129_2

]]></Node>
<StgValue><ssdm name="data_l1buf_2_addr"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:23 %data_l1buf_2_load = load i9 %data_l1buf_2_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_2_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6.i.i_ifconv:32 %add_ln139 = add i9 %add_ln139_4, i9 %trunc_ln129

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:33 %zext_ln139 = zext i9 %add_ln139

]]></Node>
<StgValue><ssdm name="zext_ln139"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:34 %output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="output_l1_3_addr"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:35 %output_l1_3_load = load i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6.i.i_ifconv:37 %add_ln139_1 = add i9 %add_ln126_2, i9 %mul24_i_i

]]></Node>
<StgValue><ssdm name="add_ln139_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:38 %zext_ln139_1 = zext i9 %add_ln139_1

]]></Node>
<StgValue><ssdm name="zext_ln139_1"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:39 %output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln139_1

]]></Node>
<StgValue><ssdm name="output_l1_2_addr"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:40 %output_l1_2_load = load i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6.i.i_ifconv:42 %add_ln139_2 = add i9 %add_ln126, i9 %mul24_i_i

]]></Node>
<StgValue><ssdm name="add_ln139_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:43 %zext_ln139_2 = zext i9 %add_ln139_2

]]></Node>
<StgValue><ssdm name="zext_ln139_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:44 %output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln139_2

]]></Node>
<StgValue><ssdm name="output_l1_1_addr"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:45 %output_l1_1_load = load i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split6.i.i_ifconv:47 %add_ln139_3 = add i9 %mul24_i_i, i9 %trunc_ln129

]]></Node>
<StgValue><ssdm name="add_ln139_3"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:48 %zext_ln139_3 = zext i9 %add_ln139_3

]]></Node>
<StgValue><ssdm name="zext_ln139_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:49 %output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln139_3

]]></Node>
<StgValue><ssdm name="output_l1_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:50 %psum_15 = load i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="psum_15"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6.i.i_ifconv:77 %store_ln173 = store i8 %select_ln128, i8 %empty_41, i8 %p_load99, i8 %p_load100

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:1 %sext_ln165_5 = sext i8 %p_load110

]]></Node>
<StgValue><ssdm name="sext_ln165_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:4 %sext_ln165_8 = sext i8 %p_load106

]]></Node>
<StgValue><ssdm name="sext_ln165_8"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:7 %sext_ln165_11 = sext i8 %p_load99

]]></Node>
<StgValue><ssdm name="sext_ln165_11"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:10 %sext_ln165_14 = sext i8 %select_ln128

]]></Node>
<StgValue><ssdm name="sext_ln165_14"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:14 %mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_5"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:16 %mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_6"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:20 %mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_8"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:22 %mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_9"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:26 %mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_11"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:28 %mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_12"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:32 %mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_14"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:34 %mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
:14 %p_load111 = load i8 %empty_32

]]></Node>
<StgValue><ssdm name="p_load111"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:18 %p_load107 = load i8 %empty_36

]]></Node>
<StgValue><ssdm name="p_load107"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8">
<![CDATA[
:22 %p_load102 = load i8 %empty_40

]]></Node>
<StgValue><ssdm name="p_load102"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:29 %store_ln114 = store i8 %p_load102, i8 %empty_36, i8 %p_load107

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:33 %store_ln114 = store i8 %p_load107, i8 %empty_32, i8 %p_load111

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:1 %p_load101 = load i8 %empty_40

]]></Node>
<StgValue><ssdm name="p_load101"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:23 %data_l1buf_2_load = load i9 %data_l1buf_2_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_2_load"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split6.i.i_ifconv:24 %select_ln128_1 = select i1 %tmp, i8, i8 %data_l1buf_2_load

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="32">
<![CDATA[
.split6.i.i_ifconv:28 %zext_ln129_3 = zext i32 %add_ln126_3

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i.i_ifconv:29 %data_l1buf_3_addr = getelementptr i8 %data_l1buf_3, i64, i64 %zext_ln129_3

]]></Node>
<StgValue><ssdm name="data_l1buf_3_addr"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:30 %data_l1buf_3_load = load i9 %data_l1buf_3_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_3_load"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:35 %output_l1_3_load = load i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.i.i_ifconv:36 %psum_3 = select i1 %tmp_1, i32, i32 %output_l1_3_load

]]></Node>
<StgValue><ssdm name="psum_3"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:40 %output_l1_2_load = load i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.i.i_ifconv:41 %psum_7 = select i1 %tmp, i32, i32 %output_l1_2_load

]]></Node>
<StgValue><ssdm name="psum_7"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:45 %output_l1_1_load = load i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6.i.i_ifconv:46 %psum_11 = select i1 %icmp_ln128, i32 %output_l1_1_load, i32

]]></Node>
<StgValue><ssdm name="psum_11"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:50 %psum_15 = load i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="psum_15"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6.i.i_ifconv:78 %store_ln173 = store i8 %select_ln128_1, i8 %empty_40, i8 %p_load101, i8 %p_load102

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:0 %sext_ln165_4 = sext i8 %p_load111

]]></Node>
<StgValue><ssdm name="sext_ln165_4"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:3 %sext_ln165_7 = sext i8 %p_load107

]]></Node>
<StgValue><ssdm name="sext_ln165_7"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:6 %sext_ln165_10 = sext i8 %p_load101

]]></Node>
<StgValue><ssdm name="sext_ln165_10"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
.split4._crit_edge.3.i.i:9 %sext_ln165_13 = sext i8 %select_ln128_1

]]></Node>
<StgValue><ssdm name="sext_ln165_13"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:12 %mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_4"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:14 %mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_5"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:16 %mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_6"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:17 %sext_ln166_7 = sext i16 %mul_ln166_6

]]></Node>
<StgValue><ssdm name="sext_ln166_7"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:18 %mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_7"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:20 %mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_8"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:22 %mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_9"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:23 %sext_ln166_10 = sext i16 %mul_ln166_9

]]></Node>
<StgValue><ssdm name="sext_ln166_10"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:24 %mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_10"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:26 %mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_11"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:28 %mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_12"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:29 %sext_ln166_13 = sext i16 %mul_ln166_12

]]></Node>
<StgValue><ssdm name="sext_ln166_13"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:30 %mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_13"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:32 %mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_14"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:34 %mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_15"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:35 %sext_ln165_15 = sext i16 %mul_ln166_15

]]></Node>
<StgValue><ssdm name="sext_ln165_15"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:38 %add_ln165_2 = add i32 %psum_3, i32 %sext_ln166_7

]]></Node>
<StgValue><ssdm name="add_ln165_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:41 %add_ln165_5 = add i32 %psum_7, i32 %sext_ln166_10

]]></Node>
<StgValue><ssdm name="add_ln165_5"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:44 %add_ln165_8 = add i32 %psum_11, i32 %sext_ln166_13

]]></Node>
<StgValue><ssdm name="add_ln165_8"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:47 %add_ln165_11 = add i32 %psum_15, i32 %sext_ln165_15

]]></Node>
<StgValue><ssdm name="add_ln165_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %psum_14 = phi i32 %add_ln165_11, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_14"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %psum_13 = phi i32 %add_ln165_10, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_13"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %psum_12 = phi i32 %add_ln165_9, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_12"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %psum_10 = phi i32 %add_ln165_8, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_10"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %psum_9 = phi i32 %add_ln165_7, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_9"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %psum_8 = phi i32 %add_ln165_6, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_8"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7 %psum_6 = phi i32 %add_ln165_5, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_6"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8 %psum_5 = phi i32 %add_ln165_4, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_5"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9 %psum_4 = phi i32 %add_ln165_3, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_4"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10 %psum_2 = phi i32 %add_ln165_2, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_2"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:11 %psum_1 = phi i32 %add_ln165_1, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum_1"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:12 %psum = phi i32 %add_ln165, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="psum"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
:13 %p_load112 = load i8 %empty_31

]]></Node>
<StgValue><ssdm name="p_load112"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
:17 %p_load108 = load i8 %empty_35

]]></Node>
<StgValue><ssdm name="p_load108"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:21 %p_load104 = load i8 %empty_39

]]></Node>
<StgValue><ssdm name="p_load104"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:30 %store_ln114 = store i8 %p_load104, i8 %empty_35, i8 %p_load108

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:34 %store_ln114 = store i8 %p_load108, i8 %empty_31, i8 %p_load112

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:0 %p_load103 = load i8 %empty_39

]]></Node>
<StgValue><ssdm name="p_load103"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="9">
<![CDATA[
.split6.i.i_ifconv:30 %data_l1buf_3_load = load i9 %data_l1buf_3_addr

]]></Node>
<StgValue><ssdm name="data_l1buf_3_load"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split6.i.i_ifconv:31 %select_ln128_2 = select i1 %tmp_1, i8, i8 %data_l1buf_3_load

]]></Node>
<StgValue><ssdm name="select_ln128_2"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:51 %sext_ln166 = sext i8 %p_load112

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:52 %mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:56 %sext_ln166_1 = sext i8 %p_load108

]]></Node>
<StgValue><ssdm name="sext_ln166_1"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:57 %mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_1"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:61 %sext_ln166_2 = sext i8 %p_load103

]]></Node>
<StgValue><ssdm name="sext_ln166_2"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:62 %mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_2"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="8">
<![CDATA[
.split6.i.i_ifconv:66 %sext_ln166_3 = sext i8 %select_ln128_2

]]></Node>
<StgValue><ssdm name="sext_ln166_3"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:67 %mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_3"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6.i.i_ifconv:79 %store_ln173 = store i8 %select_ln128_2, i8 %empty_39, i8 %p_load103, i8 %p_load104

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:12 %mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_4"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:14 %mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_5"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:15 %sext_ln166_6 = sext i16 %mul_ln166_5

]]></Node>
<StgValue><ssdm name="sext_ln166_6"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:18 %mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_7"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:20 %mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_8"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:21 %sext_ln166_9 = sext i16 %mul_ln166_8

]]></Node>
<StgValue><ssdm name="sext_ln166_9"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:24 %mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_10"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:26 %mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_11"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:27 %sext_ln166_12 = sext i16 %mul_ln166_11

]]></Node>
<StgValue><ssdm name="sext_ln166_12"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:30 %mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_13"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:32 %mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_14"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:33 %sext_ln166_15 = sext i16 %mul_ln166_14

]]></Node>
<StgValue><ssdm name="sext_ln166_15"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:37 %add_ln165_1 = add i32 %psum_2, i32 %sext_ln166_6

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:38 %add_ln165_2 = add i32 %psum_3, i32 %sext_ln166_7

]]></Node>
<StgValue><ssdm name="add_ln165_2"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:40 %add_ln165_4 = add i32 %psum_6, i32 %sext_ln166_9

]]></Node>
<StgValue><ssdm name="add_ln165_4"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:41 %add_ln165_5 = add i32 %psum_7, i32 %sext_ln166_10

]]></Node>
<StgValue><ssdm name="add_ln165_5"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:43 %add_ln165_7 = add i32 %psum_10, i32 %sext_ln166_12

]]></Node>
<StgValue><ssdm name="add_ln165_7"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:44 %add_ln165_8 = add i32 %psum_11, i32 %sext_ln166_13

]]></Node>
<StgValue><ssdm name="add_ln165_8"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:46 %add_ln165_10 = add i32 %psum_14, i32 %sext_ln166_15

]]></Node>
<StgValue><ssdm name="add_ln165_10"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:47 %add_ln165_11 = add i32 %psum_15, i32 %sext_ln165_15

]]></Node>
<StgValue><ssdm name="add_ln165_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="276" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:52 %mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:57 %mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_1"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:62 %mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_2"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:67 %mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_3"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:12 %mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_4"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:13 %sext_ln166_5 = sext i16 %mul_ln166_4

]]></Node>
<StgValue><ssdm name="sext_ln166_5"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:18 %mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_7"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:19 %sext_ln166_8 = sext i16 %mul_ln166_7

]]></Node>
<StgValue><ssdm name="sext_ln166_8"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:24 %mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_10"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:25 %sext_ln166_11 = sext i16 %mul_ln166_10

]]></Node>
<StgValue><ssdm name="sext_ln166_11"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:30 %mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_13"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="16">
<![CDATA[
.split4._crit_edge.3.i.i:31 %sext_ln166_14 = sext i16 %mul_ln166_13

]]></Node>
<StgValue><ssdm name="sext_ln166_14"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:36 %add_ln165 = add i32 %psum_1, i32 %sext_ln166_5

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:37 %add_ln165_1 = add i32 %psum_2, i32 %sext_ln166_6

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:39 %add_ln165_3 = add i32 %psum_5, i32 %sext_ln166_8

]]></Node>
<StgValue><ssdm name="add_ln165_3"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:40 %add_ln165_4 = add i32 %psum_6, i32 %sext_ln166_9

]]></Node>
<StgValue><ssdm name="add_ln165_4"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:42 %add_ln165_6 = add i32 %psum_9, i32 %sext_ln166_11

]]></Node>
<StgValue><ssdm name="add_ln165_6"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:43 %add_ln165_7 = add i32 %psum_10, i32 %sext_ln166_12

]]></Node>
<StgValue><ssdm name="add_ln165_7"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:45 %add_ln165_9 = add i32 %psum_13, i32 %sext_ln166_14

]]></Node>
<StgValue><ssdm name="add_ln165_9"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:46 %add_ln165_10 = add i32 %psum_14, i32 %sext_ln166_15

]]></Node>
<StgValue><ssdm name="add_ln165_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="296" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:52 %mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="16">
<![CDATA[
.split6.i.i_ifconv:53 %sext_ln165 = sext i16 %mul_ln166

]]></Node>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:54 %output_reg_3_3_1 = add i32 %psum, i32 %sext_ln165

]]></Node>
<StgValue><ssdm name="output_reg_3_3_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:57 %mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_1"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="16">
<![CDATA[
.split6.i.i_ifconv:58 %sext_ln165_1 = sext i16 %mul_ln166_1

]]></Node>
<StgValue><ssdm name="sext_ln165_1"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:59 %output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln165_1

]]></Node>
<StgValue><ssdm name="output_reg_2_3_1"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:62 %mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_2"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="16">
<![CDATA[
.split6.i.i_ifconv:63 %sext_ln165_2 = sext i16 %mul_ln166_2

]]></Node>
<StgValue><ssdm name="sext_ln165_2"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:64 %output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln165_2

]]></Node>
<StgValue><ssdm name="output_reg_1_3_1"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6.i.i_ifconv:67 %mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i

]]></Node>
<StgValue><ssdm name="mul_ln166_3"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="16">
<![CDATA[
.split6.i.i_ifconv:68 %sext_ln165_3 = sext i16 %mul_ln166_3

]]></Node>
<StgValue><ssdm name="sext_ln165_3"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:69 %output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln165_3

]]></Node>
<StgValue><ssdm name="output_reg_0_3_1"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:36 %add_ln165 = add i32 %psum_1, i32 %sext_ln166_5

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:39 %add_ln165_3 = add i32 %psum_5, i32 %sext_ln166_8

]]></Node>
<StgValue><ssdm name="add_ln165_3"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:42 %add_ln165_6 = add i32 %psum_9, i32 %sext_ln166_11

]]></Node>
<StgValue><ssdm name="add_ln165_6"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4._crit_edge.3.i.i:45 %add_ln165_9 = add i32 %psum_13, i32 %sext_ln166_14

]]></Node>
<StgValue><ssdm name="add_ln165_9"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
.split4._crit_edge.3.i.i:48 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6.i.i_ifconv:5 %specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln114"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6.i.i_ifconv:6 %speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln114"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.i.i_ifconv:7 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:54 %output_reg_3_3_1 = add i32 %psum, i32 %sext_ln165

]]></Node>
<StgValue><ssdm name="output_reg_3_3_1"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:55 %store_ln164 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:59 %output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln165_1

]]></Node>
<StgValue><ssdm name="output_reg_2_3_1"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:60 %store_ln164 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:64 %output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln165_2

]]></Node>
<StgValue><ssdm name="output_reg_1_3_1"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:65 %store_ln164 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:69 %output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln165_3

]]></Node>
<StgValue><ssdm name="output_reg_0_3_1"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.i.i_ifconv:70 %store_ln164 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.0.i.i:0 %add_ln177 = add i9 %add_ln177_3, i9 %trunc_ln129

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="9">
<![CDATA[
bb.0.i.i:1 %zext_ln177 = zext i9 %add_ln177

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.0.i.i:2 %output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb.0.i.i:3 %store_ln177 = store i32 %output_reg_3_3_1, i9 %output_l1_3_addr_1, i32 %output_l1_3_load

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
bb.0.i.i:4 %br_ln180 = br void %.split4.1.i.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.1.i.i:0 %add_ln177_1 = add i9 %add_ln177_4, i9 %trunc_ln129

]]></Node>
<StgValue><ssdm name="add_ln177_1"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="9">
<![CDATA[
bb.1.i.i:1 %zext_ln177_1 = zext i9 %add_ln177_1

]]></Node>
<StgValue><ssdm name="zext_ln177_1"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.1.i.i:2 %output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln177_1

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb.1.i.i:3 %store_ln177 = store i32 %output_reg_2_3_1, i9 %output_l1_2_addr_1, i32 %output_l1_2_load

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
bb.1.i.i:4 %br_ln180 = br void %.split4.2.i.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.2.i.i:0 %add_ln177_2 = add i9 %add_ln177_5, i9 %trunc_ln129

]]></Node>
<StgValue><ssdm name="add_ln177_2"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="9">
<![CDATA[
bb.2.i.i:1 %zext_ln177_2 = zext i9 %add_ln177_2

]]></Node>
<StgValue><ssdm name="zext_ln177_2"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.2.i.i:2 %output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln177_2

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb.2.i.i:3 %store_ln177 = store i32 %output_reg_1_3_1, i9 %output_l1_1_addr_1, i32 %output_l1_1_load

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
bb.2.i.i:4 %br_ln180 = br void %.split4.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb.3.i.i:0 %output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln139

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
bb.3.i.i:1 %store_ln177 = store i32 %output_reg_0_3_1, i9 %output_l1_0_addr_1, i32 %psum_15

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln173_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
bb.3.i.i:2 %br_ln180 = br void %.split4._crit_edge.3.i.i

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:0 %store_ln163 = store i32 %psum, i32 %output_reg_3_2

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:1 %store_ln163 = store i32 %psum_1, i32 %output_reg_3_1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:2 %store_ln163 = store i32 %psum_2, i32 %output_reg_3_0

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:3 %store_ln163 = store i32 %psum_4, i32 %output_reg_2_2

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:4 %store_ln163 = store i32 %psum_5, i32 %output_reg_2_1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:5 %store_ln163 = store i32 %psum_6, i32 %output_reg_2_0

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:6 %store_ln163 = store i32 %psum_8, i32 %output_reg_1_2

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:7 %store_ln163 = store i32 %psum_9, i32 %output_reg_1_1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:8 %store_ln163 = store i32 %psum_10, i32 %output_reg_1_0

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:9 %store_ln163 = store i32 %psum_12, i32 %output_reg_0_2

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:10 %store_ln163 = store i32 %psum_13, i32 %output_reg_0_1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit.i.i:11 %store_ln163 = store i32 %psum_14, i32 %output_reg_0_0

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:12 %br_ln183 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0">
<![CDATA[
.exit:0 %ret_ln301 = ret

]]></Node>
<StgValue><ssdm name="ret_ln301"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
