// Seed: 527879378
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output supply1 id_2;
  output wire id_1;
  uwire id_4;
  assign module_2.id_0 = 0;
  assign id_2 = (id_3 * id_4 == id_3) ? -1 == ~id_4 : (-1);
  assign module_1.id_1 = 0;
  assign id_4 = id_4 & -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    input tri  id_0,
    input tri0 _id_1
);
  parameter id_3 = -1;
  logic id_4;
  ;
  logic [id_1 : -1] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_2 (
    output supply1 id_0,
    output uwire   id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
