Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec  3 10:39:42 2023
| Host         : DESKTOP-6VB9S19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ProcessorSingleCycle_timing_summary_routed.rpt -pb ProcessorSingleCycle_timing_summary_routed.pb -rpx ProcessorSingleCycle_timing_summary_routed.rpx -warn_on_violation
| Design       : ProcessorSingleCycle
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2558)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7268)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2558)
---------------------------
 There are 2558 register/latch pins with no clock driven by root clock pin: clock/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7268)
---------------------------------------------------
 There are 7268 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.326        0.000                      0                   64        0.336        0.000                      0                   64        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.326        0.000                      0                   64        0.336        0.000                      0                   64        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.076ns (25.721%)  route 3.107ns (74.279%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.922     9.524    clock/counter[31]_i_1_n_0
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    12.889    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X22Y42         FDRE (Setup_fdre_C_R)       -0.429    12.850    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.076ns (25.721%)  route 3.107ns (74.279%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.922     9.524    clock/counter[31]_i_1_n_0
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    12.889    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[2]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X22Y42         FDRE (Setup_fdre_C_R)       -0.429    12.850    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.076ns (25.721%)  route 3.107ns (74.279%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.922     9.524    clock/counter[31]_i_1_n_0
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    12.889    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[3]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X22Y42         FDRE (Setup_fdre_C_R)       -0.429    12.850    clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.326ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.076ns (25.721%)  route 3.107ns (74.279%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.922     9.524    clock/counter[31]_i_1_n_0
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    12.889    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[4]/C
                         clock pessimism              0.425    13.314    
                         clock uncertainty           -0.035    13.279    
    SLICE_X22Y42         FDRE (Setup_fdre_C_R)       -0.429    12.850    clock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  3.326    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.076ns (25.741%)  route 3.104ns (74.259%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.919     9.520    clock/counter[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y43         FDRE (Setup_fdre_C_R)       -0.429    12.851    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.076ns (25.741%)  route 3.104ns (74.259%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.919     9.520    clock/counter[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y43         FDRE (Setup_fdre_C_R)       -0.429    12.851    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.076ns (25.741%)  route 3.104ns (74.259%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.919     9.520    clock/counter[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[7]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y43         FDRE (Setup_fdre_C_R)       -0.429    12.851    clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 1.076ns (25.741%)  route 3.104ns (74.259%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.919     9.520    clock/counter[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[8]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y43         FDRE (Setup_fdre_C_R)       -0.429    12.851    clock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.076ns (26.639%)  route 2.963ns (73.361%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.778     9.380    clock/counter[31]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  clock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  clock/counter_reg[10]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    12.851    clock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 clock/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.076ns (26.639%)  route 2.963ns (73.361%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 f  clock/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.476    clock/counter_reg_n_0_[16]
    SLICE_X23Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.600 f  clock/counter[0]_i_9/O
                         net (fo=1, routed)           0.401     7.002    clock/counter[0]_i_9_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.126 f  clock/counter[0]_i_7/O
                         net (fo=1, routed)           0.401     7.527    clock/counter[0]_i_7_n_0
    SLICE_X23Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.651 f  clock/counter[0]_i_3/O
                         net (fo=1, routed)           0.548     8.199    clock/counter[0]_i_3_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.323 f  clock/counter[0]_i_2/O
                         net (fo=3, routed)           0.154     8.477    clock/counter[0]_i_2_n_0
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.601 r  clock/counter[31]_i_1/O
                         net (fo=31, routed)          0.778     9.380    clock/counter[31]_i_1_n_0
    SLICE_X22Y44         FDRE                                         r  clock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     8.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  clock/counter_reg[11]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    12.851    clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  3.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clock/counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.799    clock/counter_reg_n_0_[1]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.914 r  clock/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    clock/data0[1]
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[1]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    clock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (57.987%)  route 0.185ns (42.013%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clock/counter_reg[5]/Q
                         net (fo=2, routed)           0.185     1.800    clock/counter_reg_n_0_[5]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.915 r  clock/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    clock/data0[5]
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[5]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    clock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  clock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clock/counter_reg[12]/Q
                         net (fo=2, routed)           0.194     1.809    clock/counter_reg_n_0_[12]
    SLICE_X22Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    clock/data0[12]
    SLICE_X22Y44         FDRE                                         r  clock/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  clock/counter_reg[12]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y44         FDRE (Hold_fdre_C_D)         0.105     1.579    clock/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clock/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock/counter_reg[25]/Q
                         net (fo=2, routed)           0.189     1.804    clock/counter_reg_n_0_[25]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  clock/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    clock/data0[25]
    SLICE_X22Y48         FDRE                                         r  clock/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.990    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock/counter_reg[25]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.105     1.580    clock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clock/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock/counter_reg[29]/Q
                         net (fo=2, routed)           0.189     1.804    clock/counter_reg_n_0_[29]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  clock/counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.919    clock/data0[29]
    SLICE_X22Y49         FDRE                                         r  clock/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.990    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock/counter_reg[29]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.105     1.580    clock/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 clock/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clock/counter_reg[13]/Q
                         net (fo=2, routed)           0.189     1.803    clock/counter_reg_n_0_[13]
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  clock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    clock/data0[13]
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y45         FDRE                                         r  clock/counter_reg[13]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y45         FDRE (Hold_fdre_C_D)         0.105     1.579    clock/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.242%)  route 0.185ns (38.758%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clock/counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.799    clock/counter_reg_n_0_[1]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.950 r  clock/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.950    clock/data0[2]
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  clock/counter_reg[2]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    clock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 clock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.154%)  route 0.185ns (38.846%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clock/counter_reg[5]/Q
                         net (fo=2, routed)           0.185     1.800    clock/counter_reg_n_0_[5]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.951 r  clock/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    clock/data0[6]
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y43         FDRE                                         r  clock/counter_reg[6]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    clock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clock/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock/counter_reg[25]/Q
                         net (fo=2, routed)           0.189     1.804    clock/counter_reg_n_0_[25]
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  clock/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.955    clock/data0[26]
    SLICE_X22Y48         FDRE                                         r  clock/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.990    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y48         FDRE                                         r  clock/counter_reg[26]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.105     1.580    clock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clock/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.292ns (60.760%)  route 0.189ns (39.240%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.475    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clock/counter_reg[29]/Q
                         net (fo=2, routed)           0.189     1.804    clock/counter_reg_n_0_[29]
    SLICE_X22Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.955 r  clock/counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.955    clock/data0[30]
    SLICE_X22Y49         FDRE                                         r  clock/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  onboard_clk (IN)
                         net (fo=0)                   0.000     0.000    onboard_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  onboard_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    onboard_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  onboard_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.990    clock/onboard_clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  clock/counter_reg[30]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.105     1.580    clock/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { onboard_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  onboard_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clock/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clock/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y44    clock/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y44    clock/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y44    clock/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y45    clock/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y45    clock/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y45    clock/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y45    clock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clock/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y44    clock/counter_reg[12]/C



