// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_148_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_of_nodes,
        all_attention_coefficients_V_0_load,
        all_attention_coefficients_V_1_load,
        all_attention_coefficients_V_2_load,
        all_attention_coefficients_V_3_load,
        all_attention_coefficients_V_4_load,
        all_attention_coefficients_V_5_load,
        all_attention_coefficients_V_6_load,
        all_attention_coefficients_V_7_load,
        all_attention_coefficients_V_8_load,
        all_attention_coefficients_V_9_load,
        all_attention_coefficients_V_10_load,
        all_attention_coefficients_V_11_load,
        all_attention_coefficients_V_12_load,
        all_attention_coefficients_V_13_load,
        all_attention_coefficients_V_14_load,
        all_attention_coefficients_V_15_load,
        all_attention_coefficients_V_16_load,
        all_attention_coefficients_V_17_load,
        all_attention_coefficients_V_18_load,
        all_attention_coefficients_V_19_load,
        all_attention_coefficients_V_20_load,
        all_attention_coefficients_V_21_load,
        all_attention_coefficients_V_22_load,
        all_attention_coefficients_V_23_load,
        all_attention_coefficients_V_24_load,
        all_attention_coefficients_V_25_load,
        all_attention_coefficients_V_26_load,
        all_attention_coefficients_V_27_load,
        all_attention_coefficients_V_28_load,
        all_attention_coefficients_V_29_load,
        all_attention_coefficients_V_30_load,
        all_attention_coefficients_V_31_load,
        all_attention_coefficients_V_32_load,
        all_attention_coefficients_V_33_load,
        all_attention_coefficients_V_34_load,
        all_attention_coefficients_V_35_load,
        all_attention_coefficients_V_36_load,
        all_attention_coefficients_V_37_load,
        all_attention_coefficients_V_38_load,
        all_attention_coefficients_V_39_load,
        all_attention_coefficients_V_40_load,
        all_attention_coefficients_V_41_load,
        all_attention_coefficients_V_42_load,
        all_attention_coefficients_V_43_load,
        all_attention_coefficients_V_44_load,
        all_attention_coefficients_V_45_load,
        all_attention_coefficients_V_46_load,
        all_attention_coefficients_V_47_load,
        all_attention_coefficients_V_48_load,
        all_attention_coefficients_V_49_load,
        all_attention_coefficients_V_50_load,
        all_attention_coefficients_V_51_load,
        all_attention_coefficients_V_52_load,
        all_attention_coefficients_V_53_load,
        all_attention_coefficients_V_54_load,
        all_attention_coefficients_V_55_load,
        all_attention_coefficients_V_56_load,
        all_attention_coefficients_V_57_load,
        all_attention_coefficients_V_58_load,
        all_attention_coefficients_V_59_load,
        all_attention_coefficients_V_60_load,
        all_attention_coefficients_V_61_load,
        all_attention_coefficients_V_62_load,
        all_attention_coefficients_V_63_load,
        all_attention_coefficients_V_64_load,
        all_attention_coefficients_V_65_load,
        all_attention_coefficients_V_66_load,
        all_attention_coefficients_V_67_load,
        all_attention_coefficients_V_68_load,
        all_attention_coefficients_V_69_load,
        all_attention_coefficients_V_70_load,
        all_attention_coefficients_V_71_load,
        all_attention_coefficients_V_72_load,
        all_attention_coefficients_V_73_load,
        all_attention_coefficients_V_74_load,
        all_attention_coefficients_V_75_load,
        all_attention_coefficients_V_76_load,
        all_attention_coefficients_V_77_load,
        all_attention_coefficients_V_78_load,
        all_attention_coefficients_V_79_load,
        all_attention_coefficients_V_80_load,
        all_attention_coefficients_V_81_load,
        all_attention_coefficients_V_82_load,
        all_attention_coefficients_V_83_load,
        all_attention_coefficients_V_84_load,
        all_attention_coefficients_V_85_load,
        all_attention_coefficients_V_86_load,
        all_attention_coefficients_V_87_load,
        all_attention_coefficients_V_88_load,
        all_attention_coefficients_V_89_load,
        all_attention_coefficients_V_90_load,
        all_attention_coefficients_V_91_load,
        all_attention_coefficients_V_92_load,
        all_attention_coefficients_V_93_load,
        all_attention_coefficients_V_94_load,
        all_attention_coefficients_V_95_load,
        all_attention_coefficients_V_96_load,
        all_attention_coefficients_V_97_load,
        all_attention_coefficients_V_98_load,
        all_attention_coefficients_V_99_load,
        add_ln,
        sum_V_4_out,
        sum_V_4_out_ap_vld,
        nodes_features_proj_V_0_address0,
        nodes_features_proj_V_0_ce0,
        nodes_features_proj_V_0_q0,
        nodes_features_proj_V_1_address0,
        nodes_features_proj_V_1_ce0,
        nodes_features_proj_V_1_q0,
        nodes_features_proj_V_2_address0,
        nodes_features_proj_V_2_ce0,
        nodes_features_proj_V_2_q0,
        nodes_features_proj_V_3_address0,
        nodes_features_proj_V_3_ce0,
        nodes_features_proj_V_3_q0,
        nodes_features_proj_V_4_address0,
        nodes_features_proj_V_4_ce0,
        nodes_features_proj_V_4_q0,
        nodes_features_proj_V_5_address0,
        nodes_features_proj_V_5_ce0,
        nodes_features_proj_V_5_q0,
        nodes_features_proj_V_6_address0,
        nodes_features_proj_V_6_ce0,
        nodes_features_proj_V_6_q0,
        nodes_features_proj_V_7_address0,
        nodes_features_proj_V_7_ce0,
        nodes_features_proj_V_7_q0,
        nodes_features_proj_V_8_address0,
        nodes_features_proj_V_8_ce0,
        nodes_features_proj_V_8_q0,
        nodes_features_proj_V_9_address0,
        nodes_features_proj_V_9_ce0,
        nodes_features_proj_V_9_q0,
        nodes_features_proj_V_10_address0,
        nodes_features_proj_V_10_ce0,
        nodes_features_proj_V_10_q0,
        nodes_features_proj_V_11_address0,
        nodes_features_proj_V_11_ce0,
        nodes_features_proj_V_11_q0,
        nodes_features_proj_V_12_address0,
        nodes_features_proj_V_12_ce0,
        nodes_features_proj_V_12_q0,
        nodes_features_proj_V_13_address0,
        nodes_features_proj_V_13_ce0,
        nodes_features_proj_V_13_q0,
        nodes_features_proj_V_14_address0,
        nodes_features_proj_V_14_ce0,
        nodes_features_proj_V_14_q0,
        nodes_features_proj_V_15_address0,
        nodes_features_proj_V_15_ce0,
        nodes_features_proj_V_15_q0,
        nodes_features_proj_V_16_address0,
        nodes_features_proj_V_16_ce0,
        nodes_features_proj_V_16_q0,
        nodes_features_proj_V_17_address0,
        nodes_features_proj_V_17_ce0,
        nodes_features_proj_V_17_q0,
        nodes_features_proj_V_18_address0,
        nodes_features_proj_V_18_ce0,
        nodes_features_proj_V_18_q0,
        nodes_features_proj_V_19_address0,
        nodes_features_proj_V_19_ce0,
        nodes_features_proj_V_19_q0,
        nodes_features_proj_V_20_address0,
        nodes_features_proj_V_20_ce0,
        nodes_features_proj_V_20_q0,
        nodes_features_proj_V_21_address0,
        nodes_features_proj_V_21_ce0,
        nodes_features_proj_V_21_q0,
        nodes_features_proj_V_22_address0,
        nodes_features_proj_V_22_ce0,
        nodes_features_proj_V_22_q0,
        nodes_features_proj_V_23_address0,
        nodes_features_proj_V_23_ce0,
        nodes_features_proj_V_23_q0,
        nodes_features_proj_V_24_address0,
        nodes_features_proj_V_24_ce0,
        nodes_features_proj_V_24_q0,
        nodes_features_proj_V_25_address0,
        nodes_features_proj_V_25_ce0,
        nodes_features_proj_V_25_q0,
        nodes_features_proj_V_26_address0,
        nodes_features_proj_V_26_ce0,
        nodes_features_proj_V_26_q0,
        nodes_features_proj_V_27_address0,
        nodes_features_proj_V_27_ce0,
        nodes_features_proj_V_27_q0,
        nodes_features_proj_V_28_address0,
        nodes_features_proj_V_28_ce0,
        nodes_features_proj_V_28_q0,
        nodes_features_proj_V_29_address0,
        nodes_features_proj_V_29_ce0,
        nodes_features_proj_V_29_q0,
        nodes_features_proj_V_30_address0,
        nodes_features_proj_V_30_ce0,
        nodes_features_proj_V_30_q0,
        nodes_features_proj_V_31_address0,
        nodes_features_proj_V_31_ce0,
        nodes_features_proj_V_31_q0,
        nodes_features_proj_V_32_address0,
        nodes_features_proj_V_32_ce0,
        nodes_features_proj_V_32_q0,
        nodes_features_proj_V_33_address0,
        nodes_features_proj_V_33_ce0,
        nodes_features_proj_V_33_q0,
        nodes_features_proj_V_34_address0,
        nodes_features_proj_V_34_ce0,
        nodes_features_proj_V_34_q0,
        nodes_features_proj_V_35_address0,
        nodes_features_proj_V_35_ce0,
        nodes_features_proj_V_35_q0,
        nodes_features_proj_V_36_address0,
        nodes_features_proj_V_36_ce0,
        nodes_features_proj_V_36_q0,
        nodes_features_proj_V_37_address0,
        nodes_features_proj_V_37_ce0,
        nodes_features_proj_V_37_q0,
        nodes_features_proj_V_38_address0,
        nodes_features_proj_V_38_ce0,
        nodes_features_proj_V_38_q0,
        nodes_features_proj_V_39_address0,
        nodes_features_proj_V_39_ce0,
        nodes_features_proj_V_39_q0,
        nodes_features_proj_V_40_address0,
        nodes_features_proj_V_40_ce0,
        nodes_features_proj_V_40_q0,
        nodes_features_proj_V_41_address0,
        nodes_features_proj_V_41_ce0,
        nodes_features_proj_V_41_q0,
        nodes_features_proj_V_42_address0,
        nodes_features_proj_V_42_ce0,
        nodes_features_proj_V_42_q0,
        nodes_features_proj_V_43_address0,
        nodes_features_proj_V_43_ce0,
        nodes_features_proj_V_43_q0,
        nodes_features_proj_V_44_address0,
        nodes_features_proj_V_44_ce0,
        nodes_features_proj_V_44_q0,
        nodes_features_proj_V_45_address0,
        nodes_features_proj_V_45_ce0,
        nodes_features_proj_V_45_q0,
        nodes_features_proj_V_46_address0,
        nodes_features_proj_V_46_ce0,
        nodes_features_proj_V_46_q0,
        nodes_features_proj_V_47_address0,
        nodes_features_proj_V_47_ce0,
        nodes_features_proj_V_47_q0,
        nodes_features_proj_V_48_address0,
        nodes_features_proj_V_48_ce0,
        nodes_features_proj_V_48_q0,
        nodes_features_proj_V_49_address0,
        nodes_features_proj_V_49_ce0,
        nodes_features_proj_V_49_q0,
        nodes_features_proj_V_50_address0,
        nodes_features_proj_V_50_ce0,
        nodes_features_proj_V_50_q0,
        nodes_features_proj_V_51_address0,
        nodes_features_proj_V_51_ce0,
        nodes_features_proj_V_51_q0,
        nodes_features_proj_V_52_address0,
        nodes_features_proj_V_52_ce0,
        nodes_features_proj_V_52_q0,
        nodes_features_proj_V_53_address0,
        nodes_features_proj_V_53_ce0,
        nodes_features_proj_V_53_q0,
        nodes_features_proj_V_54_address0,
        nodes_features_proj_V_54_ce0,
        nodes_features_proj_V_54_q0,
        nodes_features_proj_V_55_address0,
        nodes_features_proj_V_55_ce0,
        nodes_features_proj_V_55_q0,
        nodes_features_proj_V_56_address0,
        nodes_features_proj_V_56_ce0,
        nodes_features_proj_V_56_q0,
        nodes_features_proj_V_57_address0,
        nodes_features_proj_V_57_ce0,
        nodes_features_proj_V_57_q0,
        nodes_features_proj_V_58_address0,
        nodes_features_proj_V_58_ce0,
        nodes_features_proj_V_58_q0,
        nodes_features_proj_V_59_address0,
        nodes_features_proj_V_59_ce0,
        nodes_features_proj_V_59_q0,
        nodes_features_proj_V_60_address0,
        nodes_features_proj_V_60_ce0,
        nodes_features_proj_V_60_q0,
        nodes_features_proj_V_61_address0,
        nodes_features_proj_V_61_ce0,
        nodes_features_proj_V_61_q0,
        nodes_features_proj_V_62_address0,
        nodes_features_proj_V_62_ce0,
        nodes_features_proj_V_62_q0,
        nodes_features_proj_V_63_address0,
        nodes_features_proj_V_63_ce0,
        nodes_features_proj_V_63_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] num_of_nodes;
input  [27:0] all_attention_coefficients_V_0_load;
input  [27:0] all_attention_coefficients_V_1_load;
input  [27:0] all_attention_coefficients_V_2_load;
input  [27:0] all_attention_coefficients_V_3_load;
input  [27:0] all_attention_coefficients_V_4_load;
input  [27:0] all_attention_coefficients_V_5_load;
input  [27:0] all_attention_coefficients_V_6_load;
input  [27:0] all_attention_coefficients_V_7_load;
input  [27:0] all_attention_coefficients_V_8_load;
input  [27:0] all_attention_coefficients_V_9_load;
input  [27:0] all_attention_coefficients_V_10_load;
input  [27:0] all_attention_coefficients_V_11_load;
input  [27:0] all_attention_coefficients_V_12_load;
input  [27:0] all_attention_coefficients_V_13_load;
input  [27:0] all_attention_coefficients_V_14_load;
input  [27:0] all_attention_coefficients_V_15_load;
input  [27:0] all_attention_coefficients_V_16_load;
input  [27:0] all_attention_coefficients_V_17_load;
input  [27:0] all_attention_coefficients_V_18_load;
input  [27:0] all_attention_coefficients_V_19_load;
input  [27:0] all_attention_coefficients_V_20_load;
input  [27:0] all_attention_coefficients_V_21_load;
input  [27:0] all_attention_coefficients_V_22_load;
input  [27:0] all_attention_coefficients_V_23_load;
input  [27:0] all_attention_coefficients_V_24_load;
input  [27:0] all_attention_coefficients_V_25_load;
input  [27:0] all_attention_coefficients_V_26_load;
input  [27:0] all_attention_coefficients_V_27_load;
input  [27:0] all_attention_coefficients_V_28_load;
input  [27:0] all_attention_coefficients_V_29_load;
input  [27:0] all_attention_coefficients_V_30_load;
input  [27:0] all_attention_coefficients_V_31_load;
input  [27:0] all_attention_coefficients_V_32_load;
input  [27:0] all_attention_coefficients_V_33_load;
input  [27:0] all_attention_coefficients_V_34_load;
input  [27:0] all_attention_coefficients_V_35_load;
input  [27:0] all_attention_coefficients_V_36_load;
input  [27:0] all_attention_coefficients_V_37_load;
input  [27:0] all_attention_coefficients_V_38_load;
input  [27:0] all_attention_coefficients_V_39_load;
input  [27:0] all_attention_coefficients_V_40_load;
input  [27:0] all_attention_coefficients_V_41_load;
input  [27:0] all_attention_coefficients_V_42_load;
input  [27:0] all_attention_coefficients_V_43_load;
input  [27:0] all_attention_coefficients_V_44_load;
input  [27:0] all_attention_coefficients_V_45_load;
input  [27:0] all_attention_coefficients_V_46_load;
input  [27:0] all_attention_coefficients_V_47_load;
input  [27:0] all_attention_coefficients_V_48_load;
input  [27:0] all_attention_coefficients_V_49_load;
input  [27:0] all_attention_coefficients_V_50_load;
input  [27:0] all_attention_coefficients_V_51_load;
input  [27:0] all_attention_coefficients_V_52_load;
input  [27:0] all_attention_coefficients_V_53_load;
input  [27:0] all_attention_coefficients_V_54_load;
input  [27:0] all_attention_coefficients_V_55_load;
input  [27:0] all_attention_coefficients_V_56_load;
input  [27:0] all_attention_coefficients_V_57_load;
input  [27:0] all_attention_coefficients_V_58_load;
input  [27:0] all_attention_coefficients_V_59_load;
input  [27:0] all_attention_coefficients_V_60_load;
input  [27:0] all_attention_coefficients_V_61_load;
input  [27:0] all_attention_coefficients_V_62_load;
input  [27:0] all_attention_coefficients_V_63_load;
input  [27:0] all_attention_coefficients_V_64_load;
input  [27:0] all_attention_coefficients_V_65_load;
input  [27:0] all_attention_coefficients_V_66_load;
input  [27:0] all_attention_coefficients_V_67_load;
input  [27:0] all_attention_coefficients_V_68_load;
input  [27:0] all_attention_coefficients_V_69_load;
input  [27:0] all_attention_coefficients_V_70_load;
input  [27:0] all_attention_coefficients_V_71_load;
input  [27:0] all_attention_coefficients_V_72_load;
input  [27:0] all_attention_coefficients_V_73_load;
input  [27:0] all_attention_coefficients_V_74_load;
input  [27:0] all_attention_coefficients_V_75_load;
input  [27:0] all_attention_coefficients_V_76_load;
input  [27:0] all_attention_coefficients_V_77_load;
input  [27:0] all_attention_coefficients_V_78_load;
input  [27:0] all_attention_coefficients_V_79_load;
input  [27:0] all_attention_coefficients_V_80_load;
input  [27:0] all_attention_coefficients_V_81_load;
input  [27:0] all_attention_coefficients_V_82_load;
input  [27:0] all_attention_coefficients_V_83_load;
input  [27:0] all_attention_coefficients_V_84_load;
input  [27:0] all_attention_coefficients_V_85_load;
input  [27:0] all_attention_coefficients_V_86_load;
input  [27:0] all_attention_coefficients_V_87_load;
input  [27:0] all_attention_coefficients_V_88_load;
input  [27:0] all_attention_coefficients_V_89_load;
input  [27:0] all_attention_coefficients_V_90_load;
input  [27:0] all_attention_coefficients_V_91_load;
input  [27:0] all_attention_coefficients_V_92_load;
input  [27:0] all_attention_coefficients_V_93_load;
input  [27:0] all_attention_coefficients_V_94_load;
input  [27:0] all_attention_coefficients_V_95_load;
input  [27:0] all_attention_coefficients_V_96_load;
input  [27:0] all_attention_coefficients_V_97_load;
input  [27:0] all_attention_coefficients_V_98_load;
input  [27:0] all_attention_coefficients_V_99_load;
input  [5:0] add_ln;
output  [27:0] sum_V_4_out;
output   sum_V_4_out_ap_vld;
output  [6:0] nodes_features_proj_V_0_address0;
output   nodes_features_proj_V_0_ce0;
input  [27:0] nodes_features_proj_V_0_q0;
output  [6:0] nodes_features_proj_V_1_address0;
output   nodes_features_proj_V_1_ce0;
input  [27:0] nodes_features_proj_V_1_q0;
output  [6:0] nodes_features_proj_V_2_address0;
output   nodes_features_proj_V_2_ce0;
input  [27:0] nodes_features_proj_V_2_q0;
output  [6:0] nodes_features_proj_V_3_address0;
output   nodes_features_proj_V_3_ce0;
input  [27:0] nodes_features_proj_V_3_q0;
output  [6:0] nodes_features_proj_V_4_address0;
output   nodes_features_proj_V_4_ce0;
input  [27:0] nodes_features_proj_V_4_q0;
output  [6:0] nodes_features_proj_V_5_address0;
output   nodes_features_proj_V_5_ce0;
input  [27:0] nodes_features_proj_V_5_q0;
output  [6:0] nodes_features_proj_V_6_address0;
output   nodes_features_proj_V_6_ce0;
input  [27:0] nodes_features_proj_V_6_q0;
output  [6:0] nodes_features_proj_V_7_address0;
output   nodes_features_proj_V_7_ce0;
input  [27:0] nodes_features_proj_V_7_q0;
output  [6:0] nodes_features_proj_V_8_address0;
output   nodes_features_proj_V_8_ce0;
input  [27:0] nodes_features_proj_V_8_q0;
output  [6:0] nodes_features_proj_V_9_address0;
output   nodes_features_proj_V_9_ce0;
input  [27:0] nodes_features_proj_V_9_q0;
output  [6:0] nodes_features_proj_V_10_address0;
output   nodes_features_proj_V_10_ce0;
input  [27:0] nodes_features_proj_V_10_q0;
output  [6:0] nodes_features_proj_V_11_address0;
output   nodes_features_proj_V_11_ce0;
input  [27:0] nodes_features_proj_V_11_q0;
output  [6:0] nodes_features_proj_V_12_address0;
output   nodes_features_proj_V_12_ce0;
input  [27:0] nodes_features_proj_V_12_q0;
output  [6:0] nodes_features_proj_V_13_address0;
output   nodes_features_proj_V_13_ce0;
input  [27:0] nodes_features_proj_V_13_q0;
output  [6:0] nodes_features_proj_V_14_address0;
output   nodes_features_proj_V_14_ce0;
input  [27:0] nodes_features_proj_V_14_q0;
output  [6:0] nodes_features_proj_V_15_address0;
output   nodes_features_proj_V_15_ce0;
input  [27:0] nodes_features_proj_V_15_q0;
output  [6:0] nodes_features_proj_V_16_address0;
output   nodes_features_proj_V_16_ce0;
input  [27:0] nodes_features_proj_V_16_q0;
output  [6:0] nodes_features_proj_V_17_address0;
output   nodes_features_proj_V_17_ce0;
input  [27:0] nodes_features_proj_V_17_q0;
output  [6:0] nodes_features_proj_V_18_address0;
output   nodes_features_proj_V_18_ce0;
input  [27:0] nodes_features_proj_V_18_q0;
output  [6:0] nodes_features_proj_V_19_address0;
output   nodes_features_proj_V_19_ce0;
input  [27:0] nodes_features_proj_V_19_q0;
output  [6:0] nodes_features_proj_V_20_address0;
output   nodes_features_proj_V_20_ce0;
input  [27:0] nodes_features_proj_V_20_q0;
output  [6:0] nodes_features_proj_V_21_address0;
output   nodes_features_proj_V_21_ce0;
input  [27:0] nodes_features_proj_V_21_q0;
output  [6:0] nodes_features_proj_V_22_address0;
output   nodes_features_proj_V_22_ce0;
input  [27:0] nodes_features_proj_V_22_q0;
output  [6:0] nodes_features_proj_V_23_address0;
output   nodes_features_proj_V_23_ce0;
input  [27:0] nodes_features_proj_V_23_q0;
output  [6:0] nodes_features_proj_V_24_address0;
output   nodes_features_proj_V_24_ce0;
input  [27:0] nodes_features_proj_V_24_q0;
output  [6:0] nodes_features_proj_V_25_address0;
output   nodes_features_proj_V_25_ce0;
input  [27:0] nodes_features_proj_V_25_q0;
output  [6:0] nodes_features_proj_V_26_address0;
output   nodes_features_proj_V_26_ce0;
input  [27:0] nodes_features_proj_V_26_q0;
output  [6:0] nodes_features_proj_V_27_address0;
output   nodes_features_proj_V_27_ce0;
input  [27:0] nodes_features_proj_V_27_q0;
output  [6:0] nodes_features_proj_V_28_address0;
output   nodes_features_proj_V_28_ce0;
input  [27:0] nodes_features_proj_V_28_q0;
output  [6:0] nodes_features_proj_V_29_address0;
output   nodes_features_proj_V_29_ce0;
input  [27:0] nodes_features_proj_V_29_q0;
output  [6:0] nodes_features_proj_V_30_address0;
output   nodes_features_proj_V_30_ce0;
input  [27:0] nodes_features_proj_V_30_q0;
output  [6:0] nodes_features_proj_V_31_address0;
output   nodes_features_proj_V_31_ce0;
input  [27:0] nodes_features_proj_V_31_q0;
output  [6:0] nodes_features_proj_V_32_address0;
output   nodes_features_proj_V_32_ce0;
input  [27:0] nodes_features_proj_V_32_q0;
output  [6:0] nodes_features_proj_V_33_address0;
output   nodes_features_proj_V_33_ce0;
input  [27:0] nodes_features_proj_V_33_q0;
output  [6:0] nodes_features_proj_V_34_address0;
output   nodes_features_proj_V_34_ce0;
input  [27:0] nodes_features_proj_V_34_q0;
output  [6:0] nodes_features_proj_V_35_address0;
output   nodes_features_proj_V_35_ce0;
input  [27:0] nodes_features_proj_V_35_q0;
output  [6:0] nodes_features_proj_V_36_address0;
output   nodes_features_proj_V_36_ce0;
input  [27:0] nodes_features_proj_V_36_q0;
output  [6:0] nodes_features_proj_V_37_address0;
output   nodes_features_proj_V_37_ce0;
input  [27:0] nodes_features_proj_V_37_q0;
output  [6:0] nodes_features_proj_V_38_address0;
output   nodes_features_proj_V_38_ce0;
input  [27:0] nodes_features_proj_V_38_q0;
output  [6:0] nodes_features_proj_V_39_address0;
output   nodes_features_proj_V_39_ce0;
input  [27:0] nodes_features_proj_V_39_q0;
output  [6:0] nodes_features_proj_V_40_address0;
output   nodes_features_proj_V_40_ce0;
input  [27:0] nodes_features_proj_V_40_q0;
output  [6:0] nodes_features_proj_V_41_address0;
output   nodes_features_proj_V_41_ce0;
input  [27:0] nodes_features_proj_V_41_q0;
output  [6:0] nodes_features_proj_V_42_address0;
output   nodes_features_proj_V_42_ce0;
input  [27:0] nodes_features_proj_V_42_q0;
output  [6:0] nodes_features_proj_V_43_address0;
output   nodes_features_proj_V_43_ce0;
input  [27:0] nodes_features_proj_V_43_q0;
output  [6:0] nodes_features_proj_V_44_address0;
output   nodes_features_proj_V_44_ce0;
input  [27:0] nodes_features_proj_V_44_q0;
output  [6:0] nodes_features_proj_V_45_address0;
output   nodes_features_proj_V_45_ce0;
input  [27:0] nodes_features_proj_V_45_q0;
output  [6:0] nodes_features_proj_V_46_address0;
output   nodes_features_proj_V_46_ce0;
input  [27:0] nodes_features_proj_V_46_q0;
output  [6:0] nodes_features_proj_V_47_address0;
output   nodes_features_proj_V_47_ce0;
input  [27:0] nodes_features_proj_V_47_q0;
output  [6:0] nodes_features_proj_V_48_address0;
output   nodes_features_proj_V_48_ce0;
input  [27:0] nodes_features_proj_V_48_q0;
output  [6:0] nodes_features_proj_V_49_address0;
output   nodes_features_proj_V_49_ce0;
input  [27:0] nodes_features_proj_V_49_q0;
output  [6:0] nodes_features_proj_V_50_address0;
output   nodes_features_proj_V_50_ce0;
input  [27:0] nodes_features_proj_V_50_q0;
output  [6:0] nodes_features_proj_V_51_address0;
output   nodes_features_proj_V_51_ce0;
input  [27:0] nodes_features_proj_V_51_q0;
output  [6:0] nodes_features_proj_V_52_address0;
output   nodes_features_proj_V_52_ce0;
input  [27:0] nodes_features_proj_V_52_q0;
output  [6:0] nodes_features_proj_V_53_address0;
output   nodes_features_proj_V_53_ce0;
input  [27:0] nodes_features_proj_V_53_q0;
output  [6:0] nodes_features_proj_V_54_address0;
output   nodes_features_proj_V_54_ce0;
input  [27:0] nodes_features_proj_V_54_q0;
output  [6:0] nodes_features_proj_V_55_address0;
output   nodes_features_proj_V_55_ce0;
input  [27:0] nodes_features_proj_V_55_q0;
output  [6:0] nodes_features_proj_V_56_address0;
output   nodes_features_proj_V_56_ce0;
input  [27:0] nodes_features_proj_V_56_q0;
output  [6:0] nodes_features_proj_V_57_address0;
output   nodes_features_proj_V_57_ce0;
input  [27:0] nodes_features_proj_V_57_q0;
output  [6:0] nodes_features_proj_V_58_address0;
output   nodes_features_proj_V_58_ce0;
input  [27:0] nodes_features_proj_V_58_q0;
output  [6:0] nodes_features_proj_V_59_address0;
output   nodes_features_proj_V_59_ce0;
input  [27:0] nodes_features_proj_V_59_q0;
output  [6:0] nodes_features_proj_V_60_address0;
output   nodes_features_proj_V_60_ce0;
input  [27:0] nodes_features_proj_V_60_q0;
output  [6:0] nodes_features_proj_V_61_address0;
output   nodes_features_proj_V_61_ce0;
input  [27:0] nodes_features_proj_V_61_q0;
output  [6:0] nodes_features_proj_V_62_address0;
output   nodes_features_proj_V_62_ce0;
input  [27:0] nodes_features_proj_V_62_q0;
output  [6:0] nodes_features_proj_V_63_address0;
output   nodes_features_proj_V_63_ce0;
input  [27:0] nodes_features_proj_V_63_q0;

reg ap_idle;
reg sum_V_4_out_ap_vld;
reg nodes_features_proj_V_0_ce0;
reg nodes_features_proj_V_1_ce0;
reg nodes_features_proj_V_2_ce0;
reg nodes_features_proj_V_3_ce0;
reg nodes_features_proj_V_4_ce0;
reg nodes_features_proj_V_5_ce0;
reg nodes_features_proj_V_6_ce0;
reg nodes_features_proj_V_7_ce0;
reg nodes_features_proj_V_8_ce0;
reg nodes_features_proj_V_9_ce0;
reg nodes_features_proj_V_10_ce0;
reg nodes_features_proj_V_11_ce0;
reg nodes_features_proj_V_12_ce0;
reg nodes_features_proj_V_13_ce0;
reg nodes_features_proj_V_14_ce0;
reg nodes_features_proj_V_15_ce0;
reg nodes_features_proj_V_16_ce0;
reg nodes_features_proj_V_17_ce0;
reg nodes_features_proj_V_18_ce0;
reg nodes_features_proj_V_19_ce0;
reg nodes_features_proj_V_20_ce0;
reg nodes_features_proj_V_21_ce0;
reg nodes_features_proj_V_22_ce0;
reg nodes_features_proj_V_23_ce0;
reg nodes_features_proj_V_24_ce0;
reg nodes_features_proj_V_25_ce0;
reg nodes_features_proj_V_26_ce0;
reg nodes_features_proj_V_27_ce0;
reg nodes_features_proj_V_28_ce0;
reg nodes_features_proj_V_29_ce0;
reg nodes_features_proj_V_30_ce0;
reg nodes_features_proj_V_31_ce0;
reg nodes_features_proj_V_32_ce0;
reg nodes_features_proj_V_33_ce0;
reg nodes_features_proj_V_34_ce0;
reg nodes_features_proj_V_35_ce0;
reg nodes_features_proj_V_36_ce0;
reg nodes_features_proj_V_37_ce0;
reg nodes_features_proj_V_38_ce0;
reg nodes_features_proj_V_39_ce0;
reg nodes_features_proj_V_40_ce0;
reg nodes_features_proj_V_41_ce0;
reg nodes_features_proj_V_42_ce0;
reg nodes_features_proj_V_43_ce0;
reg nodes_features_proj_V_44_ce0;
reg nodes_features_proj_V_45_ce0;
reg nodes_features_proj_V_46_ce0;
reg nodes_features_proj_V_47_ce0;
reg nodes_features_proj_V_48_ce0;
reg nodes_features_proj_V_49_ce0;
reg nodes_features_proj_V_50_ce0;
reg nodes_features_proj_V_51_ce0;
reg nodes_features_proj_V_52_ce0;
reg nodes_features_proj_V_53_ce0;
reg nodes_features_proj_V_54_ce0;
reg nodes_features_proj_V_55_ce0;
reg nodes_features_proj_V_56_ce0;
reg nodes_features_proj_V_57_ce0;
reg nodes_features_proj_V_58_ce0;
reg nodes_features_proj_V_59_ce0;
reg nodes_features_proj_V_60_ce0;
reg nodes_features_proj_V_61_ce0;
reg nodes_features_proj_V_62_ce0;
reg nodes_features_proj_V_63_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln148_fu_1854_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln148_reg_2349;
reg   [0:0] icmp_ln148_reg_2349_pp0_iter1_reg;
reg   [0:0] icmp_ln148_reg_2349_pp0_iter2_reg;
reg   [0:0] icmp_ln148_reg_2349_pp0_iter3_reg;
wire   [27:0] r_V_fu_1938_p102;
reg   [27:0] r_V_reg_2353;
reg  signed [27:0] r_V_reg_2353_pp0_iter1_reg;
wire   [27:0] tmp_fu_2149_p66;
reg  signed [27:0] tmp_reg_2678;
wire   [45:0] grp_fu_2288_p2;
reg   [45:0] r_V_8_reg_2693;
wire   [63:0] n2_cast_fu_1866_p1;
wire    ap_block_pp0_stage0;
reg   [27:0] lhs_fu_382;
wire    ap_loop_init;
reg   [31:0] n2_fu_386;
reg   [31:0] ap_sig_allocacmp_n2_1;
wire   [31:0] add_ln148_fu_1860_p2;
wire    ap_block_pp0_stage0_01001;
wire   [6:0] r_V_fu_1938_p101;
wire   [45:0] lhs_3_fu_2297_p3;
wire   [45:0] ret_V_fu_2305_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mux_1007_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 28 ),
    .din17_WIDTH( 28 ),
    .din18_WIDTH( 28 ),
    .din19_WIDTH( 28 ),
    .din20_WIDTH( 28 ),
    .din21_WIDTH( 28 ),
    .din22_WIDTH( 28 ),
    .din23_WIDTH( 28 ),
    .din24_WIDTH( 28 ),
    .din25_WIDTH( 28 ),
    .din26_WIDTH( 28 ),
    .din27_WIDTH( 28 ),
    .din28_WIDTH( 28 ),
    .din29_WIDTH( 28 ),
    .din30_WIDTH( 28 ),
    .din31_WIDTH( 28 ),
    .din32_WIDTH( 28 ),
    .din33_WIDTH( 28 ),
    .din34_WIDTH( 28 ),
    .din35_WIDTH( 28 ),
    .din36_WIDTH( 28 ),
    .din37_WIDTH( 28 ),
    .din38_WIDTH( 28 ),
    .din39_WIDTH( 28 ),
    .din40_WIDTH( 28 ),
    .din41_WIDTH( 28 ),
    .din42_WIDTH( 28 ),
    .din43_WIDTH( 28 ),
    .din44_WIDTH( 28 ),
    .din45_WIDTH( 28 ),
    .din46_WIDTH( 28 ),
    .din47_WIDTH( 28 ),
    .din48_WIDTH( 28 ),
    .din49_WIDTH( 28 ),
    .din50_WIDTH( 28 ),
    .din51_WIDTH( 28 ),
    .din52_WIDTH( 28 ),
    .din53_WIDTH( 28 ),
    .din54_WIDTH( 28 ),
    .din55_WIDTH( 28 ),
    .din56_WIDTH( 28 ),
    .din57_WIDTH( 28 ),
    .din58_WIDTH( 28 ),
    .din59_WIDTH( 28 ),
    .din60_WIDTH( 28 ),
    .din61_WIDTH( 28 ),
    .din62_WIDTH( 28 ),
    .din63_WIDTH( 28 ),
    .din64_WIDTH( 28 ),
    .din65_WIDTH( 28 ),
    .din66_WIDTH( 28 ),
    .din67_WIDTH( 28 ),
    .din68_WIDTH( 28 ),
    .din69_WIDTH( 28 ),
    .din70_WIDTH( 28 ),
    .din71_WIDTH( 28 ),
    .din72_WIDTH( 28 ),
    .din73_WIDTH( 28 ),
    .din74_WIDTH( 28 ),
    .din75_WIDTH( 28 ),
    .din76_WIDTH( 28 ),
    .din77_WIDTH( 28 ),
    .din78_WIDTH( 28 ),
    .din79_WIDTH( 28 ),
    .din80_WIDTH( 28 ),
    .din81_WIDTH( 28 ),
    .din82_WIDTH( 28 ),
    .din83_WIDTH( 28 ),
    .din84_WIDTH( 28 ),
    .din85_WIDTH( 28 ),
    .din86_WIDTH( 28 ),
    .din87_WIDTH( 28 ),
    .din88_WIDTH( 28 ),
    .din89_WIDTH( 28 ),
    .din90_WIDTH( 28 ),
    .din91_WIDTH( 28 ),
    .din92_WIDTH( 28 ),
    .din93_WIDTH( 28 ),
    .din94_WIDTH( 28 ),
    .din95_WIDTH( 28 ),
    .din96_WIDTH( 28 ),
    .din97_WIDTH( 28 ),
    .din98_WIDTH( 28 ),
    .din99_WIDTH( 28 ),
    .din100_WIDTH( 7 ),
    .dout_WIDTH( 28 ))
mux_1007_28_1_1_U2438(
    .din0(all_attention_coefficients_V_0_load),
    .din1(all_attention_coefficients_V_1_load),
    .din2(all_attention_coefficients_V_2_load),
    .din3(all_attention_coefficients_V_3_load),
    .din4(all_attention_coefficients_V_4_load),
    .din5(all_attention_coefficients_V_5_load),
    .din6(all_attention_coefficients_V_6_load),
    .din7(all_attention_coefficients_V_7_load),
    .din8(all_attention_coefficients_V_8_load),
    .din9(all_attention_coefficients_V_9_load),
    .din10(all_attention_coefficients_V_10_load),
    .din11(all_attention_coefficients_V_11_load),
    .din12(all_attention_coefficients_V_12_load),
    .din13(all_attention_coefficients_V_13_load),
    .din14(all_attention_coefficients_V_14_load),
    .din15(all_attention_coefficients_V_15_load),
    .din16(all_attention_coefficients_V_16_load),
    .din17(all_attention_coefficients_V_17_load),
    .din18(all_attention_coefficients_V_18_load),
    .din19(all_attention_coefficients_V_19_load),
    .din20(all_attention_coefficients_V_20_load),
    .din21(all_attention_coefficients_V_21_load),
    .din22(all_attention_coefficients_V_22_load),
    .din23(all_attention_coefficients_V_23_load),
    .din24(all_attention_coefficients_V_24_load),
    .din25(all_attention_coefficients_V_25_load),
    .din26(all_attention_coefficients_V_26_load),
    .din27(all_attention_coefficients_V_27_load),
    .din28(all_attention_coefficients_V_28_load),
    .din29(all_attention_coefficients_V_29_load),
    .din30(all_attention_coefficients_V_30_load),
    .din31(all_attention_coefficients_V_31_load),
    .din32(all_attention_coefficients_V_32_load),
    .din33(all_attention_coefficients_V_33_load),
    .din34(all_attention_coefficients_V_34_load),
    .din35(all_attention_coefficients_V_35_load),
    .din36(all_attention_coefficients_V_36_load),
    .din37(all_attention_coefficients_V_37_load),
    .din38(all_attention_coefficients_V_38_load),
    .din39(all_attention_coefficients_V_39_load),
    .din40(all_attention_coefficients_V_40_load),
    .din41(all_attention_coefficients_V_41_load),
    .din42(all_attention_coefficients_V_42_load),
    .din43(all_attention_coefficients_V_43_load),
    .din44(all_attention_coefficients_V_44_load),
    .din45(all_attention_coefficients_V_45_load),
    .din46(all_attention_coefficients_V_46_load),
    .din47(all_attention_coefficients_V_47_load),
    .din48(all_attention_coefficients_V_48_load),
    .din49(all_attention_coefficients_V_49_load),
    .din50(all_attention_coefficients_V_50_load),
    .din51(all_attention_coefficients_V_51_load),
    .din52(all_attention_coefficients_V_52_load),
    .din53(all_attention_coefficients_V_53_load),
    .din54(all_attention_coefficients_V_54_load),
    .din55(all_attention_coefficients_V_55_load),
    .din56(all_attention_coefficients_V_56_load),
    .din57(all_attention_coefficients_V_57_load),
    .din58(all_attention_coefficients_V_58_load),
    .din59(all_attention_coefficients_V_59_load),
    .din60(all_attention_coefficients_V_60_load),
    .din61(all_attention_coefficients_V_61_load),
    .din62(all_attention_coefficients_V_62_load),
    .din63(all_attention_coefficients_V_63_load),
    .din64(all_attention_coefficients_V_64_load),
    .din65(all_attention_coefficients_V_65_load),
    .din66(all_attention_coefficients_V_66_load),
    .din67(all_attention_coefficients_V_67_load),
    .din68(all_attention_coefficients_V_68_load),
    .din69(all_attention_coefficients_V_69_load),
    .din70(all_attention_coefficients_V_70_load),
    .din71(all_attention_coefficients_V_71_load),
    .din72(all_attention_coefficients_V_72_load),
    .din73(all_attention_coefficients_V_73_load),
    .din74(all_attention_coefficients_V_74_load),
    .din75(all_attention_coefficients_V_75_load),
    .din76(all_attention_coefficients_V_76_load),
    .din77(all_attention_coefficients_V_77_load),
    .din78(all_attention_coefficients_V_78_load),
    .din79(all_attention_coefficients_V_79_load),
    .din80(all_attention_coefficients_V_80_load),
    .din81(all_attention_coefficients_V_81_load),
    .din82(all_attention_coefficients_V_82_load),
    .din83(all_attention_coefficients_V_83_load),
    .din84(all_attention_coefficients_V_84_load),
    .din85(all_attention_coefficients_V_85_load),
    .din86(all_attention_coefficients_V_86_load),
    .din87(all_attention_coefficients_V_87_load),
    .din88(all_attention_coefficients_V_88_load),
    .din89(all_attention_coefficients_V_89_load),
    .din90(all_attention_coefficients_V_90_load),
    .din91(all_attention_coefficients_V_91_load),
    .din92(all_attention_coefficients_V_92_load),
    .din93(all_attention_coefficients_V_93_load),
    .din94(all_attention_coefficients_V_94_load),
    .din95(all_attention_coefficients_V_95_load),
    .din96(all_attention_coefficients_V_96_load),
    .din97(all_attention_coefficients_V_97_load),
    .din98(all_attention_coefficients_V_98_load),
    .din99(all_attention_coefficients_V_99_load),
    .din100(r_V_fu_1938_p101),
    .dout(r_V_fu_1938_p102)
);

GAT_compute_one_graph_mux_646_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 28 ),
    .din17_WIDTH( 28 ),
    .din18_WIDTH( 28 ),
    .din19_WIDTH( 28 ),
    .din20_WIDTH( 28 ),
    .din21_WIDTH( 28 ),
    .din22_WIDTH( 28 ),
    .din23_WIDTH( 28 ),
    .din24_WIDTH( 28 ),
    .din25_WIDTH( 28 ),
    .din26_WIDTH( 28 ),
    .din27_WIDTH( 28 ),
    .din28_WIDTH( 28 ),
    .din29_WIDTH( 28 ),
    .din30_WIDTH( 28 ),
    .din31_WIDTH( 28 ),
    .din32_WIDTH( 28 ),
    .din33_WIDTH( 28 ),
    .din34_WIDTH( 28 ),
    .din35_WIDTH( 28 ),
    .din36_WIDTH( 28 ),
    .din37_WIDTH( 28 ),
    .din38_WIDTH( 28 ),
    .din39_WIDTH( 28 ),
    .din40_WIDTH( 28 ),
    .din41_WIDTH( 28 ),
    .din42_WIDTH( 28 ),
    .din43_WIDTH( 28 ),
    .din44_WIDTH( 28 ),
    .din45_WIDTH( 28 ),
    .din46_WIDTH( 28 ),
    .din47_WIDTH( 28 ),
    .din48_WIDTH( 28 ),
    .din49_WIDTH( 28 ),
    .din50_WIDTH( 28 ),
    .din51_WIDTH( 28 ),
    .din52_WIDTH( 28 ),
    .din53_WIDTH( 28 ),
    .din54_WIDTH( 28 ),
    .din55_WIDTH( 28 ),
    .din56_WIDTH( 28 ),
    .din57_WIDTH( 28 ),
    .din58_WIDTH( 28 ),
    .din59_WIDTH( 28 ),
    .din60_WIDTH( 28 ),
    .din61_WIDTH( 28 ),
    .din62_WIDTH( 28 ),
    .din63_WIDTH( 28 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 28 ))
mux_646_28_1_1_U2439(
    .din0(nodes_features_proj_V_0_q0),
    .din1(nodes_features_proj_V_1_q0),
    .din2(nodes_features_proj_V_2_q0),
    .din3(nodes_features_proj_V_3_q0),
    .din4(nodes_features_proj_V_4_q0),
    .din5(nodes_features_proj_V_5_q0),
    .din6(nodes_features_proj_V_6_q0),
    .din7(nodes_features_proj_V_7_q0),
    .din8(nodes_features_proj_V_8_q0),
    .din9(nodes_features_proj_V_9_q0),
    .din10(nodes_features_proj_V_10_q0),
    .din11(nodes_features_proj_V_11_q0),
    .din12(nodes_features_proj_V_12_q0),
    .din13(nodes_features_proj_V_13_q0),
    .din14(nodes_features_proj_V_14_q0),
    .din15(nodes_features_proj_V_15_q0),
    .din16(nodes_features_proj_V_16_q0),
    .din17(nodes_features_proj_V_17_q0),
    .din18(nodes_features_proj_V_18_q0),
    .din19(nodes_features_proj_V_19_q0),
    .din20(nodes_features_proj_V_20_q0),
    .din21(nodes_features_proj_V_21_q0),
    .din22(nodes_features_proj_V_22_q0),
    .din23(nodes_features_proj_V_23_q0),
    .din24(nodes_features_proj_V_24_q0),
    .din25(nodes_features_proj_V_25_q0),
    .din26(nodes_features_proj_V_26_q0),
    .din27(nodes_features_proj_V_27_q0),
    .din28(nodes_features_proj_V_28_q0),
    .din29(nodes_features_proj_V_29_q0),
    .din30(nodes_features_proj_V_30_q0),
    .din31(nodes_features_proj_V_31_q0),
    .din32(nodes_features_proj_V_32_q0),
    .din33(nodes_features_proj_V_33_q0),
    .din34(nodes_features_proj_V_34_q0),
    .din35(nodes_features_proj_V_35_q0),
    .din36(nodes_features_proj_V_36_q0),
    .din37(nodes_features_proj_V_37_q0),
    .din38(nodes_features_proj_V_38_q0),
    .din39(nodes_features_proj_V_39_q0),
    .din40(nodes_features_proj_V_40_q0),
    .din41(nodes_features_proj_V_41_q0),
    .din42(nodes_features_proj_V_42_q0),
    .din43(nodes_features_proj_V_43_q0),
    .din44(nodes_features_proj_V_44_q0),
    .din45(nodes_features_proj_V_45_q0),
    .din46(nodes_features_proj_V_46_q0),
    .din47(nodes_features_proj_V_47_q0),
    .din48(nodes_features_proj_V_48_q0),
    .din49(nodes_features_proj_V_49_q0),
    .din50(nodes_features_proj_V_50_q0),
    .din51(nodes_features_proj_V_51_q0),
    .din52(nodes_features_proj_V_52_q0),
    .din53(nodes_features_proj_V_53_q0),
    .din54(nodes_features_proj_V_54_q0),
    .din55(nodes_features_proj_V_55_q0),
    .din56(nodes_features_proj_V_56_q0),
    .din57(nodes_features_proj_V_57_q0),
    .din58(nodes_features_proj_V_58_q0),
    .din59(nodes_features_proj_V_59_q0),
    .din60(nodes_features_proj_V_60_q0),
    .din61(nodes_features_proj_V_61_q0),
    .din62(nodes_features_proj_V_62_q0),
    .din63(nodes_features_proj_V_63_q0),
    .din64(add_ln),
    .dout(tmp_fu_2149_p66)
);

GAT_compute_one_graph_mul_28s_28s_46_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_3_1_U2440(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_reg_2678),
    .din1(r_V_reg_2353_pp0_iter1_reg),
    .ce(1'b1),
    .dout(grp_fu_2288_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lhs_fu_382 <= 28'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            lhs_fu_382 <= {{ret_V_fu_2305_p2[45:18]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln148_fu_1854_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n2_fu_386 <= add_ln148_fu_1860_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n2_fu_386 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln148_reg_2349 <= icmp_ln148_fu_1854_p2;
        icmp_ln148_reg_2349_pp0_iter1_reg <= icmp_ln148_reg_2349;
        r_V_reg_2353_pp0_iter1_reg <= r_V_reg_2353;
        tmp_reg_2678 <= tmp_fu_2149_p66;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln148_reg_2349_pp0_iter2_reg <= icmp_ln148_reg_2349_pp0_iter1_reg;
        icmp_ln148_reg_2349_pp0_iter3_reg <= icmp_ln148_reg_2349_pp0_iter2_reg;
        r_V_8_reg_2693 <= grp_fu_2288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln148_fu_1854_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_reg_2353 <= r_V_fu_1938_p102;
    end
end

always @ (*) begin
    if (((icmp_ln148_fu_1854_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n2_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_n2_1 = n2_fu_386;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_0_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_10_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_11_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_12_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_13_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_14_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_15_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_16_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_17_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_18_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_19_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_1_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_20_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_21_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_22_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_23_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_24_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_25_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_26_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_27_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_28_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_29_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_2_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_30_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_31_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_32_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_33_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_34_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_35_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_36_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_37_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_38_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_39_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_3_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_40_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_41_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_42_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_43_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_44_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_45_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_46_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_47_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_48_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_49_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_4_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_50_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_51_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_52_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_53_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_54_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_55_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_56_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_57_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_58_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_59_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_5_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_60_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_61_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_62_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_63_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_6_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_7_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_8_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_9_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln148_reg_2349_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_V_4_out_ap_vld = 1'b1;
    end else begin
        sum_V_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln148_fu_1860_p2 = (ap_sig_allocacmp_n2_1 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln148_fu_1854_p2 = ((ap_sig_allocacmp_n2_1 == num_of_nodes) ? 1'b1 : 1'b0);

assign lhs_3_fu_2297_p3 = {{lhs_fu_382}, {18'd0}};

assign n2_cast_fu_1866_p1 = ap_sig_allocacmp_n2_1;

assign nodes_features_proj_V_0_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_10_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_11_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_12_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_13_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_14_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_15_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_16_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_17_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_18_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_19_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_1_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_20_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_21_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_22_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_23_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_24_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_25_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_26_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_27_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_28_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_29_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_2_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_30_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_31_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_32_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_33_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_34_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_35_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_36_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_37_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_38_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_39_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_3_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_40_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_41_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_42_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_43_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_44_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_45_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_46_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_47_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_48_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_49_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_4_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_50_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_51_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_52_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_53_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_54_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_55_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_56_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_57_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_58_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_59_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_5_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_60_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_61_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_62_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_63_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_6_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_7_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_8_address0 = n2_cast_fu_1866_p1;

assign nodes_features_proj_V_9_address0 = n2_cast_fu_1866_p1;

assign r_V_fu_1938_p101 = ap_sig_allocacmp_n2_1[6:0];

assign ret_V_fu_2305_p2 = (lhs_3_fu_2297_p3 + r_V_8_reg_2693);

assign sum_V_4_out = lhs_fu_382;

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_148_4
