<stg><name>aes_expand_key</name>


<trans_list>

<trans id="337" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="11" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="12" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="12" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="15" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="25" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="26" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="28" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="29" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="39" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="49" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="50" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="51" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="51" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="54" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader344.preheader:2  %key_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %key_V_offset)

]]></Node>
<StgValue><ssdm name="key_V_offset_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="31">
<![CDATA[
.preheader344.preheader:3  %key_V_offset_cast = zext i31 %key_V_offset_read to i32

]]></Node>
<StgValue><ssdm name="key_V_offset_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
.preheader344.preheader:7  %expanded_key_V = alloca [240 x i16], align 2

]]></Node>
<StgValue><ssdm name="expanded_key_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader344.preheader:8  %add_ln180 = add i32 %key_V_offset_cast, 32

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
.preheader344.preheader:9  %zext_ln180 = zext i32 %add_ln180 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader344.preheader:10  %key_V_addr = getelementptr i16* %key_V, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="key_V_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader344.preheader:11  %key_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %key_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="key_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader344.preheader:11  %key_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %key_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="key_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader344.preheader:11  %key_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %key_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="key_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader344.preheader:11  %key_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %key_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="key_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader344.preheader:11  %key_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %key_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="key_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader344.preheader:11  %key_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %key_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="key_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader344.preheader:0  %rcon_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %rcon_V_offset)

]]></Node>
<StgValue><ssdm name="rcon_V_offset_read"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader344.preheader:1  %s_box_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %s_box_V_offset)

]]></Node>
<StgValue><ssdm name="s_box_V_offset_read"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader344.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i64* %rcon_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader344.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %s_box_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader344.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i16* %key_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader344.preheader:11  %key_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %key_V_addr, i32 32)

]]></Node>
<StgValue><ssdm name="key_V_addr_rd_req"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader344.preheader:12  br label %.preheader344

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader344:0  %i_0 = phi i6 [ %i, %0 ], [ 0, %.preheader344.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader344:1  %icmp_ln145 = icmp eq i6 %i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln145"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader344:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader344:3  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader344:4  br i1 %icmp_ln145, label %.preheader343.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
:1  %key_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %key_V_addr)

]]></Node>
<StgValue><ssdm name="key_V_addr_read"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
.preheader343.preheader:0  %n_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="n_V_2"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="33" op_0_bw="32">
<![CDATA[
.preheader343.preheader:1  %sext_ln719_10 = sext i32 %s_box_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="sext_ln719_10"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="62" op_0_bw="29">
<![CDATA[
.preheader343.preheader:2  %zext_ln887 = zext i29 %rcon_V_offset_read to i62

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader343.preheader:3  store i16 1, i16* %n_V_2

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln145" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader343.preheader:4  br label %.preheader343

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln147 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %expanded_key_V_addr = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="expanded_key_V_addr"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:3  store i16 %key_V_addr_read, i16* %expanded_key_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader344

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader343:0  %temporary_key_3_V_0 = phi i16 [ %temporary_key_3_V_9, %10 ], [ undef, %.preheader343.preheader ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_0"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader343:1  %temporary_key_2_V_0 = phi i16 [ %temporary_key_2_V_11, %10 ], [ undef, %.preheader343.preheader ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_0"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader343:2  %temporary_key_1_V_0 = phi i16 [ %temporary_key_1_V_11, %10 ], [ undef, %.preheader343.preheader ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_0"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader343:3  %temporary_key_0_V_0 = phi i16 [ %temporary_key_0_V_116, %10 ], [ undef, %.preheader343.preheader ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_0"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader343:4  %p_0216_0 = phi i4 [ %select_ln1372, %10 ], [ 0, %.preheader343.preheader ]

]]></Node>
<StgValue><ssdm name="p_0216_0"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader343:5  %p_084_0 = phi i8 [ %cur_len_V, %10 ], [ 32, %.preheader343.preheader ]

]]></Node>
<StgValue><ssdm name="p_084_0"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader343:6  %icmp_ln887 = icmp ult i8 %p_084_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader343:7  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader343:8  br i1 %icmp_ln887, label %.preheader342.preheader, label %.preheader339.preheader

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.preheader342.preheader:0  br label %.preheader342

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.preheader339.preheader:0  br label %.preheader339

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader342:0  %temporary_key_3_V_1 = phi i16 [ %temporary_key_3_V_0, %.preheader342.preheader ], [ %temporary_key_3_V_1_2, %.preheader342.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_1"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader342:1  %temporary_key_2_V_1 = phi i16 [ %temporary_key_2_V_0, %.preheader342.preheader ], [ %temporary_key_2_V_1_6, %.preheader342.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_1"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader342:2  %temporary_key_1_V_1 = phi i16 [ %temporary_key_1_V_0, %.preheader342.preheader ], [ %temporary_key_1_V_1_6, %.preheader342.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_1"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader342:3  %temporary_key_3_V = phi i16 [ %temporary_key_0_V_0, %.preheader342.preheader ], [ %temporary_key_3_V_b, %.preheader342.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader342:4  %i2_0 = phi i3 [ 0, %.preheader342.preheader ], [ %i_12, %.preheader342.backedge ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader342:5  %icmp_ln156 = icmp eq i3 %i2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader342:6  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader342:7  %i_12 = add i3 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader342:8  br i1 %icmp_ln156, label %2, label %1

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %xor_ln158 = xor i3 %i2_0, -4

]]></Node>
<StgValue><ssdm name="xor_ln158"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="3">
<![CDATA[
:1  %sext_ln215 = sext i3 %xor_ln158 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %ret_V = add i8 %sext_ln215, %p_084_0

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln544 = zext i8 %ret_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %expanded_key_V_addr_1 = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="expanded_key_V_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="8">
<![CDATA[
:5  %temporary_key_0_V = load i16* %expanded_key_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temporary_key_0_V"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="3">
<![CDATA[
:6  %trunc_ln180 = trunc i3 %i2_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln879 = icmp eq i4 %p_0216_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879, label %branch12.preheader, label %6

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln879_1 = icmp eq i4 %p_0216_0, 4

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln879_1, label %.preheader341.preheader, label %branch0.preheader

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln879" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader341.preheader:0  br label %.preheader341

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch12.preheader:0  br label %branch12

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="122" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="8">
<![CDATA[
:5  %temporary_key_0_V = load i16* %expanded_key_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="temporary_key_0_V"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:7  switch i2 %trunc_ln180, label %branch23 [
    i2 0, label %.preheader342.backedge
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln158"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch22:0  br label %.preheader342.backedge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch21:0  br label %.preheader342.backedge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch23:0  br label %.preheader342.backedge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader342.backedge:0  %temporary_key_3_V_1_2 = phi i16 [ %temporary_key_0_V, %branch23 ], [ %temporary_key_3_V_1, %branch22 ], [ %temporary_key_3_V_1, %branch21 ], [ %temporary_key_3_V_1, %1 ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_1_2"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader342.backedge:1  %temporary_key_2_V_1_6 = phi i16 [ %temporary_key_2_V_1, %branch23 ], [ %temporary_key_0_V, %branch22 ], [ %temporary_key_2_V_1, %branch21 ], [ %temporary_key_2_V_1, %1 ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_1_6"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader342.backedge:2  %temporary_key_1_V_1_6 = phi i16 [ %temporary_key_1_V_1, %branch23 ], [ %temporary_key_1_V_1, %branch22 ], [ %temporary_key_0_V, %branch21 ], [ %temporary_key_1_V_1, %1 ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_1_6"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader342.backedge:3  %temporary_key_3_V_b = phi i16 [ %temporary_key_3_V, %branch23 ], [ %temporary_key_3_V, %branch22 ], [ %temporary_key_3_V, %branch21 ], [ %temporary_key_0_V, %1 ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_b"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader342.backedge:4  br label %.preheader342

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader341:0  %temporary_key_3_V_5 = phi i16 [ %temporary_key_3_V_1, %.preheader341.preheader ], [ %temporary_key_3_V_5_2, %.preheader341.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_5"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader341:1  %temporary_key_2_V_7 = phi i16 [ %temporary_key_2_V_1, %.preheader341.preheader ], [ %temporary_key_2_V_7_2, %.preheader341.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_7"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader341:2  %temporary_key_1_V_7 = phi i16 [ %temporary_key_1_V_1, %.preheader341.preheader ], [ %temporary_key_1_V_7_2, %.preheader341.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_7"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader341:3  %temporary_key_0_V_72 = phi i16 [ %temporary_key_3_V, %.preheader341.preheader ], [ %temporary_key_0_V_7, %.preheader341.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_72"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader341:4  %i5_0 = phi i3 [ 0, %.preheader341.preheader ], [ %i_15, %.preheader341.backedge ]

]]></Node>
<StgValue><ssdm name="i5_0"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader341:5  %icmp_ln183 = icmp eq i3 %i5_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader341:6  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader341:7  %i_15 = add i3 %i5_0, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader341:8  br i1 %icmp_ln183, label %branch0.preheader.loopexit, label %7

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln185 = trunc i3 %i5_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln185"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:1  %temp_V = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %temporary_key_0_V_72, i16 %temporary_key_1_V_7, i16 %temporary_key_2_V_7, i16 %temporary_key_3_V_5, i2 %trunc_ln185)

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="16">
<![CDATA[
:2  %sext_ln78 = sext i16 %temp_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln78"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln78 = add i17 256, %sext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="33" op_0_bw="17">
<![CDATA[
:4  %sext_ln78_8 = sext i17 %add_ln78 to i33

]]></Node>
<StgValue><ssdm name="sext_ln78_8"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:5  %add_ln78_10 = add i33 %sext_ln719_10, %sext_ln78_8

]]></Node>
<StgValue><ssdm name="add_ln78_10"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="33">
<![CDATA[
:6  %sext_ln78_9 = sext i33 %add_ln78_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln78_9"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:7  %s_box_V_addr = getelementptr i8* %s_box_V, i64 %sext_ln78_9

]]></Node>
<StgValue><ssdm name="s_box_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch0.preheader.loopexit:0  br label %branch0.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="150" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="151" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="153" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="154" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="155" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="156" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="157" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:9  %s_box_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %s_box_V_addr)

]]></Node>
<StgValue><ssdm name="s_box_V_addr_read"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="8">
<![CDATA[
:10  %temporary_key_0_V_15 = zext i8 %s_box_V_addr_read to i16

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_15"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:11  switch i2 %trunc_ln185, label %branch7 [
    i2 0, label %.preheader341.backedge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln186"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln185" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch6:0  br label %.preheader341.backedge

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch5:0  br label %.preheader341.backedge

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln185" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch7:0  br label %.preheader341.backedge

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="163" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader341.backedge:0  %temporary_key_3_V_5_2 = phi i16 [ %temporary_key_0_V_15, %branch7 ], [ %temporary_key_3_V_5, %branch6 ], [ %temporary_key_3_V_5, %branch5 ], [ %temporary_key_3_V_5, %7 ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_5_2"/></StgValue>
</operation>

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader341.backedge:1  %temporary_key_2_V_7_2 = phi i16 [ %temporary_key_2_V_7, %branch7 ], [ %temporary_key_0_V_15, %branch6 ], [ %temporary_key_2_V_7, %branch5 ], [ %temporary_key_2_V_7, %7 ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_7_2"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader341.backedge:2  %temporary_key_1_V_7_2 = phi i16 [ %temporary_key_1_V_7, %branch7 ], [ %temporary_key_1_V_7, %branch6 ], [ %temporary_key_0_V_15, %branch5 ], [ %temporary_key_1_V_7, %7 ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_7_2"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader341.backedge:3  %temporary_key_0_V_7 = phi i16 [ %temporary_key_0_V_72, %branch7 ], [ %temporary_key_0_V_72, %branch6 ], [ %temporary_key_0_V_72, %branch5 ], [ %temporary_key_0_V_15, %7 ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_7"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader341.backedge:4  br label %.preheader341

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
branch12:0  %temporary_key_2_V_3 = phi i16 [ %temporary_key_2_V_1, %branch12.preheader ], [ %temporary_key_2_V_3_2, %branch12.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_3"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
branch12:1  %temporary_key_1_V_3 = phi i16 [ %temporary_key_1_V_1, %branch12.preheader ], [ %temporary_key_1_V_3_2, %branch12.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_3"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
branch12:2  %temporary_key_0_V_3 = phi i16 [ %temporary_key_3_V, %branch12.preheader ], [ %temporary_key_0_V_3_2, %branch12.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_3"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch12:3  %i3_0 = phi i2 [ 0, %branch12.preheader ], [ %i_14, %branch12.backedge ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:4  %icmp_ln164 = icmp eq i2 %i3_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch12:5  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch12:6  %i_14 = add i2 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch12:7  br i1 %icmp_ln164, label %.preheader3.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0  switch i2 %i3_0, label %branch19 [
    i2 0, label %branch17
    i2 1, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i3_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch18:0  br label %branch19

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
<literal name="i3_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch17:0  br label %branch19

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch19:0  %temporary_key_0_V_13 = phi i16 [ %temporary_key_1_V_3, %branch17 ], [ %temporary_key_2_V_3, %branch18 ], [ %temporary_key_3_V_1, %3 ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_13"/></StgValue>
</operation>

<operation id="181" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch19:1  switch i2 %i3_0, label %branch14 [
    i2 0, label %branch12.backedge
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln166"/></StgValue>
</operation>

<operation id="182" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i3_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch13:0  br label %branch12.backedge

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i3_0" val="!0"/>
<literal name="i3_0" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch14:0  br label %branch12.backedge

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch12.backedge:0  %temporary_key_2_V_3_2 = phi i16 [ %temporary_key_0_V_13, %branch14 ], [ %temporary_key_2_V_3, %branch13 ], [ %temporary_key_2_V_3, %branch19 ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_3_2"/></StgValue>
</operation>

<operation id="185" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch12.backedge:1  %temporary_key_1_V_3_2 = phi i16 [ %temporary_key_1_V_3, %branch14 ], [ %temporary_key_0_V_13, %branch13 ], [ %temporary_key_1_V_3, %branch19 ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_3_2"/></StgValue>
</operation>

<operation id="186" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch12.backedge:2  %temporary_key_0_V_3_2 = phi i16 [ %temporary_key_0_V_3, %branch14 ], [ %temporary_key_0_V_3, %branch13 ], [ %temporary_key_0_V_13, %branch19 ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_3_2"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch12.backedge:3  br label %branch12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader3:0  %temporary_key_3_V_3 = phi i16 [ %temporary_key_3_V, %.preheader3.preheader ], [ %temporary_key_3_V_3_2, %.preheader3.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_3"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader3:1  %temporary_key_2_V_5 = phi i16 [ %temporary_key_2_V_3, %.preheader3.preheader ], [ %temporary_key_2_V_5_2, %.preheader3.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_5"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader3:2  %temporary_key_1_V_5 = phi i16 [ %temporary_key_1_V_3, %.preheader3.preheader ], [ %temporary_key_1_V_5_2, %.preheader3.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_5"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader3:3  %temporary_key_0_V_5 = phi i16 [ %temporary_key_0_V_3, %.preheader3.preheader ], [ %temporary_key_0_V_5_2, %.preheader3.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_5"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader3:4  %i4_0 = phi i3 [ 0, %.preheader3.preheader ], [ %i_16, %.preheader3.backedge ]

]]></Node>
<StgValue><ssdm name="i4_0"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:5  %icmp_ln170 = icmp eq i3 %i4_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:6  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:7  %i_16 = add i3 %i4_0, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:8  br i1 %icmp_ln170, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="197" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln172 = trunc i3 %i4_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:1  %temp_V_1 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %temporary_key_0_V_5, i16 %temporary_key_1_V_5, i16 %temporary_key_2_V_5, i16 %temporary_key_3_V_3, i2 %trunc_ln172)

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="16">
<![CDATA[
:2  %sext_ln78_10 = sext i16 %temp_V_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln78_10"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln78_11 = add i17 256, %sext_ln78_10

]]></Node>
<StgValue><ssdm name="add_ln78_11"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="33" op_0_bw="17">
<![CDATA[
:4  %sext_ln78_11 = sext i17 %add_ln78_11 to i33

]]></Node>
<StgValue><ssdm name="sext_ln78_11"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:5  %add_ln78_12 = add i33 %sext_ln719_10, %sext_ln78_11

]]></Node>
<StgValue><ssdm name="add_ln78_12"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="33">
<![CDATA[
:6  %sext_ln78_12 = sext i33 %add_ln78_12 to i64

]]></Node>
<StgValue><ssdm name="sext_ln78_12"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:7  %s_box_V_addr_2 = getelementptr i8* %s_box_V, i64 %sext_ln78_12

]]></Node>
<StgValue><ssdm name="s_box_V_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %n_V_2_load = load i16* %n_V_2

]]></Node>
<StgValue><ssdm name="n_V_2_load"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_65 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %n_V_2_load, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="61" op_0_bw="13">
<![CDATA[
:2  %sext_ln719 = sext i13 %tmp_65 to i61

]]></Node>
<StgValue><ssdm name="sext_ln719"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="62" op_0_bw="61">
<![CDATA[
:3  %zext_ln719_25 = zext i61 %sext_ln719 to i62

]]></Node>
<StgValue><ssdm name="zext_ln719_25"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
:7  %add_ln719 = add i62 %zext_ln719_25, %zext_ln887

]]></Node>
<StgValue><ssdm name="add_ln719"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="210" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="211" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="212" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="213" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="214" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="215" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="216" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:8  %s_box_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %s_box_V_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="s_box_V_load_1_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="217" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="1">
<![CDATA[
:9  %s_box_V_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %s_box_V_addr_2)

]]></Node>
<StgValue><ssdm name="s_box_V_addr_2_read"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="218" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
:10  %temporary_key_0_V_14 = zext i8 %s_box_V_addr_2_read to i16

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_14"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:11  switch i2 %trunc_ln172, label %branch11 [
    i2 0, label %.preheader3.backedge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln173"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln172" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch10:0  br label %.preheader3.backedge

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch9:0  br label %.preheader3.backedge

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln172" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch11:0  br label %.preheader3.backedge

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="223" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader3.backedge:0  %temporary_key_3_V_3_2 = phi i16 [ %temporary_key_0_V_14, %branch11 ], [ %temporary_key_3_V_3, %branch10 ], [ %temporary_key_3_V_3, %branch9 ], [ %temporary_key_3_V_3, %4 ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_3_2"/></StgValue>
</operation>

<operation id="224" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader3.backedge:1  %temporary_key_2_V_5_2 = phi i16 [ %temporary_key_2_V_5, %branch11 ], [ %temporary_key_0_V_14, %branch10 ], [ %temporary_key_2_V_5, %branch9 ], [ %temporary_key_2_V_5, %4 ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_5_2"/></StgValue>
</operation>

<operation id="225" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader3.backedge:2  %temporary_key_1_V_5_2 = phi i16 [ %temporary_key_1_V_5, %branch11 ], [ %temporary_key_1_V_5, %branch10 ], [ %temporary_key_0_V_14, %branch9 ], [ %temporary_key_1_V_5, %4 ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_5_2"/></StgValue>
</operation>

<operation id="226" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
.preheader3.backedge:3  %temporary_key_0_V_5_2 = phi i16 [ %temporary_key_0_V_5, %branch11 ], [ %temporary_key_0_V_5, %branch10 ], [ %temporary_key_0_V_5, %branch9 ], [ %temporary_key_0_V_14, %4 ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_5_2"/></StgValue>
</operation>

<operation id="227" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.backedge:4  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="228" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="62">
<![CDATA[
:8  %zext_ln719_27 = zext i62 %add_ln719 to i64

]]></Node>
<StgValue><ssdm name="zext_ln719_27"/></StgValue>
</operation>

<operation id="229" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %rcon_V_addr = getelementptr i64* %rcon_V, i64 %zext_ln719_27

]]></Node>
<StgValue><ssdm name="rcon_V_addr"/></StgValue>
</operation>

<operation id="230" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %rcon_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %rcon_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="rcon_V_load_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="231" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %rcon_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %rcon_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="rcon_V_load_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="232" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %rcon_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %rcon_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="rcon_V_load_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="233" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %rcon_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %rcon_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="rcon_V_load_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="234" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %rcon_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %rcon_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="rcon_V_load_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="235" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %rcon_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %rcon_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="rcon_V_load_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="236" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %rcon_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %rcon_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="rcon_V_load_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="237" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
:11  %rcon_V_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %rcon_V_addr)

]]></Node>
<StgValue><ssdm name="rcon_V_addr_read"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="238" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="16">
<![CDATA[
:4  %trunc_ln719 = trunc i16 %n_V_2_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln719"/></StgValue>
</operation>

<operation id="239" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln719, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="240" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln719_26 = zext i6 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln719_26"/></StgValue>
</operation>

<operation id="241" st_id="48" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %lshr_ln719 = lshr i64 %rcon_V_addr_read, %zext_ln719_26

]]></Node>
<StgValue><ssdm name="lshr_ln719"/></StgValue>
</operation>

<operation id="242" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="64">
<![CDATA[
:13  %trunc_ln719_11 = trunc i64 %lshr_ln719 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln719_11"/></StgValue>
</operation>

<operation id="243" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="8">
<![CDATA[
:14  %zext_ln719 = zext i8 %trunc_ln719_11 to i16

]]></Node>
<StgValue><ssdm name="zext_ln719"/></StgValue>
</operation>

<operation id="244" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %temporary_key_0_V_10 = xor i16 %temporary_key_0_V_5, %zext_ln719

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_10"/></StgValue>
</operation>

<operation id="245" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %n_V = add i16 1, %n_V_2_load

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="246" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:17  store i16 %n_V, i16* %n_V_2

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="247" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %branch0.preheader

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="248" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch0.preheader:0  %temporary_key_3_V_9_3 = phi i16 [ %temporary_key_3_V_3, %5 ], [ %temporary_key_3_V_1, %6 ], [ %temporary_key_3_V_5, %branch0.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_9_3"/></StgValue>
</operation>

<operation id="249" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch0.preheader:1  %temporary_key_2_V_1_4 = phi i16 [ %temporary_key_2_V_5, %5 ], [ %temporary_key_2_V_1, %6 ], [ %temporary_key_2_V_7, %branch0.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_1_4"/></StgValue>
</operation>

<operation id="250" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch0.preheader:2  %temporary_key_1_V_1_4 = phi i16 [ %temporary_key_1_V_5, %5 ], [ %temporary_key_1_V_1, %6 ], [ %temporary_key_1_V_7, %branch0.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_1_4"/></StgValue>
</operation>

<operation id="251" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
branch0.preheader:3  %temporary_key_0_V_1 = phi i16 [ %temporary_key_0_V_10, %5 ], [ %temporary_key_3_V, %6 ], [ %temporary_key_0_V_72, %branch0.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_1"/></StgValue>
</operation>

<operation id="252" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch0.preheader:4  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="253" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
branch0:0  %temporary_key_3_V_9 = phi i16 [ %temporary_key_3_V_9_3, %branch0.preheader ], [ %temporary_key_3_V_9_4, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_9"/></StgValue>
</operation>

<operation id="254" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
branch0:1  %temporary_key_2_V_11 = phi i16 [ %temporary_key_2_V_1_4, %branch0.preheader ], [ %temporary_key_2_V_1_5, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_11"/></StgValue>
</operation>

<operation id="255" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
branch0:2  %temporary_key_1_V_11 = phi i16 [ %temporary_key_1_V_1_4, %branch0.preheader ], [ %temporary_key_1_V_1_5, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_11"/></StgValue>
</operation>

<operation id="256" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
branch0:3  %temporary_key_0_V_116 = phi i16 [ %temporary_key_0_V_1, %branch0.preheader ], [ %temporary_key_0_V_1_3, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_116"/></StgValue>
</operation>

<operation id="257" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
branch0:4  %i7_0 = phi i3 [ 0, %branch0.preheader ], [ %i_17, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="i7_0"/></StgValue>
</operation>

<operation id="258" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0:5  %icmp_ln193 = icmp eq i3 %i7_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:6  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="260" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
branch0:7  %i_17 = add i3 %i7_0, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="261" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:8  br i1 %icmp_ln193, label %.preheader340.preheader, label %8

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="262" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:0  %i_op_assign_3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -4, i3 %i7_0)

]]></Node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="263" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="6">
<![CDATA[
:1  %sext_ln215_1 = sext i6 %i_op_assign_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="264" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %ret_V_8 = add i8 %p_084_0, %sext_ln215_1

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln544_4 = zext i8 %ret_V_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="266" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %expanded_key_V_addr_3 = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="expanded_key_V_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="8">
<![CDATA[
:5  %expanded_key_V_load_1 = load i16* %expanded_key_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="expanded_key_V_load_1"/></StgValue>
</operation>

<operation id="268" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="3">
<![CDATA[
:6  %trunc_ln719_12 = trunc i3 %i7_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln719_12"/></StgValue>
</operation>

<operation id="269" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.preheader340.preheader:0  br label %.preheader340

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="270" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="8">
<![CDATA[
:5  %expanded_key_V_load_1 = load i16* %expanded_key_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="expanded_key_V_load_1"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:7  %tmp = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %temporary_key_0_V_116, i16 %temporary_key_1_V_11, i16 %temporary_key_2_V_11, i16 %temporary_key_3_V_9, i2 %trunc_ln719_12)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="272" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %temporary_key_0_V_16 = xor i16 %expanded_key_V_load_1, %tmp

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_16"/></StgValue>
</operation>

<operation id="273" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:9  switch i2 %trunc_ln719_12, label %branch3 [
    i2 0, label %branch0.backedge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln195"/></StgValue>
</operation>

<operation id="274" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln719_12" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch2:0  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="275" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln719_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch1:0  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="276" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln719_12" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
branch3:0  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="277" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
branch0.backedge:0  %temporary_key_3_V_9_4 = phi i16 [ %temporary_key_0_V_16, %branch3 ], [ %temporary_key_3_V_9, %branch2 ], [ %temporary_key_3_V_9, %branch1 ], [ %temporary_key_3_V_9, %8 ]

]]></Node>
<StgValue><ssdm name="temporary_key_3_V_9_4"/></StgValue>
</operation>

<operation id="278" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
branch0.backedge:1  %temporary_key_2_V_1_5 = phi i16 [ %temporary_key_2_V_11, %branch3 ], [ %temporary_key_0_V_16, %branch2 ], [ %temporary_key_2_V_11, %branch1 ], [ %temporary_key_2_V_11, %8 ]

]]></Node>
<StgValue><ssdm name="temporary_key_2_V_1_5"/></StgValue>
</operation>

<operation id="279" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
branch0.backedge:2  %temporary_key_1_V_1_5 = phi i16 [ %temporary_key_1_V_11, %branch3 ], [ %temporary_key_1_V_11, %branch2 ], [ %temporary_key_0_V_16, %branch1 ], [ %temporary_key_1_V_11, %8 ]

]]></Node>
<StgValue><ssdm name="temporary_key_1_V_1_5"/></StgValue>
</operation>

<operation id="280" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
branch0.backedge:3  %temporary_key_0_V_1_3 = phi i16 [ %temporary_key_0_V_116, %branch3 ], [ %temporary_key_0_V_116, %branch2 ], [ %temporary_key_0_V_116, %branch1 ], [ %temporary_key_0_V_16, %8 ]

]]></Node>
<StgValue><ssdm name="temporary_key_0_V_1_3"/></StgValue>
</operation>

<operation id="281" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch0.backedge:4  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="282" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader340:0  %i_op_assign_4 = phi i3 [ %i_18, %9 ], [ 0, %.preheader340.preheader ]

]]></Node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader340:1  %icmp_ln198 = icmp eq i3 %i_op_assign_4, -4

]]></Node>
<StgValue><ssdm name="icmp_ln198"/></StgValue>
</operation>

<operation id="284" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader340:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="285" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader340:3  %i_18 = add i3 %i_op_assign_4, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="286" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader340:4  br i1 %icmp_ln198, label %10, label %9

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="287" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="3">
<![CDATA[
:0  %zext_ln215 = zext i3 %i_op_assign_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %ret_V_10 = add i8 %zext_ln215, %p_084_0

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="289" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln544_5 = zext i8 %ret_V_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="290" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="3">
<![CDATA[
:3  %trunc_ln180_2 = trunc i3 %i_op_assign_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln180_2"/></StgValue>
</operation>

<operation id="291" st_id="51" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:4  %tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %temporary_key_0_V_116, i16 %temporary_key_1_V_11, i16 %temporary_key_2_V_11, i16 %temporary_key_3_V_9, i2 %trunc_ln180_2)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="292" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %expanded_key_V_addr_4 = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="expanded_key_V_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:6  store i16 %tmp_1, i16* %expanded_key_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="294" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader340

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="295" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="4">
<![CDATA[
:0  %sext_ln215_2 = sext i4 %p_0216_0 to i5

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="296" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %ret_V_9 = add i5 1, %sext_ln215_2

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="297" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
:2  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %ret_V_9, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="298" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="5">
<![CDATA[
:3  %trunc_ln1372 = trunc i5 %ret_V_9 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1372"/></StgValue>
</operation>

<operation id="299" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="4">
<![CDATA[
:4  %trunc_ln1372_2 = trunc i4 %p_0216_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln1372_2"/></StgValue>
</operation>

<operation id="300" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %xor_ln1372 = xor i3 %trunc_ln1372_2, -1

]]></Node>
<StgValue><ssdm name="xor_ln1372"/></StgValue>
</operation>

<operation id="301" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:6  %tmp_69 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 false, i3 %xor_ln1372)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="302" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %sub_ln180_2 = sub i4 0, %tmp_69

]]></Node>
<StgValue><ssdm name="sub_ln180_2"/></StgValue>
</operation>

<operation id="303" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
:8  %tmp_66 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 false, i3 %trunc_ln1372)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="304" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:9  %select_ln1372 = select i1 %tmp_68, i4 %sub_ln180_2, i4 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln1372"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %cur_len_V = add i8 4, %p_084_0

]]></Node>
<StgValue><ssdm name="cur_len_V"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln198" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader343

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="307" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader339:0  %i9_0 = phi i3 [ %i_13, %.preheader339.loopexit ], [ 0, %.preheader339.preheader ]

]]></Node>
<StgValue><ssdm name="i9_0"/></StgValue>
</operation>

<operation id="308" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="3">
<![CDATA[
.preheader339:1  %zext_ln207 = zext i3 %i9_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="309" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader339:2  %icmp_ln207 = icmp eq i3 %i9_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="310" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader339:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="311" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader339:4  %i_13 = add i3 %i9_0, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="312" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader339:5  br i1 %icmp_ln207, label %12, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="313" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %i9_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="314" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_64 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i9_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="315" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %zext_ln180_41 = zext i5 %tmp_64 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_41"/></StgValue>
</operation>

<operation id="316" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %sub_ln180 = sub i9 %tmp_s, %zext_ln180_41

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="317" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="318" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln216"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i6 [ %j, %11 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="320" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %icmp_ln209 = icmp eq i6 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="321" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="322" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %j = add i6 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="323" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln209, label %.preheader339.loopexit, label %11

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="324" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="6">
<![CDATA[
:0  %zext_ln180_42 = zext i6 %j_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_42"/></StgValue>
</operation>

<operation id="325" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln180_10 = add i9 %zext_ln180_42, %sub_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_10"/></StgValue>
</operation>

<operation id="326" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:4  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %j_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="327" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %add_ln211 = add i8 %zext_ln207, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="328" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
:6  %zext_ln211 = zext i8 %add_ln211 to i64

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="329" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %expanded_key_V_addr_2 = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="expanded_key_V_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
:8  %expanded_key_V_load = load i16* %expanded_key_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="expanded_key_V_load"/></StgValue>
</operation>

<operation id="331" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
.preheader339.loopexit:0  br label %.preheader339

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="332" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="9">
<![CDATA[
:2  %sext_ln180 = sext i9 %add_ln180_10 to i64

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="333" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %expanded_key_matrix_s = getelementptr [240 x i16]* %expanded_key_matrix_V, i64 0, i64 %sext_ln180

]]></Node>
<StgValue><ssdm name="expanded_key_matrix_s"/></StgValue>
</operation>

<operation id="334" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="8">
<![CDATA[
:8  %expanded_key_V_load = load i16* %expanded_key_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="expanded_key_V_load"/></StgValue>
</operation>

<operation id="335" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:9  store i16 %expanded_key_V_load, i16* %expanded_key_matrix_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="336" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
