
*** Running vivado
    with args -log design_1_fpga1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fpga1_top_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_fpga1_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UofTCourse/ECE532/Assignment/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UofTCourse/ECE532/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.cache/ip 
Command: synth_design -top design_1_fpga1_top_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 502.727 ; gain = 107.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fpga1_top_0_0' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/synth/design_1_fpga1_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fpga1_top' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/fpga1_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'fsm_control' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/fsm_control.v:23]
	Parameter S_WAIT bound to: 2'b00 
	Parameter S_DECODE bound to: 2'b01 
	Parameter S_SEND bound to: 2'b10 
	Parameter S_FETCH bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm_control' (1#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/fsm_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:23]
	Parameter FRAME_WIDTH bound to: 640 - type: integer 
	Parameter FRAME_HEIGHT bound to: 480 - type: integer 
	Parameter H_FP bound to: 16 - type: integer 
	Parameter H_PW bound to: 96 - type: integer 
	Parameter H_BP bound to: 48 - type: integer 
	Parameter H_MAX bound to: 800 - type: integer 
	Parameter V_FP bound to: 10 - type: integer 
	Parameter V_PW bound to: 2 - type: integer 
	Parameter V_MAX bound to: 525 - type: integer 
	Parameter V_BP bound to: 33 - type: integer 
	Parameter X_WAIT bound to: 250 - type: integer 
	Parameter Y_WAIT bound to: 230 - type: integer 
	Parameter X_TITLE bound to: 90 - type: integer 
	Parameter Y_TITLE bound to: 240 - type: integer 
	Parameter X_DM bound to: 320 - type: integer 
	Parameter Y_DM bound to: 100 - type: integer 
	Parameter X_OFFSET_FONT bound to: 99 - type: integer 
	Parameter Y_OFFSET_FONT bound to: 11 - type: integer 
	Parameter X_OFFSET_NUM bound to: 107 - type: integer 
	Parameter Y_OFFSET_NUM bound to: 47 - type: integer 
	Parameter X_OFFSET_PERMISSION bound to: 200 - type: integer 
	Parameter Y_OFFSET_PERMISSION bound to: 82 - type: integer 
	Parameter X_SIZE_CHAR bound to: 20 - type: integer 
	Parameter Y_SIZE_CHAR bound to: 23 - type: integer 
	Parameter X_SIZE_NUM bound to: 14 - type: integer 
	Parameter Y_SIZE_NUM bound to: 23 - type: integer 
	Parameter X_SIZE_PERMISSION bound to: 143 - type: integer 
	Parameter Y_SIZE_PERMISSION bound to: 23 - type: integer 
	Parameter X_SPAN_WAIT bound to: 300 - type: integer 
	Parameter X_SPAN_TITLE bound to: 200 - type: integer 
	Parameter X_SPAN_NUM bound to: 110 - type: integer 
	Parameter X_SPAN_FONT bound to: 260 - type: integer 
	Parameter X_SPAN_PERMISSION bound to: 145 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_div' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/clock_div.v:23]
	Parameter div bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (2#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/clock_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'horizontal_counter' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/horizontal_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'horizontal_counter' (3#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/horizontal_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'vertical_counter' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vertical_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vertical_counter' (4#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vertical_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'character_loc' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:485]
INFO: [Synth 8-6155] done synthesizing module 'character_loc' (5#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:485]
INFO: [Synth 8-6157] synthesizing module 'number_offset' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:443]
INFO: [Synth 8-226] default block is never used [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:454]
INFO: [Synth 8-6155] done synthesizing module 'number_offset' (6#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:443]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_0.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 36000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 36000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 36000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 36000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 12 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 2 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     8.610212 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (17#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:67]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (16) of module 'blk_mem_gen_0' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:232]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_1.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 24000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 24000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 24000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 24000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 3 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     6.520479 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (18#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_1/synth/blk_mem_gen_1.vhd:67]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (15) of module 'blk_mem_gen_1' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:233]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_2' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_2.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 3300 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 3300 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 3300 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 3300 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 12 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.511199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_2' (19#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_2/synth/blk_mem_gen_2.vhd:67]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (12) of module 'blk_mem_gen_2' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:234]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_3' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_3.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 7975 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 7975 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 7975 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 7975 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 3 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.626949 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_3' (20#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_3/synth/blk_mem_gen_3.vhd:67]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (13) of module 'blk_mem_gen_3' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:235]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: blk_mem_gen_4.mif - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_4.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 15600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 15600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 15600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 15600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 14 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 5 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.7617 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_4' (21#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/blk_mem_gen_4/synth/blk_mem_gen_4.vhd:67]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:237]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:238]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:239]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:241]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:242]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:243]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:245]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:246]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:247]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (14) of module 'blk_mem_gen_4' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:249]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (22#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'dm_decoder_top' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/dm_decoder_top.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/dm_decoder_top.v:110]
INFO: [Synth 8-6157] synthesizing module 'data_matrix_get_index' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/data_matrix_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'get_bit' [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/get_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'get_bit' (23#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/get_bit.v:1]
WARNING: [Synth 8-6014] Unused sequential element x_dly_reg was removed.  [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/data_matrix_decoder.v:52]
WARNING: [Synth 8-6014] Unused sequential element y_dly_reg was removed.  [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/data_matrix_decoder.v:53]
INFO: [Synth 8-6155] done synthesizing module 'data_matrix_get_index' (24#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/data_matrix_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dm_decoder_top' (25#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/dm_decoder_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpga1_top' (26#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/fpga1_top.v:24]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fpga1_top_0_0' (27#1) [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/synth/design_1_fpga1_top_0_0.v:58]
WARNING: [Synth 8-3331] design dm_decoder_top has unconnected port ld_wait
WARNING: [Synth 8-3331] design dm_decoder_top has unconnected port ld_decode
WARNING: [Synth 8-3331] design dm_decoder_top has unconnected port ld_name
WARNING: [Synth 8-3331] design dm_decoder_top has unconnected port ld_db
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[47]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[46]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[45]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[44]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[43]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[42]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[41]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[40]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[39]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[38]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[37]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[36]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[35]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[34]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[33]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[32]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[47]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[46]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[45]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[44]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[43]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[42]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[41]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[40]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[39]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[38]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[37]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[36]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[35]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[34]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[33]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[32]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized6 has unconnected port DBITERRIN[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:11 ; elapsed = 00:07:50 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:12 ; elapsed = 00:07:51 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:07:12 ; elapsed = 00:07:51 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/nexy4_ddr.xdc] for cell 'inst'
Finished Parsing XDC File [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/nexy4_ddr.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/nexy4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_fpga1_top_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_fpga1_top_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_0_0/src/vio_0/vio_0.xdc will not be read for this module.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1199.438 ; gain = 0.000
Parsing XDC File [E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.runs/design_1_fpga1_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.runs/design_1_fpga1_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1199.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1199.438 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1199.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:36 ; elapsed = 00:08:19 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:36 ; elapsed = 00:08:19 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.runs/design_1_fpga1_top_0_0_synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for inst/vga_1/FR_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/FR_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/num. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/access. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vga_1/name_by_char9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:36 ; elapsed = 00:08:19 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_control'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "divided_clk" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:191]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.srcs/sources_1/bd/design_1/ipshared/92f8/src/vga_control.v:191]
INFO: [Synth 8-5546] ROM "char_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "database_addr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_WAIT |                             0001 |                              000
                S_DECODE |                             0100 |                              001
                  S_SEND |                             1000 |                              010
                 S_FETCH |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:40 ; elapsed = 00:08:25 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 15    
	   4 Input     19 Bit       Adders := 2     
	   5 Input     19 Bit       Adders := 9     
	  12 Input     18 Bit       Adders := 1     
	  10 Input     12 Bit       Adders := 1     
	   9 Input     12 Bit       Adders := 1     
	   8 Input     11 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   6 Input     11 Bit       Adders := 1     
	   5 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 24    
	   4 Input      8 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 14    
	  14 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   4 Input     12 Bit        Muxes := 20    
	   2 Input      8 Bit        Muxes := 49    
	   4 Input      6 Bit        Muxes := 1     
	  55 Input      5 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 164   
	  13 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
Module clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module horizontal_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module vertical_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module character_loc 
Detailed RTL Component Info : 
+---Muxes : 
	  55 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module number_offset 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module bindec__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module bindec__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module vga_control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 9     
	   2 Input     24 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   3 Input     19 Bit       Adders := 15    
	   4 Input     19 Bit       Adders := 2     
	   5 Input     19 Bit       Adders := 9     
	  12 Input     18 Bit       Adders := 1     
	  10 Input     12 Bit       Adders := 1     
	   9 Input     12 Bit       Adders := 1     
	   8 Input     11 Bit       Adders := 1     
	   7 Input     11 Bit       Adders := 1     
	   6 Input     11 Bit       Adders := 1     
	   5 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 14    
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module get_bit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
Module data_matrix_get_index 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module dm_decoder_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  13 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "char_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "VGA_clk/divided_clk" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
DSP Report: Generating DSP addr_wait1, operation Mode is: A*(B:0x12c).
DSP Report: operator addr_wait1 is absorbed into DSP addr_wait1.
DSP Report: Generating DSP addr_name1, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name1 is absorbed into DSP addr_name1.
DSP Report: Generating DSP addr_name11, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name11 is absorbed into DSP addr_name11.
DSP Report: Generating DSP addr_name21, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name21 is absorbed into DSP addr_name21.
DSP Report: Generating DSP addr_name31, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name31 is absorbed into DSP addr_name31.
DSP Report: Generating DSP addr_name41, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name41 is absorbed into DSP addr_name41.
DSP Report: Generating DSP addr_name51, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name51 is absorbed into DSP addr_name51.
DSP Report: Generating DSP addr_name61, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name61 is absorbed into DSP addr_name61.
DSP Report: Generating DSP addr_name71, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name71 is absorbed into DSP addr_name71.
DSP Report: Generating DSP addr_name81, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name81 is absorbed into DSP addr_name81.
DSP Report: Generating DSP addr_name91, operation Mode is: A*(B:0x104).
DSP Report: operator addr_name91 is absorbed into DSP addr_name91.
DSP Report: Generating DSP addr_title1, operation Mode is: A*(B:0xc8).
DSP Report: operator addr_title1 is absorbed into DSP addr_title1.
DSP Report: Generating DSP addr_number1, operation Mode is: A*(B:0x6e).
DSP Report: operator addr_number1 is absorbed into DSP addr_number1.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0x91).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-3886] merging instance 'inst/dm_decoder_1/get_index_1/bit3_reg[8]' (FDC) to 'inst/dm_decoder_1/get_index_1/bit4_reg[8]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:57 ; elapsed = 00:09:47 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|character_loc | char_x     | 256x8         | LUT            | 
|character_loc | char_y     | 256x5         | LUT            | 
|character_loc | char_x     | 256x8         | LUT            | 
|character_loc | char_y     | 256x5         | LUT            | 
|character_loc | char_y     | 256x5         | LUT            | 
|character_loc | char_y     | 256x5         | LUT            | 
|character_loc | char_x     | 256x8         | LUT            | 
|character_loc | char_x     | 256x8         | LUT            | 
+--------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_control | A*(B:0x12c) | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x104) | 14     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0xc8)  | 15     | 8      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x6e)  | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_control | A*(B:0x91)  | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:17 ; elapsed = 00:10:09 . Memory (MB): peak = 1199.438 ; gain = 804.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:39 ; elapsed = 00:10:33 . Memory (MB): peak = 1220.012 ; gain = 824.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/dm_decoder_1/get_index_1/bit0_reg[0]' (FDC) to 'inst/dm_decoder_1/get_index_1/bit3_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:45 ; elapsed = 00:10:40 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:47 ; elapsed = 00:10:43 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:47 ; elapsed = 00:10:43 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:48 ; elapsed = 00:10:44 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:48 ; elapsed = 00:10:44 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:49 ; elapsed = 00:10:44 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:49 ; elapsed = 00:10:44 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   366|
|2     |DSP48E1     |    14|
|3     |LUT1        |   390|
|4     |LUT2        |   836|
|5     |LUT3        |   500|
|6     |LUT4        |   433|
|7     |LUT5        |   427|
|8     |LUT6        |  1425|
|9     |MUXF7       |   277|
|10    |MUXF8       |    16|
|11    |RAMB18E1    |     1|
|12    |RAMB18E1_1  |     1|
|13    |RAMB18E1_2  |     2|
|14    |RAMB18E1_3  |     1|
|15    |RAMB18E1_4  |     1|
|16    |RAMB18E1_5  |    10|
|17    |RAMB36E1    |     1|
|18    |RAMB36E1_1  |     2|
|19    |RAMB36E1_10 |     1|
|20    |RAMB36E1_11 |     1|
|21    |RAMB36E1_12 |     1|
|22    |RAMB36E1_13 |     1|
|23    |RAMB36E1_14 |     1|
|24    |RAMB36E1_15 |     1|
|25    |RAMB36E1_16 |     1|
|26    |RAMB36E1_17 |     1|
|27    |RAMB36E1_18 |     1|
|28    |RAMB36E1_19 |     1|
|29    |RAMB36E1_2  |     1|
|30    |RAMB36E1_20 |     1|
|31    |RAMB36E1_21 |     1|
|32    |RAMB36E1_22 |    10|
|33    |RAMB36E1_23 |    10|
|34    |RAMB36E1_24 |    10|
|35    |RAMB36E1_25 |    10|
|36    |RAMB36E1_26 |    10|
|37    |RAMB36E1_3  |     1|
|38    |RAMB36E1_4  |     1|
|39    |RAMB36E1_5  |     1|
|40    |RAMB36E1_6  |     1|
|41    |RAMB36E1_7  |     1|
|42    |RAMB36E1_8  |     1|
|43    |RAMB36E1_9  |     1|
|44    |FDCE        |   515|
|45    |FDPE        |     2|
|46    |FDRE        |   374|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                           |Module                                             |Cells |
+------+---------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                |                                                   |  5664|
|2     |  inst                                             |fpga1_top                                          |  5664|
|3     |    dm_decoder_1                                   |dm_decoder_top                                     |  2772|
|4     |      get_index_1                                  |data_matrix_get_index                              |  1496|
|5     |        u0                                         |get_bit                                            |     3|
|6     |        u1                                         |get_bit_162                                        |     3|
|7     |        u2                                         |get_bit_163                                        |     3|
|8     |        u3                                         |get_bit_164                                        |     3|
|9     |        u4                                         |get_bit_165                                        |     3|
|10    |        u5                                         |get_bit_166                                        |     3|
|11    |        u6                                         |get_bit_167                                        |     3|
|12    |        u7                                         |get_bit_168                                        |     5|
|13    |    fsm_1                                          |fsm_control                                        |   109|
|14    |    vga_1                                          |vga_control                                        |  2705|
|15    |      FR_1                                         |blk_mem_gen_0                                      |    65|
|16    |        U0                                         |blk_mem_gen_v8_4_2                                 |    65|
|17    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                           |    65|
|18    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                    |    65|
|19    |              \valid.cstr                          |blk_mem_gen_generic_cstr                           |    65|
|20    |                \bindec_a.bindec_inst_a            |bindec                                             |     8|
|21    |                \has_mux_a.A                       |blk_mem_gen_mux                                    |    39|
|22    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width                             |     1|
|23    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                      |     1|
|24    |                \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9             |     1|
|25    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized9      |     1|
|26    |                \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10            |     1|
|27    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized10     |     1|
|28    |                \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11            |     1|
|29    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized11     |     1|
|30    |                \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12            |     1|
|31    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized12     |     1|
|32    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0             |     1|
|33    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0      |     1|
|34    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1             |     1|
|35    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized1      |     1|
|36    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2             |     2|
|37    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized2      |     2|
|38    |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3             |     1|
|39    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized3      |     1|
|40    |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4             |     1|
|41    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized4      |     1|
|42    |                \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5             |     1|
|43    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized5      |     1|
|44    |                \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6             |     1|
|45    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized6      |     1|
|46    |                \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7             |     2|
|47    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized7      |     2|
|48    |                \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8             |     1|
|49    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized8      |     1|
|50    |      FR_2                                         |blk_mem_gen_1                                      |    53|
|51    |        U0                                         |blk_mem_gen_v8_4_2__parameterized1                 |    53|
|52    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized0           |    53|
|53    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0                    |    53|
|54    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0           |    53|
|55    |                \bindec_a.bindec_inst_a            |bindec__parameterized0                             |     5|
|56    |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized1                    |    35|
|57    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized13            |     2|
|58    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized13     |     2|
|59    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized14            |     2|
|60    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized14     |     2|
|61    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized15            |     1|
|62    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized15     |     1|
|63    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized16            |     1|
|64    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized16     |     1|
|65    |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized17            |     1|
|66    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized17     |     1|
|67    |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized18            |     1|
|68    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized18     |     1|
|69    |                \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized19            |     1|
|70    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized19     |     1|
|71    |                \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized20            |     1|
|72    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized20     |     1|
|73    |                \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized21            |     1|
|74    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized21     |     1|
|75    |                \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized22            |     2|
|76    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized22     |     2|
|77    |      num                                          |blk_mem_gen_2                                      |     2|
|78    |        U0                                         |blk_mem_gen_v8_4_2__parameterized3                 |     2|
|79    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized1           |     2|
|80    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized1                    |     2|
|81    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized1           |     2|
|82    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized23            |     1|
|83    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized23     |     1|
|84    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized24            |     1|
|85    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized24     |     1|
|86    |      access                                       |blk_mem_gen_3                                      |    14|
|87    |        U0                                         |blk_mem_gen_v8_4_2__parameterized5                 |    14|
|88    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized2           |    14|
|89    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized2                    |    14|
|90    |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized2           |    14|
|91    |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized3                    |    10|
|92    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized25            |     1|
|93    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized25     |     1|
|94    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized26            |     2|
|95    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized26     |     2|
|96    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized27            |     1|
|97    |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized27     |     1|
|98    |      name_by_char                                 |blk_mem_gen_4__1                                   |    23|
|99    |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__1              |    23|
|100   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_145       |    23|
|101   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_146                |    23|
|102   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_147       |    23|
|103   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_148                         |     2|
|104   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_149                |    13|
|105   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_150        |     1|
|106   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_161 |     1|
|107   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_151        |     1|
|108   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_160 |     1|
|109   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_152        |     1|
|110   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_159 |     1|
|111   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_153        |     2|
|112   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_158 |     2|
|113   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_154        |     2|
|114   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_157 |     2|
|115   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_155        |     1|
|116   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_156 |     1|
|117   |      name_by_char1                                |blk_mem_gen_4__2                                   |    23|
|118   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__2              |    23|
|119   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_128       |    23|
|120   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_129                |    23|
|121   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_130       |    23|
|122   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_131                         |     2|
|123   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_132                |    13|
|124   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_133        |     1|
|125   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_144 |     1|
|126   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_134        |     1|
|127   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_143 |     1|
|128   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_135        |     1|
|129   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_142 |     1|
|130   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_136        |     2|
|131   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_141 |     2|
|132   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_137        |     2|
|133   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_140 |     2|
|134   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_138        |     1|
|135   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_139 |     1|
|136   |      name_by_char2                                |blk_mem_gen_4__3                                   |    23|
|137   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__3              |    23|
|138   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_111       |    23|
|139   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_112                |    23|
|140   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_113       |    23|
|141   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_114                         |     2|
|142   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_115                |    13|
|143   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_116        |     1|
|144   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_127 |     1|
|145   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_117        |     1|
|146   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_126 |     1|
|147   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_118        |     1|
|148   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_125 |     1|
|149   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_119        |     2|
|150   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_124 |     2|
|151   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_120        |     2|
|152   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_123 |     2|
|153   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_121        |     1|
|154   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_122 |     1|
|155   |      name_by_char3                                |blk_mem_gen_4__4                                   |    23|
|156   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__4              |    23|
|157   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_94        |    23|
|158   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_95                 |    23|
|159   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_96        |    23|
|160   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_97                          |     2|
|161   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_98                 |    13|
|162   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_99         |     1|
|163   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_110 |     1|
|164   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_100        |     1|
|165   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_109 |     1|
|166   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_101        |     1|
|167   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_108 |     1|
|168   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_102        |     2|
|169   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_107 |     2|
|170   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_103        |     2|
|171   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_106 |     2|
|172   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_104        |     1|
|173   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_105 |     1|
|174   |      name_by_char4                                |blk_mem_gen_4__5                                   |    23|
|175   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__5              |    23|
|176   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_77        |    23|
|177   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_78                 |    23|
|178   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_79        |    23|
|179   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_80                          |     2|
|180   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_81                 |    13|
|181   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_82         |     1|
|182   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_93  |     1|
|183   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_83         |     1|
|184   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_92  |     1|
|185   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_84         |     1|
|186   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_91  |     1|
|187   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_85         |     2|
|188   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_90  |     2|
|189   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_86         |     2|
|190   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_89  |     2|
|191   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_87         |     1|
|192   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_88  |     1|
|193   |      name_by_char5                                |blk_mem_gen_4__6                                   |    23|
|194   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__6              |    23|
|195   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_60        |    23|
|196   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_61                 |    23|
|197   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_62        |    23|
|198   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_63                          |     2|
|199   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_64                 |    13|
|200   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_65         |     1|
|201   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_76  |     1|
|202   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_66         |     1|
|203   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_75  |     1|
|204   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_67         |     1|
|205   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_74  |     1|
|206   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_68         |     2|
|207   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_73  |     2|
|208   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_69         |     2|
|209   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_72  |     2|
|210   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_70         |     1|
|211   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_71  |     1|
|212   |      name_by_char6                                |blk_mem_gen_4__7                                   |    23|
|213   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__7              |    23|
|214   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_43        |    23|
|215   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_44                 |    23|
|216   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_45        |    23|
|217   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_46                          |     2|
|218   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_47                 |    13|
|219   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_48         |     1|
|220   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_59  |     1|
|221   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_49         |     1|
|222   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_58  |     1|
|223   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_50         |     1|
|224   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_57  |     1|
|225   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_51         |     2|
|226   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_56  |     2|
|227   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_52         |     2|
|228   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_55  |     2|
|229   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_53         |     1|
|230   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_54  |     1|
|231   |      name_by_char7                                |blk_mem_gen_4__8                                   |    23|
|232   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__8              |    23|
|233   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_26        |    23|
|234   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_27                 |    23|
|235   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_28        |    23|
|236   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_29                          |     2|
|237   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_30                 |    13|
|238   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_31         |     1|
|239   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_42  |     1|
|240   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_32         |     1|
|241   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_41  |     1|
|242   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_33         |     1|
|243   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_40  |     1|
|244   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_34         |     2|
|245   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_39  |     2|
|246   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_35         |     2|
|247   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_38  |     2|
|248   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_36         |     1|
|249   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_37  |     1|
|250   |      name_by_char8                                |blk_mem_gen_4__9                                   |    23|
|251   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7__9              |    23|
|252   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3_9         |    23|
|253   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3_10                 |    23|
|254   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3_11        |    23|
|255   |                \bindec_a.bindec_inst_a            |bindec__parameterized2_12                          |     2|
|256   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5_13                 |    13|
|257   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28_14         |     1|
|258   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28_25  |     1|
|259   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29_15         |     1|
|260   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29_24  |     1|
|261   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30_16         |     1|
|262   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30_23  |     1|
|263   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31_17         |     2|
|264   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31_22  |     2|
|265   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32_18         |     2|
|266   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32_21  |     2|
|267   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33_19         |     1|
|268   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33_20  |     1|
|269   |      name_by_char9                                |blk_mem_gen_4                                      |    23|
|270   |        U0                                         |blk_mem_gen_v8_4_2__parameterized7                 |    23|
|271   |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth__parameterized3           |    23|
|272   |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized3                    |    23|
|273   |              \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized3           |    23|
|274   |                \bindec_a.bindec_inst_a            |bindec__parameterized2                             |     2|
|275   |                \has_mux_a.A                       |blk_mem_gen_mux__parameterized5                    |    13|
|276   |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized28            |     1|
|277   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized28     |     1|
|278   |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized29            |     1|
|279   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized29     |     1|
|280   |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized30            |     1|
|281   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized30     |     1|
|282   |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized31            |     2|
|283   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized31     |     2|
|284   |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized32            |     2|
|285   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized32     |     2|
|286   |                \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized33            |     1|
|287   |                  \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized33     |     1|
|288   |      VGA_H                                        |horizontal_counter                                 |  1046|
|289   |      VGA_V                                        |vertical_counter                                   |   467|
|290   |      VGA_clk                                      |clock_div                                          |    46|
|291   |      loc_1                                        |character_loc                                      |    22|
|292   |      loc_10                                       |character_loc_0                                    |    21|
|293   |      loc_2                                        |character_loc_1                                    |    25|
|294   |      loc_3                                        |character_loc_2                                    |    22|
|295   |      loc_4                                        |character_loc_3                                    |    21|
|296   |      loc_5                                        |character_loc_4                                    |    21|
|297   |      loc_6                                        |character_loc_5                                    |    21|
|298   |      loc_7                                        |character_loc_6                                    |    21|
|299   |      loc_8                                        |character_loc_7                                    |    21|
|300   |      loc_9                                        |character_loc_8                                    |    21|
+------+---------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:49 ; elapsed = 00:10:44 . Memory (MB): peak = 1221.059 ; gain = 825.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 872 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:10:23 . Memory (MB): peak = 1221.059 ; gain = 825.840
Synthesis Optimization Complete : Time (s): cpu = 00:09:49 ; elapsed = 00:10:45 . Memory (MB): peak = 1221.059 ; gain = 825.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 762 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1221.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 117 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:56 ; elapsed = 00:10:54 . Memory (MB): peak = 1221.059 ; gain = 834.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1221.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.runs/design_1_fpga1_top_0_0_synth_1/design_1_fpga1_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fpga1_top_0_0, cache-ID = b3deefe88cae3e63
INFO: [Coretcl 2-1174] Renamed 299 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1221.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UofTCourse/ECE532/project/milestones/fpga1_axi_mb_integration/fpga1_top_tb/proj3/proj_p3.runs/design_1_fpga1_top_0_0_synth_1/design_1_fpga1_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fpga1_top_0_0_utilization_synth.rpt -pb design_1_fpga1_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 21:56:02 2022...
