// Seed: 2355560990
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_9 = -1;
  wire id_10;
  assign id_4 = {id_10{id_10}};
  assign id_1 = 1;
  logic [7:0] id_11, id_12, id_13;
  wire id_14;
  assign module_1.type_0 = 0;
  id_15(
      .id_0(id_2), .id_1(id_12), .id_2(id_4), .id_3(id_2), .id_4(id_6), .id_5(id_9), .id_6(id_11[1])
  );
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1
);
  wire id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5
  );
endmodule
