{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695727871550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695727871550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 20:31:11 2023 " "Processing started: Tue Sep 26 20:31:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695727871550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727871550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week4 -c week4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week4 -c week4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727871550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695727871956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695727871956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_asynchronous_reset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop_asynchronous_reset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_asynchronous_reset " "Found entity 1: d_flipflop_asynchronous_reset" {  } { { "d_flipflop_asynchronous_reset.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/d_flipflop_asynchronous_reset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695727879861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727879861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_synchronous_reset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop_synchronous_reset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_synchronous_reset " "Found entity 1: d_flipflop_synchronous_reset" {  } { { "d_flipflop_synchronous_reset.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/d_flipflop_synchronous_reset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695727879861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727879861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_synchronous_reset_clock_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff_synchronous_reset_clock_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dff_synchronous_reset_clock_enable " "Found entity 1: dff_synchronous_reset_clock_enable" {  } { { "dff_synchronous_reset_clock_enable.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/dff_synchronous_reset_clock_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695727879861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727879861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_synchronous_dff_synchronous_reset.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_synchronous_dff_synchronous_reset.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_synchronous_dff_synchronous_reset " "Found entity 1: four_synchronous_dff_synchronous_reset" {  } { { "four_synchronous_dff_synchronous_reset.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/four_synchronous_dff_synchronous_reset.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695727879861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727879861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_synchronous_dff_clock_enable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_synchronous_dff_clock_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_synchronous_dff_clock_enable " "Found entity 1: four_synchronous_dff_clock_enable" {  } { { "four_synchronous_dff_clock_enable.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/four_synchronous_dff_clock_enable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695727879861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727879861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file double_four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 double_four_bit_register " "Found entity 1: double_four_bit_register" {  } { { "double_four_bit_register.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/double_four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695727879876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727879876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "double_four_bit_register " "Elaborating entity \"double_four_bit_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695727879907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_synchronous_dff_clock_enable four_synchronous_dff_clock_enable:inst " "Elaborating entity \"four_synchronous_dff_clock_enable\" for hierarchy \"four_synchronous_dff_clock_enable:inst\"" {  } { { "double_four_bit_register.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/double_four_bit_register.bdf" { { 144 344 456 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695727879907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_synchronous_reset_clock_enable four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst " "Elaborating entity \"dff_synchronous_reset_clock_enable\" for hierarchy \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\"" {  } { { "four_synchronous_dff_clock_enable.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/four_synchronous_dff_clock_enable.bdf" { { 192 296 392 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695727879907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst " "Elaborating entity \"BUSMUX\" for hierarchy \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\"" {  } { { "dff_synchronous_reset_clock_enable.bdf" "inst" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/dff_synchronous_reset_clock_enable.bdf" { { 72 288 400 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695727879923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst " "Elaborated megafunction instantiation \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\"" {  } { { "dff_synchronous_reset_clock_enable.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/dff_synchronous_reset_clock_enable.bdf" { { 72 288 400 160 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695727879923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst " "Instantiated megafunction \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695727879923 ""}  } { { "dff_synchronous_reset_clock_enable.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/dff_synchronous_reset_clock_enable.bdf" { { 72 288 400 160 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695727879923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695727879954 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\|lpm_mux:\$00000 four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst " "Elaborated megafunction instantiation \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "dff_synchronous_reset_clock_enable.bdf" "" { Schematic "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/dff_synchronous_reset_clock_enable.bdf" { { 72 288 400 160 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695727879954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i6c " "Found entity 1: mux_i6c" {  } { { "db/mux_i6c.tdf" "" { Text "C:/Users/user/Documents/GitHub/LogicCircuitDesignAndExperiment/week4/db/mux_i6c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695727880001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727880001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i6c four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\|lpm_mux:\$00000\|mux_i6c:auto_generated " "Elaborating entity \"mux_i6c\" for hierarchy \"four_synchronous_dff_clock_enable:inst\|dff_synchronous_reset_clock_enable:inst\|BUSMUX:inst\|lpm_mux:\$00000\|mux_i6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695727880001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695727880204 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695727880204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695727880204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695727880204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695727880251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 20:31:20 2023 " "Processing ended: Tue Sep 26 20:31:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695727880251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695727880251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695727880251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695727880251 ""}
