Running: xsim.dir/FPGA_T_behav/xsimk.exe -simmode gui -wdb FPGA_T_behav.wdb -simrunnum 0 -socket 63749
Design successfully loaded
Design Loading Memory Usage: 5780 KB (Peak: 5780 KB)
Design Loading CPU Usage: 62 ms
Simulation completed
Simulation Memory Usage: 6432 KB (Peak: 6432 KB)
Simulation CPU Usage: 62 ms
