[11/13 09:22:13      0s] 
[11/13 09:22:13      0s] Cadence Innovus(TM) Implementation System.
[11/13 09:22:13      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/13 09:22:13      0s] 
[11/13 09:22:13      0s] Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
[11/13 09:22:13      0s] Options:	-stylus 
[11/13 09:22:13      0s] Date:		Wed Nov 13 09:22:11 2024
[11/13 09:22:13      0s] Host:		5a3954e7b043 (x86_64 w/Linux 5.15.0-124-generic) (12cores*48cpus*Intel(R) Xeon(R) CPU E7-8857 v2 @ 3.00GHz 30720KB)
[11/13 09:22:13      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[11/13 09:22:13      0s] 
[11/13 09:22:13      0s] License:
[11/13 09:22:13      0s] 		[09:22:12.476547] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se:27020@lic05.ug.kth.se:1717@lic06.ug.kth.se
[11/13 09:22:13      0s] 
[11/13 09:22:13      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/13 09:22:13      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[11/13 09:22:25     11s] 
[11/13 09:22:25     11s] 
[11/13 09:22:32     17s] Reset Parastics called with the command setExtractRCMode -reset[11/13 09:22:34     19s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
@(#)CDS: Innovus v21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[11/13 09:22:35     21s] @(#)CDS: NanoRoute 21.19-s058_1 NR231113-0413/21_19-UB (database version 18.20.605) {superthreading v2.17}
[11/13 09:22:35     21s] @(#)CDS: AAE 21.19-s004 (64bit) 04/04/2024 (Linux 3.10.0-693.el7.x86_64)
[11/13 09:22:35     21s] @(#)CDS: CTE 21.19-s010_1 () Mar 27 2024 01:55:37 ( )
[11/13 09:22:35     21s] @(#)CDS: SYNTECH 21.19-s002_1 () Sep  6 2023 22:17:00 ( )
[11/13 09:22:35     21s] @(#)CDS: CPE v21.19-s026
[11/13 09:22:35     21s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[11/13 09:22:35     21s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[11/13 09:22:35     21s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/13 09:22:35     21s] @(#)CDS: RCDB 11.15.0
[11/13 09:22:35     21s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[11/13 09:22:35     21s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[11/13 09:22:35     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC.

[11/13 09:22:35     21s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC.
[11/13 09:22:35     21s] 
[11/13 09:22:35     21s] Change the soft stacksize limit to 0.2%RAM (6192 mbytes). Set global soft_stack_size_limit to change the value.
[11/13 09:22:39     24s] 
[11/13 09:22:39     24s] **INFO:  MMMC transition support version v31-84 
[11/13 09:22:39     24s] 
[11/13 09:22:43     28s] @innovus 1> ls ../phy/db
[11/13 09:23:27     39s] @innovus 2> ls

[11/13 09:23:28     39s] @innovus 3> ls ../phy/db/part
[11/13 09:23:37     41s] child process exited abnormally
[11/13 09:23:37     41s] child process exited abnormally
[11/13 09:23:37     41s] @innovus 4> pwd
/home/ratnu/SiLagoNN/exe
[11/13 09:23:40     42s] @innovus 5> cd ../../
@innovus 6> ls
[11/13 09:23:55     45s] @innovus 7> cd SiLagoNN_solution/exe/
@innovus 8> pwd
/home/ratnu/SiLagoNN_solution/exe
[11/13 09:24:06     48s] @innovus 9> read_db ../phy/db/part/drra_wrapper.enc.dat/pnr/
[11/13 09:24:28     53s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin load design ... (date=11/13 09:24:28, mem=959.9M)
[11/13 09:24:28     53s] Set Default Net Delay as 1000 ps.
[11/13 09:24:28     53s] Set Default Net Load as 0.5 pF. 
[11/13 09:24:28     53s] Set Default Input Pin Transition as 0.1 ps.
[11/13 09:24:28     53s] Set Using Default Delay Limit as 1000.
[11/13 09:24:28     53s] **WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/13 09:24:28     53s] **WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/13 09:24:28     53s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[11/13 09:24:28     53s] **WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[11/13 09:24:28     53s] Set Default Input Pin Transition as 0.1 ps.
[11/13 09:24:28     54s] Loading design 'drra_wrapper' saved by 'Innovus' '21.19-s058_1' on 'Tue Nov 12 21:58:55 2024'.
[11/13 09:24:29     54s] Reading LIBSET_WC_budgeting_max timing library '/opt/pdk/tsmc90/tcbn90g_110a/digital/Front_End/timing_power/tcbn90g_110a/tcbn90gwc.lib' ...
[11/13 09:24:30     55s] Read 600 cells in library 'tcbn90gwc' 
[11/13 09:24:30     55s] Reading LIBSET_WC_budgeting_max timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib' ...
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[15]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[14]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[13]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[12]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[11]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[10]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[9]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[8]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[7]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[6]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[5]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[4]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[3]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[2]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[1]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_0[0]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_1[15]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_1[14]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_1[13]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] **WARN: (TECHLIB-905):	Found a function attribute specified on pin 'ext_v_input_bus_out_1[12]' with 'interface_timing' attribute set to true on cell 'Silago_bot_right_corner'. As per the liberty standard, a function attribute should not be specified for a cell which has interface_timing attribute set to true. This function attribute will be ignored. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_max.lib)
[11/13 09:24:30     55s] Message <TECHLIB-905> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/13 09:24:30     56s] Read 1 cells in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:30     56s] Reading LIBSET_WC_budgeting_max timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_AV_WC_RCWORST_max.lib' ...
[11/13 09:24:30     56s] Read 1 cells in library 'Silago_bot_AV_WC_RCWORST.partcell' 
[11/13 09:24:30     56s] Reading LIBSET_WC_budgeting_max timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_left_corner_AV_WC_RCWORST_max.lib' ...
[11/13 09:24:31     56s] Read 1 cells in library 'Silago_bot_left_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:31     56s] Reading LIBSET_WC_budgeting_max timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_right_corner_AV_WC_RCWORST_max.lib' ...
[11/13 09:24:31     57s] Read 1 cells in library 'Silago_top_right_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:31     57s] Reading LIBSET_WC_budgeting_max timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_AV_WC_RCWORST_max.lib' ...
[11/13 09:24:32     57s] Read 1 cells in library 'Silago_top_AV_WC_RCWORST.partcell' 
[11/13 09:24:32     57s] Reading LIBSET_WC_budgeting_max timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_left_corner_AV_WC_RCWORST_max.lib' ...
[11/13 09:24:32     58s] Read 1 cells in library 'Silago_top_left_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:32     58s] Reading LIBSET_WC_budgeting_min timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib' ...
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[0]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[0]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[100]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[100]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[101]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[101]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[102]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[102]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[103]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[103]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[104]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[104]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[105]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[105]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[106]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[106]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[107]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[107]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[108]', with  related_pin 'clk' and  timing_type 'setup_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] **WARN: (TECHLIB-1442):	The timing arc defined for cell 'Silago_bot_right_corner' and for pin 'dimarch_data_in[108]', with  related_pin 'clk' and  timing_type 'hold_rising'  in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' is not defined in the cell 'Silago_bot_right_corner' in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell'. (File /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_WC_RCWORST_min.lib)
[11/13 09:24:33     58s] Message <TECHLIB-1442> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/13 09:24:33     58s] Read 1 cells in library 'Silago_bot_right_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:33     58s] Reading LIBSET_WC_budgeting_min timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_AV_WC_RCWORST_min.lib' ...
[11/13 09:24:33     59s] Read 1 cells in library 'Silago_bot_AV_WC_RCWORST.partcell' 
[11/13 09:24:33     59s] Reading LIBSET_WC_budgeting_min timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_left_corner_AV_WC_RCWORST_min.lib' ...
[11/13 09:24:33     59s] Read 1 cells in library 'Silago_bot_left_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:33     59s] Reading LIBSET_WC_budgeting_min timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_right_corner_AV_WC_RCWORST_min.lib' ...
[11/13 09:24:34     59s] Read 1 cells in library 'Silago_top_right_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:34     59s] Reading LIBSET_WC_budgeting_min timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_AV_WC_RCWORST_min.lib' ...
[11/13 09:24:34     60s] Read 1 cells in library 'Silago_top_AV_WC_RCWORST.partcell' 
[11/13 09:24:34     60s] Reading LIBSET_WC_budgeting_min timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_left_corner_AV_WC_RCWORST_min.lib' ...
[11/13 09:24:35     60s] Read 1 cells in library 'Silago_top_left_corner_AV_WC_RCWORST.partcell' 
[11/13 09:24:35     60s] Starting consistency checks on late and early library sets of delay corner 'WC_dc'
[11/13 09:24:35     60s] late library set: LIBSET_WC_budgeting_max
[11/13 09:24:35     60s] early library set: LIBSET_WC_budgeting_min
[11/13 09:24:35     60s] Completed consistency checks. Status: Successful
[11/13 09:24:35     61s] Ending "PreSetAnalysisView" (total cpu=0:00:06.4, real=0:00:06.0, peak res=1140.0M, current mem=999.3M)
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading LEF file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/lef/tcbn90g_9lm.lef ...
[11/13 09:24:35     61s] Set DBUPerIGU to M2 pitch 640.
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading LEF file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/lef/Silago_top_left_corner.partition.lef ...
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading LEF file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/lef/Silago_bot_left_corner.partition.lef ...
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading LEF file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/lef/Silago_top.partition.lef ...
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading LEF file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/lef/Silago_bot.partition.lef ...
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading LEF file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/lef/Silago_top_right_corner.partition.lef ...
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading LEF file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/lef/Silago_bot_right_corner.partition.lef ...
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'clk' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'rst_n' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'immediate' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'start_row' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'prevRow[1]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'prevRow[0]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'prevCol[2]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'prevCol[1]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'prevCol[0]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_rd_out' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[255]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[254]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[253]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[252]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[251]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[250]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[249]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[248]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[247]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[246]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[245]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[244]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[243]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[242]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[241]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[240]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[239]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[238]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-201):	Pin 'dimarch_data_out[237]' in macro 'Silago_bot_right_corner' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-201' for more detail.
[11/13 09:24:35     61s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/13 09:24:35     61s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_ld' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[26]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[25]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[24]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[23]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[22]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[21]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[20]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[19]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[18]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPLF-200):	Pin 'instr_inp[17]' in macro 'Silago_bot_right_corner' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/13 09:24:35     61s] Type 'man IMPLF-200' for more detail.
[11/13 09:24:35     61s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[11/13 09:24:35     61s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] ##  Check design process and node:  
[11/13 09:24:35     61s] ##  Both design process and tech node are not set.
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] Loading view definition file from /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/viewDefinition.tcl
[11/13 09:24:35     61s] % Begin Load netlist data ... (date=11/13 09:24:35, mem=1011.2M)
[11/13 09:24:35     61s] *** Begin netlist parsing (mem=1179.4M) ***
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[11/13 09:24:35     61s] Type 'man IMPVL-159' for more detail.
[11/13 09:24:35     61s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/13 09:24:35     61s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:24:35     61s] Created 606 new cells from 13 timing libraries.
[11/13 09:24:35     61s] Reading netlist ...
[11/13 09:24:35     61s] Backslashed names will retain backslash and a trailing blank character.
[11/13 09:24:35     61s] Reading verilogBinary netlist '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.v.bin'
[11/13 09:24:35     61s] Keeping previous port order for module Silago_top_left_corner.
[11/13 09:24:35     61s] Keeping previous port order for module Silago_bot_right_corner.
[11/13 09:24:35     61s] Keeping previous port order for module Silago_top_right_corner.
[11/13 09:24:35     61s] Keeping previous port order for module Silago_bot_left_corner.
[11/13 09:24:35     61s] Keeping previous port order for module Silago_bot.
[11/13 09:24:35     61s] Keeping previous port order for module Silago_top.
[11/13 09:24:35     61s] 
[11/13 09:24:35     61s] *** Memory Usage v#1 (Current mem = 1198.418M, initial mem = 502.957M) ***
[11/13 09:24:35     61s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1198.4M) ***
[11/13 09:24:35     61s] % End Load netlist data ... (date=11/13 09:24:35, total cpu=0:00:00.3, real=0:00:00.0, peak res=1041.7M, current mem=1041.7M)
[11/13 09:24:35     61s] Set top cell to drra_wrapper.
[11/13 09:24:36     62s] Starting consistency checks on late and early library sets of delay corner 'WC_dc'
[11/13 09:24:36     62s] late library set: LIBSET_WC_budgeting_max
[11/13 09:24:36     62s] early library set: LIBSET_WC_budgeting_min
[11/13 09:24:36     62s] Completed consistency checks. Status: Successful
[11/13 09:24:36     62s] Starting consistency checks on late and early library sets of delay corner 'WC_dc'
[11/13 09:24:36     62s] late library set: LIBSET_WC_budgeting_max
[11/13 09:24:36     62s] early library set: LIBSET_WC_budgeting_min
[11/13 09:24:36     62s] Completed consistency checks. Status: Successful
[11/13 09:24:36     62s] Hooked 612 DB cells to tlib cells.
[11/13 09:24:36     62s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1079.5M, current mem=1079.5M)
[11/13 09:24:36     62s] Starting recursive module instantiation check.
[11/13 09:24:36     62s] No recursion found.
[11/13 09:24:36     62s] Building hierarchical netlist for Cell drra_wrapper ...
[11/13 09:24:37     62s] *** Netlist is unique.
[11/13 09:24:37     62s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[11/13 09:24:37     62s] ** info: there are 620 modules.
[11/13 09:24:37     62s] ** info: there are 8362 stdCell insts.
[11/13 09:24:37     62s] ** info: there are 16 macros.
[11/13 09:24:37     62s] 
[11/13 09:24:37     62s] *** Memory Usage v#1 (Current mem = 1288.332M, initial mem = 502.957M) ***
[11/13 09:24:37     62s] *info: set bottom ioPad orient R0
[11/13 09:24:37     62s] Start create_tracks
[11/13 09:24:37     62s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:24:37     62s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:24:37     62s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:24:37     63s] Loading preference file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/gui.pref.tcl ...
[11/13 09:24:37     63s] Effort level <high> specified for reg2reg path_group
[11/13 09:24:37     63s] Slack adjustment of -0 applied on reg2reg path_group
[11/13 09:24:37     63s] Slack adjustment of -0 applied on <default> path group
[11/13 09:24:37     63s] **WARN: (IMPTR-9998):	The mode setting command for route_trial is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use set_db route_early_global_<attr_name> to set modes for route_early_global which is the replacement tool for route_trial.
[11/13 09:24:37     63s] add_rings command will ignore shorts while creating rings.
[11/13 09:24:37     63s] add_rings command will disallow rings to go over rows.
[11/13 09:24:37     63s] add_rings command will consider rows while creating rings.
[11/13 09:24:37     63s] The ring targets are set to core/block ring wires.
[11/13 09:24:37     63s] **WARN: (IMPTB-413):	Option "budget_virtual_opt_engine" of the set_db command doesn't regenerate Timing Graph, if it already exists.
[11/13 09:24:37     63s] add_stripes will allow jog to connect padcore ring and block ring.
[11/13 09:24:37     63s] 
[11/13 09:24:37     63s] Stripes will not extend to closest target.
[11/13 09:24:37     63s] When breaking rings, the power planner will consider the existence of blocks.
[11/13 09:24:37     63s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/13 09:24:37     63s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/13 09:24:37     63s] Stripes will not be created over regions without power planning wires.
[11/13 09:24:37     63s] Offset for stripe breaking is set to 0.
[11/13 09:24:37     63s] Stripes will stop at the boundary of the specified area.
[11/13 09:24:37     63s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/13 09:24:37     63s] Change floorplan default-technical-site to 'core'.
[11/13 09:24:38     63s] Extraction setup Delayed 
[11/13 09:24:38     63s] *Info: initialize multi-corner CTS.
[11/13 09:24:38     63s] Reading LIBSET_BC timing library '/opt/pdk/tsmc90/tcbn90g_110a/digital/Front_End/timing_power/tcbn90g_110a/tcbn90gbc.lib' ...
[11/13 09:24:39     65s] Read 600 cells in library 'tcbn90gbc' 
[11/13 09:24:39     65s] Reading LIBSET_BC timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_right_corner_AV_BC_RCBEST.lib' ...
[11/13 09:24:39     65s] Read 1 cells in library 'Silago_bot_right_corner_AV_BC_RCBEST.partcell' 
[11/13 09:24:39     65s] Reading LIBSET_BC timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_AV_BC_RCBEST.lib' ...
[11/13 09:24:40     66s] Read 1 cells in library 'Silago_bot_AV_BC_RCBEST.partcell' 
[11/13 09:24:40     66s] Reading LIBSET_BC timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_bot_left_corner_AV_BC_RCBEST.lib' ...
[11/13 09:24:40     66s] Read 1 cells in library 'Silago_bot_left_corner_AV_BC_RCBEST.partcell' 
[11/13 09:24:40     66s] Reading LIBSET_BC timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_right_corner_AV_BC_RCBEST.lib' ...
[11/13 09:24:41     66s] Read 1 cells in library 'Silago_top_right_corner_AV_BC_RCBEST.partcell' 
[11/13 09:24:41     66s] Reading LIBSET_BC timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_AV_BC_RCBEST.lib' ...
[11/13 09:24:41     67s] Read 1 cells in library 'Silago_top_AV_BC_RCBEST.partcell' 
[11/13 09:24:41     67s] Reading LIBSET_BC timing library '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/Silago_top_left_corner_AV_BC_RCBEST.lib' ...
[11/13 09:24:42     67s] Read 1 cells in library 'Silago_top_left_corner_AV_BC_RCBEST.partcell' 
[11/13 09:24:42     68s] Ending "SetAnalysisView" (total cpu=0:00:04.2, real=0:00:04.0, peak res=1432.8M, current mem=1172.1M)
[11/13 09:24:42     68s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCNQD4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCNQD2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCNQD1 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCND4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCND2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCND1 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCNQD4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCNQD2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCNQD1 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCND4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCND2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCND1 complicate code: 30.05
[11/13 09:24:42     68s] Summary for sequential cells identification: 
[11/13 09:24:42     68s]   Identified SBFF number: 120
[11/13 09:24:42     68s]   Identified MBFF number: 0
[11/13 09:24:42     68s]   Identified SB Latch number: 0
[11/13 09:24:42     68s]   Identified MB Latch number: 0
[11/13 09:24:42     68s]   Not identified SBFF number: 12
[11/13 09:24:42     68s]   Not identified MBFF number: 0
[11/13 09:24:42     68s]   Not identified SB Latch number: 0
[11/13 09:24:42     68s]   Not identified MB Latch number: 0
[11/13 09:24:42     68s]   Number of sequential cells which are not FFs: 34
[11/13 09:24:42     68s] Total number of combinational cells: 417
[11/13 09:24:42     68s] Total number of sequential cells: 166
[11/13 09:24:42     68s] Total number of tristate cells: 11
[11/13 09:24:42     68s] Total number of level shifter cells: 0
[11/13 09:24:42     68s] Total number of power gating cells: 0
[11/13 09:24:42     68s] Total number of isolation cells: 0
[11/13 09:24:42     68s] Total number of power switch cells: 0
[11/13 09:24:42     68s] Total number of pulse generator cells: 0
[11/13 09:24:42     68s] Total number of always on buffers: 0
[11/13 09:24:42     68s] Total number of retention cells: 0
[11/13 09:24:42     68s] Total number of physical cells: 6
[11/13 09:24:42     68s] List of usable buffers: BUFFD0 BUFFD1 BUFFD2 BUFFD12 BUFFD16 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD2 CKBD1 CKBD12 CKBD16 CKBD20 CKBD24 CKBD3 CKBD4 CKBD6 CKBD8
[11/13 09:24:42     68s] Total number of usable buffers: 22
[11/13 09:24:42     68s] List of unusable buffers:
[11/13 09:24:42     68s] Total number of unusable buffers: 0
[11/13 09:24:42     68s] List of usable inverters: INVD1 INVD0 INVD2 INVD12 INVD16 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 CKND0 CKND1 CKND2 CKND12 CKND16 CKND20 CKND24 CKND3 CKND4 CKND6 CKND8
[11/13 09:24:42     68s] Total number of usable inverters: 22
[11/13 09:24:42     68s] List of unusable inverters:
[11/13 09:24:42     68s] Total number of unusable inverters: 0
[11/13 09:24:42     68s] List of identified usable delay cells: DEL01 DEL0 DEL015 DEL1 DEL02 DEL2 DEL3 DEL4
[11/13 09:24:42     68s] Total number of identified usable delay cells: 8
[11/13 09:24:42     68s] List of identified unusable delay cells:
[11/13 09:24:42     68s] Total number of identified unusable delay cells: 0
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Deleting Cell Server Begin ...
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Deleting Cell Server End ...
[11/13 09:24:42     68s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1491.8M, current mem=1491.8M)
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCNQD4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCNQD2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCNQD1 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCND4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCND2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: SEDFKCND1 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCNQD4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCNQD2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCNQD1 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCND4 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCND2 complicate code: 30.05
[11/13 09:24:42     68s] SBFF Setting to complicate: EDFKCND1 complicate code: 30.05
[11/13 09:24:42     68s] Summary for sequential cells identification: 
[11/13 09:24:42     68s]   Identified SBFF number: 120
[11/13 09:24:42     68s]   Identified MBFF number: 0
[11/13 09:24:42     68s]   Identified SB Latch number: 0
[11/13 09:24:42     68s]   Identified MB Latch number: 0
[11/13 09:24:42     68s]   Not identified SBFF number: 12
[11/13 09:24:42     68s]   Not identified MBFF number: 0
[11/13 09:24:42     68s]   Not identified SB Latch number: 0
[11/13 09:24:42     68s]   Not identified MB Latch number: 0
[11/13 09:24:42     68s]   Number of sequential cells which are not FFs: 34
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] Trim Metal Layers:
[11/13 09:24:42     68s]  Visiting view : AV_WC_RCWORST
[11/13 09:24:42     68s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000) with rcCorner = 0
[11/13 09:24:42     68s]    : PowerDomain = none : Weighted F : unweighted  = 21.20 (1.000) with rcCorner = -1
[11/13 09:24:42     68s]  Visiting view : AV_WC_RCWORST
[11/13 09:24:42     68s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000) with rcCorner = 0
[11/13 09:24:42     68s]    : PowerDomain = none : Weighted F : unweighted  = 21.20 (1.000) with rcCorner = -1
[11/13 09:24:42     68s]  Visiting view : AV_BC_RCBEST
[11/13 09:24:42     68s]    : PowerDomain = none : Weighted F : unweighted  = 10.60 (1.000) with rcCorner = 1
[11/13 09:24:42     68s]    : PowerDomain = none : Weighted F : unweighted  = 10.30 (1.000) with rcCorner = -1
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Deleting Cell Server Begin ...
[11/13 09:24:42     68s] 
[11/13 09:24:42     68s] TimeStamp Deleting Cell Server End ...
[11/13 09:24:42     68s] Start flatten ILMs from external command!

[11/13 09:24:42     68s] Reading one ILM netlist ...
[11/13 09:24:43     68s] Backslashed names will retain backslash and a trailing blank character.
[11/13 09:24:43     69s] Keeping previous port order for module Silago_top_left_corner.
[11/13 09:24:43     69s] Reading verilog netlist '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.5/mmmc/ilm_data/Silago_top_left_corner/Silago_top_left_corner_postRoute.v.gz'.
[11/13 09:24:44     69s] Reading one ILM netlist ...
[11/13 09:24:45     69s] Backslashed names will retain backslash and a trailing blank character.
[11/13 09:24:45     69s] Keeping previous port order for module Silago_bot_left_corner.
[11/13 09:24:45     69s] Reading verilog netlist '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.2/mmmc/ilm_data/Silago_bot_left_corner/Silago_bot_left_corner_postRoute.v.gz'.
[11/13 09:24:45     69s] Reading one ILM netlist ...
[11/13 09:24:46     69s] Backslashed names will retain backslash and a trailing blank character.
[11/13 09:24:46     69s] Keeping previous port order for module Silago_top.
[11/13 09:24:46     69s] Reading verilog netlist '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm/mmmc/ilm_data/Silago_top/Silago_top_postRoute.v.gz'.
[11/13 09:24:47     70s] Reading one ILM netlist ...
[11/13 09:24:47     70s] Backslashed names will retain backslash and a trailing blank character.
[11/13 09:24:48     70s] Keeping previous port order for module Silago_bot.
[11/13 09:24:48     70s] Reading verilog netlist '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute.v.gz'.
[11/13 09:24:48     70s] Reading one ILM netlist ...
[11/13 09:24:49     70s] Backslashed names will retain backslash and a trailing blank character.
[11/13 09:24:49     70s] Keeping previous port order for module Silago_top_right_corner.
[11/13 09:24:49     70s] Reading verilog netlist '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute.v.gz'.
[11/13 09:24:50     71s] Reading one ILM netlist ...
[11/13 09:24:50     71s] Backslashed names will retain backslash and a trailing blank character.
[11/13 09:24:51     71s] Keeping previous port order for module Silago_bot_right_corner.
[11/13 09:24:51     71s] Reading verilog netlist '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute.v.gz'.
[11/13 09:24:51     71s] Saving constraint mapping table
[11/13 09:24:52     72s] *** Switching instance Silago_top_l_corner_inst_0_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_l_corner_inst_0_1 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_top_inst_1_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_top_inst_2_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_top_inst_3_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_top_inst_4_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_top_inst_5_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_top_inst_6_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_inst_1_1 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_inst_2_1 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_inst_3_1 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_inst_4_1 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_inst_5_1 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_inst_6_1 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_top_r_corner_inst_7_0 to ILM view...
[11/13 09:24:52     72s] *** Switching instance Silago_bot_r_corner_inst_7_1 to ILM view...
[11/13 09:24:52     72s] *Info: bind inst Silago_top_l_corner_inst_0_0 with cell Silago_top_left_corner
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_l_corner_inst_0_1 with cell Silago_bot_left_corner
[11/13 09:24:52     72s] *Info: bind inst Silago_top_inst_1_0 with cell Silago_top
[11/13 09:24:52     72s] *Info: bind inst Silago_top_inst_2_0 with cell Silago_top
[11/13 09:24:52     72s] *Info: bind inst Silago_top_inst_3_0 with cell Silago_top
[11/13 09:24:52     72s] *Info: bind inst Silago_top_inst_4_0 with cell Silago_top
[11/13 09:24:52     72s] *Info: bind inst Silago_top_inst_5_0 with cell Silago_top
[11/13 09:24:52     72s] *Info: bind inst Silago_top_inst_6_0 with cell Silago_top
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_inst_1_1 with cell Silago_bot
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_inst_2_1 with cell Silago_bot
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_inst_3_1 with cell Silago_bot
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_inst_4_1 with cell Silago_bot
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_inst_5_1 with cell Silago_bot
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_inst_6_1 with cell Silago_bot
[11/13 09:24:52     72s] *Info: bind inst Silago_top_r_corner_inst_7_0 with cell Silago_top_right_corner
[11/13 09:24:52     72s] *Info: bind inst Silago_bot_r_corner_inst_7_1 with cell Silago_bot_right_corner
[11/13 09:24:52     72s] Building hierarchical netlist for Cell Silago_top_left_corner ...
[11/13 09:24:52     72s] *** Netlist is unique.
[11/13 09:24:52     72s] Building hierarchical netlist for Cell Silago_bot_left_corner ...
[11/13 09:24:52     72s] *** Netlist is unique.
[11/13 09:24:52     72s] Building hierarchical netlist for Cell Silago_top ...
[11/13 09:24:52     72s] *** Netlist is unique.
[11/13 09:24:52     72s] *Info: inst Silago_top_inst_2_0 is multi-instantiated of cell Silago_top
[11/13 09:24:52     72s] Building hierarchical netlist for Cell Silago_top_PHYSICAL_HIER_CLONE1 ...
[11/13 09:24:52     72s] *** Netlist is unique.
[11/13 09:24:52     72s] *Info: inst Silago_top_inst_3_0 is multi-instantiated of cell Silago_top
[11/13 09:24:52     72s] Building hierarchical netlist for Cell Silago_top_PHYSICAL_HIER_CLONE2 ...
[11/13 09:24:52     72s] *** Netlist is unique.
[11/13 09:24:52     72s] *Info: inst Silago_top_inst_4_0 is multi-instantiated of cell Silago_top
[11/13 09:24:52     72s] Building hierarchical netlist for Cell Silago_top_PHYSICAL_HIER_CLONE3 ...
[11/13 09:24:52     73s] *** Netlist is unique.
[11/13 09:24:52     73s] *Info: inst Silago_top_inst_5_0 is multi-instantiated of cell Silago_top
[11/13 09:24:52     73s] Building hierarchical netlist for Cell Silago_top_PHYSICAL_HIER_CLONE4 ...
[11/13 09:24:52     73s] *** Netlist is unique.
[11/13 09:24:52     73s] *Info: inst Silago_top_inst_6_0 is multi-instantiated of cell Silago_top
[11/13 09:24:52     73s] Building hierarchical netlist for Cell Silago_top_PHYSICAL_HIER_CLONE5 ...
[11/13 09:24:52     73s] *** Netlist is unique.
[11/13 09:24:52     73s] Building hierarchical netlist for Cell Silago_bot ...
[11/13 09:24:52     73s] *** Netlist is unique.
[11/13 09:24:52     73s] *Info: inst Silago_bot_inst_2_1 is multi-instantiated of cell Silago_bot
[11/13 09:24:52     73s] Building hierarchical netlist for Cell Silago_bot_PHYSICAL_HIER_CLONE1 ...
[11/13 09:24:52     73s] *** Netlist is unique.
[11/13 09:24:52     73s] *Info: inst Silago_bot_inst_3_1 is multi-instantiated of cell Silago_bot
[11/13 09:24:52     73s] Building hierarchical netlist for Cell Silago_bot_PHYSICAL_HIER_CLONE2 ...
[11/13 09:24:52     73s] *** Netlist is unique.
[11/13 09:24:52     73s] *Info: inst Silago_bot_inst_4_1 is multi-instantiated of cell Silago_bot
[11/13 09:24:52     73s] Building hierarchical netlist for Cell Silago_bot_PHYSICAL_HIER_CLONE3 ...
[11/13 09:24:52     73s] *** Netlist is unique.
[11/13 09:24:52     73s] *Info: inst Silago_bot_inst_5_1 is multi-instantiated of cell Silago_bot
[11/13 09:24:52     73s] Building hierarchical netlist for Cell Silago_bot_PHYSICAL_HIER_CLONE4 ...
[11/13 09:24:52     74s] *** Netlist is unique.
[11/13 09:24:52     74s] *Info: inst Silago_bot_inst_6_1 is multi-instantiated of cell Silago_bot
[11/13 09:24:52     74s] Building hierarchical netlist for Cell Silago_bot_PHYSICAL_HIER_CLONE5 ...
[11/13 09:24:52     74s] *** Netlist is unique.
[11/13 09:24:52     74s] Building hierarchical netlist for Cell Silago_top_right_corner ...
[11/13 09:24:53     74s] *** Netlist is unique.
[11/13 09:24:53     74s] Building hierarchical netlist for Cell Silago_bot_right_corner ...
[11/13 09:24:53     74s] *** Netlist is unique.
[11/13 09:24:53     74s] *Info: switch to global view
[11/13 09:24:53     74s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:24:53     74s] Restoring constraint mapping table...
[11/13 09:24:53     75s] ** info: After switch to ILM view
[11/13 09:24:53     75s] ** info: there are 2462 modules.
[11/13 09:24:53     75s] ** info: there are 308759 stdCell insts.
[11/13 09:24:53     75s] ** info: there are 16 macros.
[11/13 09:24:53     75s] Flatten ILMs Successfully!

[11/13 09:24:53     75s] Ending "flatten_ilm" (total cpu=0:00:06.5, real=0:00:11.0, peak res=1819.9M, current mem=1819.9M)
[11/13 09:24:53     75s] Reading floorplan file - /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.fp.gz (mem = 1968.5M).
[11/13 09:24:53     75s] % Begin Load floorplan data ... (date=11/13 09:24:53, mem=1820.2M)
[11/13 09:24:54     75s] *info: reset 29161 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:24:54     75s] Deleting old partition specification.
[11/13 09:24:54     75s] Set FPlanBox to (0 0 10039040 2639280)
[11/13 09:24:54     75s] Start create_tracks
[11/13 09:24:54     75s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:24:54     75s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:24:54     75s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:24:54     75s]  ... processed partition successfully.
[11/13 09:24:54     75s] Reading binary special route file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 21:58:51 2024, version: 1)
[11/13 09:24:54     75s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1847.3M, current mem=1847.3M)
[11/13 09:24:54     76s] There are 27 nets with weight being set
[11/13 09:24:54     76s] There are 27 nets with bottomPreferredRoutingLayer being set
[11/13 09:24:54     76s] There are 27 nets with avoidDetour being set
[11/13 09:24:55     76s] Extracting standard cell pins and blockage ...... 
[11/13 09:24:55     76s] Pin and blockage extraction finished
[11/13 09:24:55     76s] Delete all existing relative floorplan constraints.
[11/13 09:24:55     76s] % End Load floorplan data ... (date=11/13 09:24:55, total cpu=0:00:01.0, real=0:00:02.0, peak res=1897.8M, current mem=1871.2M)
[11/13 09:24:55     76s] Reading congestion map file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.route.congmap.gz ...
[11/13 09:24:55     76s] % Begin Load SymbolTable ... (date=11/13 09:24:55, mem=1871.2M)
[11/13 09:24:55     76s] Suppress "**WARN ..." messages.
[11/13 09:24:55     76s] routingBox: (0 0) (10039040 2639280)
[11/13 09:24:55     76s] coreBox:    (39680 39760) (9999360 2599520)
[11/13 09:24:55     76s] Un-suppress "**WARN ..." messages.
[11/13 09:24:56     77s] % End Load SymbolTable ... (date=11/13 09:24:56, total cpu=0:00:00.9, real=0:00:01.0, peak res=1917.6M, current mem=1917.6M)
[11/13 09:24:56     77s] Loading place ...
[11/13 09:24:56     77s] % Begin Load placement data ... (date=11/13 09:24:56, mem=1917.6M)
[11/13 09:24:56     77s] Reading placement file - /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.place.gz.
[11/13 09:24:56     77s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 21:58:52 2024, version# 2) ...
[11/13 09:24:56     77s] Read Views for adaptive view pruning ...
[11/13 09:24:56     77s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:24:56     77s] *** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=2068.0M) ***
[11/13 09:24:56     77s] Total net length = 5.760e+07 (4.455e+07 1.305e+07) (ext = 3.294e+07)
[11/13 09:24:56     78s] % End Load placement data ... (date=11/13 09:24:56, total cpu=0:00:00.7, real=0:00:00.0, peak res=1925.3M, current mem=1925.3M)
[11/13 09:24:57     78s] Reading PG file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.pg.gz, version#2, for ILM (Created by Innovus v21.19-s058_1 on       Tue Nov 12 21:58:52 2024)
[11/13 09:24:57     78s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2071.0M) ***
[11/13 09:24:57     78s] % Begin Load routing data ... (date=11/13 09:24:57, mem=1925.6M)
[11/13 09:24:57     78s] Reading routing file - /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.route.gz.
[11/13 09:24:57     78s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 21:58:53 2024 Format: 20.1) ...
[11/13 09:24:57     78s] *** Total 29129 nets are successfully restored.
[11/13 09:24:57     78s] *** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2080.0M) ***
[11/13 09:24:57     78s] % End Load routing data ... (date=11/13 09:24:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=1935.2M, current mem=1934.2M)
[11/13 09:24:57     78s] Loading Drc markers ...
[11/13 09:24:57     78s] ... 20 markers are loaded ...
[11/13 09:24:57     78s] ... 20 geometry drc markers are loaded ...
[11/13 09:24:57     78s] ... 0 antenna drc markers are loaded ...
[11/13 09:24:57     78s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/13 09:24:57     78s] Reading property file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.prop
[11/13 09:24:57     78s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2084.1M) ***
[11/13 09:24:58     78s] Reading dirtyarea snapshot file /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper.db.da.gz (Create by Innovus v21.19-s058_1 on Tue Nov 12 21:58:53 2024, version: 6).
[11/13 09:24:58     78s] add_rings command will ignore shorts while creating rings.
[11/13 09:24:58     78s] add_rings command will disallow rings to go over rows.
[11/13 09:24:58     78s] add_rings command will consider rows while creating rings.
[11/13 09:24:58     78s] The ring targets are set to core/block ring wires.
[11/13 09:24:58     78s] add_stripes will allow jog to connect padcore ring and block ring.
[11/13 09:24:58     78s] 
[11/13 09:24:58     78s] Stripes will not extend to closest target.
[11/13 09:24:58     78s] When breaking rings, the power planner will consider the existence of blocks.
[11/13 09:24:58     78s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/13 09:24:58     78s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/13 09:24:58     78s] Stripes will not be created over regions without power planning wires.
[11/13 09:24:58     78s] Offset for stripe breaking is set to 0.
[11/13 09:24:58     78s] Stripes will stop at the boundary of the specified area.
[11/13 09:24:58     78s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/13 09:24:58     78s] **WARN: (IMPTB-413):	Option "budget_virtual_opt_engine" of the set_db command doesn't regenerate Timing Graph, if it already exists.
[11/13 09:24:58     78s] Change floorplan default-technical-site to 'core'.
[11/13 09:24:58     78s] **WARN: (IMPTR-9998):	The mode setting command for route_trial is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use set_db route_early_global_<attr_name> to set modes for route_early_global which is the replacement tool for route_trial.
[11/13 09:24:58     78s] eee: readRCCornerMetaData, file read unsuccessful: /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/extraction/extractionMetaData.gz
[11/13 09:24:58     78s] Extraction setup Started 
[11/13 09:24:58     78s] 
[11/13 09:24:58     78s] Trim Metal Layers:
[11/13 09:24:58     78s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/13 09:24:58     78s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2773' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.105 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.025 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.025 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2773' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.45 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/13 09:24:58     78s] Type 'man IMPEXT-2776' for more detail.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.105 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.025 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.025 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/13 09:24:58     78s] Summary of Active RC-Corners : 
[11/13 09:24:58     78s]  
[11/13 09:24:58     78s]  Analysis View: AV_WC_RCWORST
[11/13 09:24:58     78s]     RC-Corner Name        : rc_worst
[11/13 09:24:58     78s]     RC-Corner Index       : 0
[11/13 09:24:58     78s]     RC-Corner Temperature : 25 Celsius
[11/13 09:24:58     78s]     RC-Corner Cap Table   : ''
[11/13 09:24:58     78s]     RC-Corner PreRoute Res Factor         : 1
[11/13 09:24:58     78s]     RC-Corner PreRoute Cap Factor         : 1
[11/13 09:24:58     78s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/13 09:24:58     78s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/13 09:24:58     78s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/13 09:24:58     78s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/13 09:24:58     78s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/13 09:24:58     78s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/13 09:24:58     78s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/13 09:24:58     78s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/13 09:24:58     78s]  
[11/13 09:24:58     78s]  Analysis View: AV_BC_RCBEST
[11/13 09:24:58     78s]     RC-Corner Name        : rc_best
[11/13 09:24:58     78s]     RC-Corner Index       : 1
[11/13 09:24:58     78s]     RC-Corner Temperature : 25 Celsius
[11/13 09:24:58     78s]     RC-Corner Cap Table   : ''
[11/13 09:24:58     78s]     RC-Corner PreRoute Res Factor         : 1
[11/13 09:24:58     78s]     RC-Corner PreRoute Cap Factor         : 1
[11/13 09:24:58     78s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/13 09:24:58     78s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/13 09:24:58     78s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/13 09:24:58     78s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/13 09:24:58     78s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/13 09:24:58     78s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/13 09:24:58     78s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/13 09:24:58     78s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/13 09:24:58     78s] 
[11/13 09:24:58     78s] Trim Metal Layers:
[11/13 09:24:58     78s] LayerId::1 widthSet size::1
[11/13 09:24:58     78s] LayerId::2 widthSet size::1
[11/13 09:24:58     78s] LayerId::3 widthSet size::1
[11/13 09:24:58     78s] LayerId::4 widthSet size::1
[11/13 09:24:58     78s] LayerId::5 widthSet size::1
[11/13 09:24:58     78s] LayerId::6 widthSet size::1
[11/13 09:24:58     78s] LayerId::7 widthSet size::1
[11/13 09:24:58     78s] LayerId::8 widthSet size::1
[11/13 09:24:58     78s] LayerId::9 widthSet size::1
[11/13 09:24:58     78s] eee: pegSigSF::1.070000
[11/13 09:24:58     78s] Updating RC grid for preRoute extraction ...
[11/13 09:24:58     78s] Initializing multi-corner resistance tables ...
[11/13 09:24:58     78s] eee: l::1 avDens::0.138993 usedTrk::16216.599245 availTrk::116671.851897 sigTrk::16216.599245
[11/13 09:24:58     78s] eee: l::2 avDens::0.120947 usedTrk::4582.065487 availTrk::37884.932633 sigTrk::4582.065487
[11/13 09:24:58     78s] eee: l::3 avDens::0.354843 usedTrk::11176.016090 availTrk::31495.644994 sigTrk::11176.016090
[11/13 09:24:58     78s] eee: l::4 avDens::0.226469 usedTrk::4934.055767 availTrk::21786.938887 sigTrk::4934.055767
[11/13 09:24:58     78s] eee: l::5 avDens::0.344338 usedTrk::10004.438679 availTrk::29054.099361 sigTrk::10004.438679
[11/13 09:24:58     78s] eee: l::6 avDens::0.263802 usedTrk::5451.125401 availTrk::20663.715907 sigTrk::5451.125401
[11/13 09:24:58     78s] eee: l::7 avDens::0.327281 usedTrk::9032.553946 availTrk::27598.808967 sigTrk::9032.553946
[11/13 09:24:58     78s] eee: l::8 avDens::0.252258 usedTrk::1008.614290 availTrk::3998.344625 sigTrk::1008.614290
[11/13 09:24:58     78s] eee: l::9 avDens::0.367765 usedTrk::1514.042858 availTrk::4116.877579 sigTrk::1514.042858
[11/13 09:24:58     78s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:24:58     78s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.452450 uaWl=1.000000 uaWlH=0.623554 aWlH=0.000000 lMod=0 pMax=0.911100 pMod=78 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:24:58     78s] Multi-Corner mode Number of corners is 1
[11/13 09:25:00     78s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.5/mmmc/ilm_data/Silago_top_left_corner/Silago_top_left_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.2/mmmc/ilm_data/Silago_bot_left_corner/Silago_bot_left_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm/mmmc/ilm_data/Silago_top/Silago_top_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_best.spef.gz  for corner rc_best
[11/13 09:25:01     78s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.5/mmmc/ilm_data/Silago_top_left_corner/Silago_top_left_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.2/mmmc/ilm_data/Silago_bot_left_corner/Silago_bot_left_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm/mmmc/ilm_data/Silago_top/Silago_top_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_worst.spef.gz  for corner rc_worst
[11/13 09:25:01     78s] Start generating vias ..
[11/13 09:25:03     81s] #create default rule from bind_ndr_rule rule=0x7f7e9740ccc0 0x7f7e46148018
[11/13 09:25:03     81s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=503803773 routing_via=1
[11/13 09:25:03     81s] #Skip building auto via since it is not turned on.
[11/13 09:25:03     81s] Extracting standard cell pins and blockage ...... 
[11/13 09:25:03     81s] Pin and blockage extraction finished
[11/13 09:25:03     81s] Via generation completed.
[11/13 09:25:03     81s] *: Placement of ILM Silago_top_left_corner from place file (cpu=0:00:00.1, mem=2092.1M)
[11/13 09:25:04     81s] *: Placement of ILM Silago_bot_left_corner from place file (cpu=0:00:00.1, mem=2092.1M)
[11/13 09:25:04     81s] *: Placement of ILM Silago_top from place file (cpu=0:00:00.4, mem=2092.1M)
[11/13 09:25:05     82s] *: Placement of ILM Silago_bot from place file (cpu=0:00:00.4, mem=2092.1M)
[11/13 09:25:05     82s] *: Placement of ILM Silago_top_right_corner from place file (cpu=0:00:00.1, mem=2092.1M)
[11/13 09:25:05     82s] *: Placement of ILM Silago_bot_right_corner from place file (cpu=0:00:00.1, mem=2092.1M)
[11/13 09:25:06     82s] % Begin Load power constraints ... (date=11/13 09:25:06, mem=1951.1M)
[11/13 09:25:06     82s] source /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/drra_wrapper_power_constraints.tcl
[11/13 09:25:06     82s] 'set_default_switching_activity' finished successfully.
[11/13 09:25:06     82s] % End Load power constraints ... (date=11/13 09:25:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=1951.7M, current mem=1951.7M)
[11/13 09:25:07     84s] % Begin load AAE data ... (date=11/13 09:25:07, mem=2040.1M)
[11/13 09:25:09     86s] AAE DB initialization (MEM=2307.94 CPU=0:00:01.2 REAL=0:00:01.0) 
[11/13 09:25:09     86s] % End load AAE data ... (date=11/13 09:25:09, total cpu=0:00:01.9, real=0:00:02.0, peak res=2129.1M, current mem=2129.1M)
[11/13 09:25:09     86s] Restoring CCOpt config...
[11/13 09:25:09     86s] 
[11/13 09:25:09     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCNQD4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCNQD2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCNQD1 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCND4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCND2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCND1 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCNQD4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCNQD2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCNQD1 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCND4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCND2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCND1 complicate code: 30.05
[11/13 09:25:09     86s] Summary for sequential cells identification: 
[11/13 09:25:09     86s]   Identified SBFF number: 120
[11/13 09:25:09     86s]   Identified MBFF number: 0
[11/13 09:25:09     86s]   Identified SB Latch number: 0
[11/13 09:25:09     86s]   Identified MB Latch number: 0
[11/13 09:25:09     86s]   Not identified SBFF number: 12
[11/13 09:25:09     86s]   Not identified MBFF number: 0
[11/13 09:25:09     86s]   Not identified SB Latch number: 0
[11/13 09:25:09     86s]   Not identified MB Latch number: 0
[11/13 09:25:09     86s]   Number of sequential cells which are not FFs: 34
[11/13 09:25:09     86s]  Visiting view : AV_WC_RCWORST
[11/13 09:25:09     86s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 0
[11/13 09:25:09     86s]    : PowerDomain = none : Weighted F : unweighted  = 21.20 (1.000) with rcCorner = -1
[11/13 09:25:09     86s]  Visiting view : AV_WC_RCWORST
[11/13 09:25:09     86s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = 0
[11/13 09:25:09     86s]    : PowerDomain = none : Weighted F : unweighted  = 21.20 (1.000) with rcCorner = -1
[11/13 09:25:09     86s]  Visiting view : AV_BC_RCBEST
[11/13 09:25:09     86s]    : PowerDomain = none : Weighted F : unweighted  = 10.70 (1.000) with rcCorner = 1
[11/13 09:25:09     86s]    : PowerDomain = none : Weighted F : unweighted  = 10.30 (1.000) with rcCorner = -1
[11/13 09:25:09     86s] 
[11/13 09:25:09     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/13 09:25:09     86s]   Extracting original clock gating for clk...
[11/13 09:25:09     86s]     clock_tree clk contains 48 sinks and 0 clock gates.
[11/13 09:25:09     86s]   Extracting original clock gating for clk done.
[11/13 09:25:09     86s]   The skew group clk/CM was created. It contains 48 sinks and 1 sources.
[11/13 09:25:09     86s]   The skew group clk/CM_AV_WC_RCWORST was created. It contains 48 sinks and 1 sources.
[11/13 09:25:09     86s]   The skew group clk/CM was created. It contains 48 sinks and 1 sources.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (IMPCCOPT-2332):	The attribute locked_originally is deprecated. It still works, but it may be removed in a future release.
[11/13 09:25:09     86s] **WARN: (EMS-27):	Message (IMPCCOPT-2332) has exceeded the current message display limit of 20.
[11/13 09:25:09     86s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:25:09     86s] Restoring CCOpt config done.
[11/13 09:25:09     86s] 
[11/13 09:25:09     86s] TimeStamp Deleting Cell Server Begin ...
[11/13 09:25:09     86s] 
[11/13 09:25:09     86s] TimeStamp Deleting Cell Server End ...
[11/13 09:25:09     86s] 
[11/13 09:25:09     86s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCNQD4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCNQD2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCNQD1 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCND4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCND2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: SEDFKCND1 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCNQD4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCNQD2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCNQD1 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCND4 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCND2 complicate code: 30.05
[11/13 09:25:09     86s] SBFF Setting to complicate: EDFKCND1 complicate code: 30.05
[11/13 09:25:09     86s] Summary for sequential cells identification: 
[11/13 09:25:09     86s]   Identified SBFF number: 120
[11/13 09:25:09     86s]   Identified MBFF number: 0
[11/13 09:25:09     86s]   Identified SB Latch number: 0
[11/13 09:25:09     86s]   Identified MB Latch number: 0
[11/13 09:25:09     86s]   Not identified SBFF number: 12
[11/13 09:25:09     86s]   Not identified MBFF number: 0
[11/13 09:25:09     86s]   Not identified SB Latch number: 0
[11/13 09:25:09     86s]   Not identified MB Latch number: 0
[11/13 09:25:09     86s]   Number of sequential cells which are not FFs: 34
[11/13 09:25:09     86s] Total number of combinational cells: 417
[11/13 09:25:09     86s] Total number of sequential cells: 166
[11/13 09:25:09     86s] Total number of tristate cells: 11
[11/13 09:25:09     86s] Total number of level shifter cells: 0
[11/13 09:25:09     86s] Total number of power gating cells: 0
[11/13 09:25:09     86s] Total number of isolation cells: 0
[11/13 09:25:09     86s] Total number of power switch cells: 0
[11/13 09:25:09     86s] Total number of pulse generator cells: 0
[11/13 09:25:09     86s] Total number of always on buffers: 0
[11/13 09:25:09     86s] Total number of retention cells: 0
[11/13 09:25:09     86s] Total number of physical cells: 6
[11/13 09:25:09     86s] List of usable buffers: BUFFD0 BUFFD1 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD0 CKBD2 CKBD1 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[11/13 09:25:09     86s] Total number of usable buffers: 18
[11/13 09:25:09     86s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24
[11/13 09:25:09     86s] Total number of unusable buffers: 4
[11/13 09:25:09     86s] List of usable inverters: INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8 CKND0 CKND1 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8
[11/13 09:25:09     86s] Total number of usable inverters: 18
[11/13 09:25:09     86s] List of unusable inverters: INVD20 INVD24 CKND20 CKND24
[11/13 09:25:09     86s] Total number of unusable inverters: 4
[11/13 09:25:09     86s] List of identified usable delay cells: DEL01[11/13 09:25:09     86s] 
[11/13 09:25:09     86s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 DEL0 DEL015 DEL1 DEL02 DEL2 DEL3 DEL4
[11/13 09:25:09     86s] Total number of identified usable delay cells: 8
[11/13 09:25:09     86s] List of identified unusable delay cells:
[11/13 09:25:09     86s] Total number of identified unusable delay cells: 0
[11/13 09:25:10     86s] 
[11/13 09:25:10     86s] TimeStamp Deleting Cell Server Begin ...
[11/13 09:25:10     86s] 
[11/13 09:25:10     86s] TimeStamp Deleting Cell Server End ...
[11/13 09:25:10     86s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[11/13 09:25:10     86s] timing_enable_separate_device_slew_effect_sensitivities
[11/13 09:25:10     86s] #% End load design ... (date=11/13 09:25:10, total cpu=0:00:32.8, real=0:00:42.0, peak res=2146.2M, current mem=2128.9M)
[11/13 09:25:10     86s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/13 09:25:10     86s] 
[11/13 09:25:10     86s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:25:10     86s] Severity  ID               Count  Summary                                  
[11/13 09:25:10     86s] WARNING   IMPLF-200         6676  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/13 09:25:10     86s] WARNING   IMPLF-201         5990  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/13 09:25:10     86s] WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
[11/13 09:25:10     86s] WARNING   IMPEXT-2766         18  The sheet resistance for layer %s is not...
[11/13 09:25:10     86s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[11/13 09:25:10     86s] WARNING   IMPEXT-2776         16  The via resistance between layers %s and...
[11/13 09:25:10     86s] WARNING   IMPVL-159         1200  Pin '%s' of cell '%s' is defined in LEF ...
[11/13 09:25:10     86s] WARNING   IMPTB-413            2  Option "%s" of the set_db command doesn'...
[11/13 09:25:10     86s] WARNING   IMPCCOPT-2332       48  The attribute %s is deprecated. It still...
[11/13 09:25:10     86s] WARNING   IMPTR-9998           2  The mode setting command for route_trial...
[11/13 09:25:10     86s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/13 09:25:10     86s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[11/13 09:25:10     86s] WARNING   TECHLIB-905       2496  Found a function attribute specified on ...
[11/13 09:25:10     86s] WARNING   TECHLIB-1442     25971  The timing arc defined for cell '%s' and...
[11/13 09:25:10     86s] *** Message Summary: 42426 warning(s), 0 error(s)
[11/13 09:25:10     86s] 
[11/13 09:25:10     86s] 0
[11/13 09:25:10     86s] @ilmView 10> assemble_design -block_dir ../phy/db/part/Silago_top_left_corner.enc.dat/pnr/ -encounter_format
#% Begin assemble_design (date=11/13 09:26:37, mem=2731.8M)
[11/13 09:26:37    114s] **WARN: (IMPPTN-3167):	CCOpt clock trees currently exist. The clock tree spec will be deleted to allow assembleDesign to continue. You should recreate the clock tree spec if you wish to run any further CTS reports.
[11/13 09:26:38    115s] Start unflatten ILMs from external command!

[11/13 09:26:38    115s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:26:50    127s] Saving constraint mapping table
[11/13 09:26:51    128s] *Info: switch to top level view
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[15] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[14] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[13] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[12] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[11] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[10] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[9] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[8] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[7] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[6] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[5] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[4] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[3] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[2] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[1] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[0] of instance Silago_top_l_corner_inst_0_0 is connected to ground net h_bus_dpu_seg_1[2][0][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:51    128s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:26:51    128s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:26:51    128s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:26:51    128s] Restoring constraint mapping table...
[11/13 09:26:51    128s] Clean up Top Level RC Database ....
[11/13 09:26:51    128s] Deleting spef ILM setup ...
[11/13 09:26:52    129s] Unflatten ILMs Successfully!

[11/13 09:26:52    129s] Ending "unflatten_ilm" (total cpu=0:00:14.0, real=0:00:14.0, peak res=2796.7M, current mem=2789.8M)
[11/13 09:26:52    129s] *Info: unbind inst Silago_top_l_corner_inst_0_0 from cell Silago_top_left_corner (flat cell Silago_top_left_corner)
[11/13 09:26:52    129s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_top_left_corner.enc.dat/pnr//root.init' ...
[11/13 09:26:52    129s] @if {![namespace exists ::IMEX]} { namespace eval ::IMEX {} }
[11/13 09:26:52    129s] @set ::IMEX::dataVar [file dirname [file normalize [info script]]]
[11/13 09:26:52    129s] @set ::IMEX::libVar ${::IMEX::dataVar}/libs
[11/13 09:26:52    129s] 
[11/13 09:26:52    129s] ###############################################################
[11/13 09:26:52    129s] #  Generated by:      Cadence Innovus 21.19-s058_1
[11/13 09:26:52    129s] #  OS:                Linux x86_64(Host ID 5a3954e7b043)
[11/13 09:26:52    129s] #  Generated on:      Tue Nov 12 20:39:04 2024
[11/13 09:26:52    129s] #  Design:            Silago_top_left_corner
[11/13 09:26:52    129s] #  Command:           write_db ./pnr/
[11/13 09:26:52    129s] ###############################################################
[11/13 09:26:52    129s] #
[11/13 09:26:52    129s] # Version 1.1
[11/13 09:26:52    129s] #
[11/13 09:26:52    129s] 
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_analysis_type single
[11/13 09:26:52    129s] @::db::check_and_set_root_attr _timing_constraint_enable_efficient_constant_update true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr delaycal_default_net_delay 1000ps
[11/13 09:26:52    129s] @::db::check_and_set_root_attr delaycal_default_net_load 0.5pf
[11/13 09:26:52    129s] @::db::check_and_set_root_attr delaycal_default_net_load_ignore_for_ilm 0
[11/13 09:26:52    129s] @::db::check_and_set_root_attr delaycal_input_transition_delay 0.1ps
[11/13 09:26:52    129s] @::db::check_and_set_root_attr delaycal_socv_accuracy_mode low
[11/13 09:26:52    129s] @::db::check_and_set_root_attr delaycal_use_default_delay_limit 1000
[11/13 09:26:52    129s] @::db::check_and_set_root_attr delaycal_use_elmore_delay_upper_threshold 10.0
[11/13 09:26:52    129s] @::db::check_and_set_root_attr distributed_client_message_echo 1
[11/13 09:26:52    129s] @::db::check_and_set_root_attr distributed_mmmc_disable_reports_auto_redirection 0
[11/13 09:26:52    129s] @::db::check_and_set_root_attr enable_ilm_dual_view_gui_and_attribute true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr extract_rc_shrink_factor 1.0
[11/13 09:26:52    129s] @::db::check_and_set_root_attr floorplan_default_site core
[11/13 09:26:52    129s] @::db::check_and_set_root_attr floorplan_is_max_io_height 0
[11/13 09:26:52    129s] @::db::check_and_set_root_attr floorplan_vertical_row 0
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_db_has_new_dont_preserves true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_delete_floating_hnets false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_design_netlist_type Verilog
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_ground_nets VSS
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_ignore_pg_pin_polarity_check {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_keep_empty_modules true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_lef_files ${::IMEX::libVar}/lef/tcbn90g_9lm.lef
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_mmmc_files [list ${::IMEX::dataVar}/viewDefinition.tcl]
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_mmmc_version 2
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_netlist_files ${::IMEX::dataVar}/Silago_top_left_corner.v.bin
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_abstract_views {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_default_rule {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_design_cell {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_design_lib {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_design_view {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_layout_views {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_ref_libs {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_search_libs *
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_special_rule {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_oa_tech_lib {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_power_nets VDD
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_read_netlist_allow_port_mismatch false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_read_netlist_allow_undefined_cells true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_read_netlist_files ../syn/db//drra_wrapper.v
[11/13 09:26:52    129s] @::db::check_and_set_root_attr init_read_netlist_tolerate_port_mismatch false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr latch_time_borrow_mode max_borrow
[11/13 09:26:52    129s] @::db::check_and_set_root_attr metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr pvs_fill_data {}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr read_db_tool_name Innovus
[11/13 09:26:52    129s] @::db::check_and_set_root_attr read_db_version 21.19-s058_1
[11/13 09:26:52    129s] @::db::check_and_set_root_attr read_physical_check_colored_shape false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr si_delay_separate_on_data true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr source_verbose true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_allow_useful_skew_latency_per_view true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_analysis_clock_propagation_mode sdc_control
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_analysis_clock_source_paths true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_analysis_honor_active_logic_view false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_case_analysis_for_sequential_propagation false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_constraint_enable_efficient_constant_update true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_constraint_enable_group_path_resetting true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_constraint_enable_write_exception_line_limit true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_continue_on_error false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_cppr_self_loop_mode true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_disable_backward_compatible_restore_clock_net_marking false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_disable_library_data_to_data_checks true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_disable_user_data_to_data_checks true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_enable_latch_borrow_mode_for_si_snalysis true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_enable_path_group_priority true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_enable_separate_device_slew_effect_sensitivities false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_library_ca_derate_data_consistency false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_property_enable_filter_mt_after_timing_update true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_report_create_flat_cte_pin_during_get_property false
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_report_enable_auto_column_width true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_report_enable_novus_format true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_report_fields {timing_point flags arc edge cell fanout transition delay arrival}
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_report_retime_formatting_mode retime_replace
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_save_source_latency_per_view 1
[11/13 09:26:52    129s] Keeping previous port order for module Silago_top_left_corner.
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_time_unit none
[11/13 09:26:52    129s] @::db::check_and_set_root_attr timing_use_latch_time_borrow true
[11/13 09:26:52    129s] @::db::check_and_set_root_attr write_def_hierarchy_delimiter /
[11/13 09:26:52    129s] @set ::CTE::timing_binary_constraint_incompatible_db_saved 1
[11/13 09:26:52    129s] @set ::CTE::timing_constraint_binary_compatibility_21_1_saved 1
[11/13 09:26:52    129s] @set ::DelayCal::PersistentAaeDataExist 1
[11/13 09:26:52    129s] @set ::MSV::initSNetPrimarySNetDone 1
[11/13 09:26:52    129s] @set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/13 09:26:52    129s] @set conf_ioOri {R0}
[11/13 09:26:52    129s] @set conf_row_height 2.52
[11/13 09:26:52    129s] @set dbgDBHasNoSingleInstGNC 1
[11/13 09:26:52    129s] @set dbgDBHasPGConnFile 1
[11/13 09:26:52    129s] @set dbgDualViewAwareXTree 1
[11/13 09:26:52    129s] @set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/13 09:26:52    129s] @set dbgSavedDesignHasNewPreserves 1
[11/13 09:26:52    129s] @set dbgSupportPGTermUdm 1
[11/13 09:26:52    129s] @set dcgHonorSignalNetNDR 1
[11/13 09:26:52    129s] @set distributed_client_message_echo {1}
[11/13 09:26:52    129s] @set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
[11/13 09:26:52    129s] @set edi_pe::pegUnassignedWHLRatio 0.379
[11/13 09:26:52    129s] @set edi_pe::pegWeightMultiplier2ForHLS 1.75
[11/13 09:26:52    129s] @set edi_pe::pegWireCapacityRatio 0.7
[11/13 09:26:52    129s] @set enable_ilm_dual_view_gui_and_attribute 1
[11/13 09:26:52    129s] @set floorplan_default_site {core}
[11/13 09:26:52    129s] @set fpIsMaxIoHeight 0
[11/13 09:26:52    129s] @set fp_core_height 599.76
[11/13 09:26:52    129s] @set fp_core_width 600
[11/13 09:26:52    129s] @set gpsPrivate::oigCGFixOutOfCoreChannels 1
[11/13 09:26:52    129s] @set gpsPrivate::oigPBAwareTopoMode 23
[11/13 09:26:52    129s] @set gpsPrivate::oigTopoBCMode 0
[11/13 09:26:52    129s] @set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[11/13 09:26:52    129s] @set gpsPrivate::oigUseNewMaxBufDistAPI 1
[11/13 09:26:52    129s] @set groute_exp_td_std_delay 22.8
[11/13 09:26:52    129s] @set init_mmmc_version 2
[11/13 09:26:52    129s] @set init_state {timing_initialized}
[11/13 09:26:52    129s] @set init_verilog [list ${::IMEX::dataVar}/Silago_top_left_corner.v.bin]
[11/13 09:26:52    129s] @set latch_time_borrow_mode max_borrow
[11/13 09:26:52    129s] @set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:26:52    129s] @set pegDefaultResScaleFactor 1
[11/13 09:26:52    129s] @set pegDetailResScaleFactor 1
[11/13 09:26:52    129s] @set pegEnableDualViewForTQuantus 1
[11/13 09:26:52    129s] @set ptngDBHasNoSingleInstGNC 1
[11/13 09:26:52    129s] @set report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:26:52    129s] @set spgEnableMacroLayerMaskShift 1
[11/13 09:26:52    129s] @set spgLimitedSearchRadius 1
[11/13 09:26:52    129s] @set spgPersistentPaddingSavedInGP 1
[11/13 09:26:52    129s] @set spgTweakSwapNumGroup 6
[11/13 09:26:52    129s] @set spgUnflattenIlmInCheckPlace 2
[11/13 09:26:52    129s] @set timing_allow_useful_skew_latency_per_view 1
[11/13 09:26:52    129s] @set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/13 09:26:52    129s] @set timing_library_ca_derate_data_consistency 0
[11/13 09:26:52    129s] @set timing_property_enable_filter_mt_after_timing_update 1
[11/13 09:26:52    129s] @set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:26:52    129s] @set timing_report_create_flat_cte_pin_during_get_property 0
[11/13 09:26:52    129s] @set timing_report_enable_auto_column_width 1
[11/13 09:26:52    129s] @set timing_report_enable_novus_format 1
[11/13 09:26:52    129s] @set trgGlbOverflowPctV 0.00703198
[11/13 09:26:52    129s] @set ttgWrSetupHoldVirClk 1
[11/13 09:26:52    129s] ### End verbose source output for '../phy/db/part/Silago_top_left_corner.enc.dat/pnr//root.init'.
[11/13 09:26:52    129s] Reading verilogBinary netlist '../phy/db/part/Silago_top_left_corner.enc.dat/pnr/Silago_top_left_corner.v.bin'.
[11/13 09:26:52    129s] Building hierarchical netlist for Cell Silago_top_left_corner ...
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$addr_assign' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$silego' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$MTRF_cell' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_file_top' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$AGU_RFblock_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$AGU_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$AGU_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$shadowReg_AGU_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$shadowReg_AGU_2' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_file' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_2' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_4' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_5' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_6' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_7' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_8' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_9' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:26:52    130s] Type 'man IMPECO-560' for more detail.
[11/13 09:26:52    130s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[11/13 09:26:52    130s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:26:52    130s] *** Netlist is NOT unique.
[11/13 09:26:52    130s] Updating the floorplan ...
[11/13 09:26:52    130s] Change top cell from drra_wrapper to Silago_top_left_corner.
[11/13 09:26:52    130s] Reading floorplan file - ../phy/db/part/Silago_top_left_corner.enc.dat/pnr/Silago_top_left_corner.fp.gz (mem = 3320.6M).
[11/13 09:26:52    130s] % Begin Load floorplan data ... (date=11/13 09:26:52, mem=2376.1M)
[11/13 09:26:53    130s] *info: reset 42418 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:26:53    130s] Set FPlanBox to (0 0 1200000 1199520)
[11/13 09:26:53    130s] Start create_tracks
[11/13 09:26:53    130s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:26:53    130s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:26:53    130s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:26:53    130s]  ... processed partition successfully.
[11/13 09:26:53    130s] Reading binary special route file ../phy/db/part/Silago_top_left_corner.enc.dat/pnr/Silago_top_left_corner.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:39:05 2024, version: 1)
[11/13 09:26:53    130s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2376.4M, current mem=2376.4M)
[11/13 09:26:53    130s] There are 60 nets with weight being set
[11/13 09:26:53    130s] There are 60 nets with bottomPreferredRoutingLayer being set
[11/13 09:26:53    130s] There are 60 nets with avoidDetour being set
[11/13 09:26:53    130s] Delete all existing relative floorplan constraints.
[11/13 09:26:53    130s] % End Load floorplan data ... (date=11/13 09:26:53, total cpu=0:00:00.3, real=0:00:01.0, peak res=2377.3M, current mem=2377.3M)
[11/13 09:26:53    130s] Reading placement file - ../phy/db/part/Silago_top_left_corner.enc.dat/pnr//Silago_top_left_corner.place.gz.
[11/13 09:26:53    130s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:39:05 2024, version# 2) ...
[11/13 09:26:53    130s] Read Views for adaptive view pruning ...
[11/13 09:26:53    130s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:26:54    130s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=2896.8M) ***
[11/13 09:26:54    130s] Total net length = 8.232e+05 (3.904e+05 4.328e+05) (ext = 3.780e+04)
[11/13 09:26:54    130s] Reading PG file ../phy/db/part/Silago_top_left_corner.enc.dat/pnr//Silago_top_left_corner.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Tue Nov 12 20:39:05 2024)
[11/13 09:26:54    130s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2896.8M) ***
[11/13 09:26:54    130s] Reading property file ../phy/db/part/Silago_top_left_corner.enc.dat/pnr//Silago_top_left_corner.prop
[11/13 09:26:54    130s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2896.8M) ***
[11/13 09:26:54    130s] Reading routing file - ../phy/db/part/Silago_top_left_corner.enc.dat/pnr//Silago_top_left_corner.route.gz.
[11/13 09:26:54    130s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:39:06 2024 Format: 20.1) ...
[11/13 09:26:54    131s] *** Total 40966 nets are successfully restored.
[11/13 09:26:54    131s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:00.0 mem=2929.8M) ***
[11/13 09:26:54    131s] Change top cell from Silago_top_left_corner to drra_wrapper.
[11/13 09:26:55    131s] Flattening partition Silago_top_left_corner.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[11] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[10] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[9] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[8] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[7] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[6] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[5] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[4] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[3] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[2] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[1] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[0] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:26:55    132s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:26:55    132s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:26:55    132s] Chip level rows are cut for partition [Silago_top_left_corner] at boundary and are brought back from partition db.
[11/13 09:26:56    133s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:26:56    133s] 403 swires and 938 svias were compressed
[11/13 09:26:56    133s] 166 swires and 325 svias were decompressed from small or sparse groups
[11/13 09:26:56    133s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_top_left_corner.enc.dat/pnr//Silago_top_left_corner.init' ...
[11/13 09:26:56    133s] #
[11/13 09:26:56    133s] # For new setDontUse flow and infrastructure
[11/13 09:26:56    133s] #
[11/13 09:26:56    133s] ### End verbose source output for '../phy/db/part/Silago_top_left_corner.enc.dat/pnr//Silago_top_left_corner.init'.
[11/13 09:26:56    133s] Start flatten ILMs from external command!

[11/13 09:26:57    133s] Multi-Corner mode Number of corners is 1
[11/13 09:26:57    133s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.2/mmmc/ilm_data/Silago_bot_left_corner/Silago_bot_left_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm/mmmc/ilm_data/Silago_top/Silago_top_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_best.spef.gz  for corner rc_best
[11/13 09:26:58    133s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.2/mmmc/ilm_data/Silago_bot_left_corner/Silago_bot_left_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm/mmmc/ilm_data/Silago_top/Silago_top_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_worst.spef.gz  for corner rc_worst
[11/13 09:26:58    133s] *** Switching instance Silago_bot_l_corner_inst_0_1 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_top_inst_1_0 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_top_inst_2_0 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_top_inst_3_0 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_top_inst_4_0 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_top_inst_5_0 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_top_inst_6_0 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_bot_inst_1_1 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_bot_inst_2_1 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_bot_inst_3_1 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_bot_inst_4_1 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_bot_inst_5_1 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_bot_inst_6_1 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_top_r_corner_inst_7_0 to ILM view...
[11/13 09:26:58    133s] *** Switching instance Silago_bot_r_corner_inst_7_1 to ILM view...
[11/13 09:26:58    133s] *Info: switch to global view
[11/13 09:26:59    133s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:26:59    134s] Restoring constraint mapping table...
[11/13 09:27:00    135s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_nMCGWk/modes/CM.sdc' ...
[11/13 09:27:00    135s] Current (total cpu=0:02:16, real=0:04:49, peak res=2810.5M, current mem=2770.5M)
[11/13 09:27:00    135s] drra_wrapper
[11/13 09:27:00    135s] INFO (CTE): Constraints read successfully.
[11/13 09:27:00    135s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2787.0M, current mem=2787.0M)
[11/13 09:27:01    135s] Current (total cpu=0:02:17, real=0:04:50, peak res=2810.5M, current mem=2787.0M)
[11/13 09:27:01    136s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_nMCGWk/modes/CM_AV_WC_RCWORST.sdc' ...
[11/13 09:27:01    136s] Current (total cpu=0:02:17, real=0:04:50, peak res=2810.5M, current mem=2787.0M)
[11/13 09:27:01    136s] drra_wrapper
[11/13 09:27:01    136s] INFO (CTE): Constraints read successfully.
[11/13 09:27:01    136s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2787.3M, current mem=2787.3M)
[11/13 09:27:01    136s] Current (total cpu=0:02:17, real=0:04:50, peak res=2810.5M, current mem=2787.3M)
[11/13 09:27:02    136s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_nMCGWk/views/AV_WC_RCWORST_latency.sdc' ...
[11/13 09:27:02    136s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_nMCGWk/views/AV_BC_RCBEST_latency.sdc' ...
[11/13 09:27:02    136s] Current instance is 'Silago_bot_l_corner_inst_0_1'
[11/13 09:27:02    136s] Current (total cpu=0:02:18, real=0:04:51, peak res=2810.5M, current mem=2787.3M)
[11/13 09:27:05    140s] INFO (CTE): Constraints read successfully.
[11/13 09:27:05    140s] Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:03.0, peak res=2828.2M, current mem=2828.2M)
[11/13 09:27:05    140s] Current (total cpu=0:02:22, real=0:04:54, peak res=2828.2M, current mem=2828.2M)
[11/13 09:27:05    140s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:05    140s] Current instance is 'Silago_top_inst_1_0'
[11/13 09:27:05    140s] Current (total cpu=0:02:22, real=0:04:54, peak res=2828.2M, current mem=2828.2M)
[11/13 09:27:09    143s] INFO (CTE): Constraints read successfully.
[11/13 09:27:09    144s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:04.0, peak res=2829.8M, current mem=2829.8M)
[11/13 09:27:09    144s] Current (total cpu=0:02:25, real=0:04:58, peak res=2829.8M, current mem=2829.8M)
[11/13 09:27:09    144s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:09    144s] Current instance is 'Silago_top_inst_2_0'
[11/13 09:27:09    144s] Current (total cpu=0:02:25, real=0:04:58, peak res=2829.8M, current mem=2829.8M)
[11/13 09:27:12    147s] INFO (CTE): Constraints read successfully.
[11/13 09:27:12    147s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=2831.4M, current mem=2831.4M)
[11/13 09:27:12    147s] Current (total cpu=0:02:29, real=0:05:01, peak res=2831.4M, current mem=2831.4M)
[11/13 09:27:12    147s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:12    147s] Current instance is 'Silago_top_inst_3_0'
[11/13 09:27:13    147s] Current (total cpu=0:02:29, real=0:05:02, peak res=2831.4M, current mem=2831.4M)
[11/13 09:27:16    151s] INFO (CTE): Constraints read successfully.
[11/13 09:27:16    151s] Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:03.0, peak res=2832.9M, current mem=2832.9M)
[11/13 09:27:16    151s] Current (total cpu=0:02:32, real=0:05:05, peak res=2832.9M, current mem=2832.9M)
[11/13 09:27:16    151s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:16    151s] Current instance is 'Silago_top_inst_4_0'
[11/13 09:27:16    151s] Current (total cpu=0:02:32, real=0:05:05, peak res=2832.9M, current mem=2832.9M)
[11/13 09:27:19    154s] INFO (CTE): Constraints read successfully.
[11/13 09:27:19    154s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=2834.9M, current mem=2834.8M)
[11/13 09:27:20    154s] Current (total cpu=0:02:36, real=0:05:09, peak res=2834.9M, current mem=2834.8M)
[11/13 09:27:20    154s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:20    154s] Current instance is 'Silago_top_inst_5_0'
[11/13 09:27:20    154s] Current (total cpu=0:02:36, real=0:05:09, peak res=2834.9M, current mem=2834.8M)
[11/13 09:27:23    158s] INFO (CTE): Constraints read successfully.
[11/13 09:27:23    158s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=2841.0M, current mem=2840.9M)
[11/13 09:27:23    158s] Current (total cpu=0:02:39, real=0:05:12, peak res=2841.0M, current mem=2840.9M)
[11/13 09:27:23    158s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:23    158s] Current instance is 'Silago_top_inst_6_0'
[11/13 09:27:23    158s] Current (total cpu=0:02:40, real=0:05:12, peak res=2841.0M, current mem=2840.9M)
[11/13 09:27:27    161s] INFO (CTE): Constraints read successfully.
[11/13 09:27:27    161s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:04.0, peak res=2843.8M, current mem=2843.8M)
[11/13 09:27:27    161s] Current (total cpu=0:02:43, real=0:05:16, peak res=2843.8M, current mem=2843.8M)
[11/13 09:27:27    161s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:27    161s] Current instance is 'Silago_bot_inst_1_1'
[11/13 09:27:27    162s] Current (total cpu=0:02:43, real=0:05:16, peak res=2843.8M, current mem=2843.8M)
[11/13 09:27:30    165s] INFO (CTE): Constraints read successfully.
[11/13 09:27:30    165s] Ending "Constraint file reading stats" (total cpu=0:00:03.3, real=0:00:03.0, peak res=2846.6M, current mem=2846.6M)
[11/13 09:27:30    165s] Current (total cpu=0:02:46, real=0:05:19, peak res=2846.6M, current mem=2846.6M)
[11/13 09:27:30    165s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:30    165s] Current instance is 'Silago_bot_inst_2_1'
[11/13 09:27:30    165s] Current (total cpu=0:02:47, real=0:05:19, peak res=2846.6M, current mem=2846.6M)
[11/13 09:27:34    168s] INFO (CTE): Constraints read successfully.
[11/13 09:27:34    168s] Ending "Constraint file reading stats" (total cpu=0:00:03.3, real=0:00:04.0, peak res=2849.2M, current mem=2849.2M)
[11/13 09:27:34    169s] Current (total cpu=0:02:50, real=0:05:23, peak res=2849.2M, current mem=2849.2M)
[11/13 09:27:34    169s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:34    169s] Current instance is 'Silago_bot_inst_3_1'
[11/13 09:27:34    169s] Current (total cpu=0:02:50, real=0:05:23, peak res=2849.2M, current mem=2849.2M)
[11/13 09:27:37    172s] INFO (CTE): Constraints read successfully.
[11/13 09:27:37    172s] Ending "Constraint file reading stats" (total cpu=0:00:03.3, real=0:00:03.0, peak res=2851.8M, current mem=2851.8M)
[11/13 09:27:37    172s] Current (total cpu=0:02:54, real=0:05:26, peak res=2851.8M, current mem=2851.8M)
[11/13 09:27:37    172s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:37    172s] Current instance is 'Silago_bot_inst_4_1'
[11/13 09:27:37    172s] Current (total cpu=0:02:54, real=0:05:26, peak res=2851.8M, current mem=2851.8M)
[11/13 09:27:41    175s] INFO (CTE): Constraints read successfully.
[11/13 09:27:41    175s] Ending "Constraint file reading stats" (total cpu=0:00:03.3, real=0:00:04.0, peak res=2858.2M, current mem=2858.1M)
[11/13 09:27:41    176s] Current (total cpu=0:02:57, real=0:05:30, peak res=2858.2M, current mem=2858.1M)
[11/13 09:27:41    176s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:41    176s] Current instance is 'Silago_bot_inst_5_1'
[11/13 09:27:41    176s] Current (total cpu=0:02:57, real=0:05:30, peak res=2858.2M, current mem=2858.1M)
[11/13 09:27:44    179s] INFO (CTE): Constraints read successfully.
[11/13 09:27:44    179s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=2861.0M, current mem=2861.0M)
[11/13 09:27:44    179s] Current (total cpu=0:03:01, real=0:05:33, peak res=2861.0M, current mem=2861.0M)
[11/13 09:27:44    179s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:44    179s] Current instance is 'Silago_bot_inst_6_1'
[11/13 09:27:44    179s] Current (total cpu=0:03:01, real=0:05:33, peak res=2861.0M, current mem=2861.0M)
[11/13 09:27:48    182s] INFO (CTE): Constraints read successfully.
[11/13 09:27:48    183s] Ending "Constraint file reading stats" (total cpu=0:00:03.3, real=0:00:04.0, peak res=2863.9M, current mem=2863.9M)
[11/13 09:27:48    183s] Current (total cpu=0:03:04, real=0:05:37, peak res=2863.9M, current mem=2863.9M)
[11/13 09:27:48    183s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:48    183s] Current instance is 'Silago_top_r_corner_inst_7_0'
[11/13 09:27:48    183s] Current (total cpu=0:03:04, real=0:05:37, peak res=2863.9M, current mem=2863.9M)
[11/13 09:27:51    186s] INFO (CTE): Constraints read successfully.
[11/13 09:27:51    186s] Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:03.0, peak res=2867.0M, current mem=2867.0M)
[11/13 09:27:51    186s] Current (total cpu=0:03:08, real=0:05:40, peak res=2867.0M, current mem=2867.0M)
[11/13 09:27:51    186s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:51    186s] Current instance is 'Silago_bot_r_corner_inst_7_1'
[11/13 09:27:51    186s] Current (total cpu=0:03:08, real=0:05:40, peak res=2867.0M, current mem=2867.0M)
[11/13 09:27:55    190s] INFO (CTE): Constraints read successfully.
[11/13 09:27:55    190s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:04.0, peak res=2870.1M, current mem=2870.1M)
[11/13 09:27:55    190s] Current (total cpu=0:03:11, real=0:05:44, peak res=2870.1M, current mem=2870.1M)
[11/13 09:27:55    190s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:55    190s] Current instance is 'Silago_bot_l_corner_inst_0_1'
[11/13 09:27:55    190s] Current (total cpu=0:03:11, real=0:05:44, peak res=2870.1M, current mem=2870.1M)
[11/13 09:27:57    192s] INFO (CTE): Constraints read successfully.
[11/13 09:27:57    192s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2871.2M, current mem=2871.2M)
[11/13 09:27:57    192s] Current (total cpu=0:03:13, real=0:05:46, peak res=2871.2M, current mem=2871.2M)
[11/13 09:27:57    192s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:57    192s] Current instance is 'Silago_top_inst_1_0'
[11/13 09:27:57    192s] Current (total cpu=0:03:13, real=0:05:46, peak res=2871.2M, current mem=2871.2M)
[11/13 09:27:59    193s] INFO (CTE): Constraints read successfully.
[11/13 09:27:59    194s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2872.7M, current mem=2872.7M)
[11/13 09:27:59    194s] Current (total cpu=0:03:15, real=0:05:48, peak res=2872.7M, current mem=2872.7M)
[11/13 09:27:59    194s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:27:59    194s] Current instance is 'Silago_top_inst_2_0'
[11/13 09:27:59    194s] Current (total cpu=0:03:15, real=0:05:48, peak res=2872.7M, current mem=2872.7M)
[11/13 09:28:00    195s] INFO (CTE): Constraints read successfully.
[11/13 09:28:01    195s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2874.1M, current mem=2874.1M)
[11/13 09:28:01    196s] Current (total cpu=0:03:17, real=0:05:50, peak res=2874.1M, current mem=2874.1M)
[11/13 09:28:01    196s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:28:01    196s] Current instance is 'Silago_top_inst_3_0'
[11/13 09:28:01    196s] Current (total cpu=0:03:17, real=0:05:50, peak res=2874.1M, current mem=2874.1M)
[11/13 09:28:02    197s] INFO (CTE): Constraints read successfully.
[11/13 09:28:02    197s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:01.0, peak res=2875.6M, current mem=2875.6M)
[11/13 09:28:03    197s] Current (total cpu=0:03:19, real=0:05:52, peak res=2875.6M, current mem=2875.6M)
[11/13 09:28:03    197s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:28:03    197s] Current instance is 'Silago_top_inst_4_0'
[11/13 09:28:03    198s] Current (total cpu=0:03:19, real=0:05:52, peak res=2875.6M, current mem=2875.6M)
[11/13 09:28:04    199s] INFO (CTE): Constraints read successfully.
[11/13 09:28:04    199s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:01.0, peak res=2877.0M, current mem=2877.0M)
[11/13 09:28:04    199s] Current (total cpu=0:03:21, real=0:05:53, peak res=2877.0M, current mem=2877.0M)
[11/13 09:28:04    199s] Current instance is the top-level of design 'drra_wrapper'
[11/13 09:28:04    199s] Message <TCLCMD-1195> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/13 09:28:05    199s] Current (total cpu=0:03:21, real=0:05:54, peak res=2877.0M, current mem=2877.0M)
[11/13 09:28:06    201s] INFO (CTE): Constraints read successfully.
[11/13 09:28:06    201s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:01.0, peak res=2878.2M, current mem=2878.2M)
[11/13 09:28:06    201s] Current (total cpu=0:03:23, real=0:05:55, peak res=2878.2M, current mem=2878.2M)
[11/13 09:28:06    201s] Message <TCLCMD-1001> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/13 09:28:06    201s] Current (total cpu=0:03:23, real=0:05:55, peak res=2878.2M, current mem=2878.2M)
[11/13 09:28:08    203s] INFO (CTE): Constraints read successfully.
[11/13 09:28:08    203s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2879.6M, current mem=2879.6M)
[11/13 09:28:08    203s] Current (total cpu=0:03:25, real=0:05:57, peak res=2879.6M, current mem=2879.6M)
[11/13 09:28:08    203s] Current (total cpu=0:03:25, real=0:05:57, peak res=2879.6M, current mem=2879.6M)
[11/13 09:28:10    205s] INFO (CTE): Constraints read successfully.
[11/13 09:28:10    205s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2881.0M, current mem=2881.0M)
[11/13 09:28:10    205s] Current (total cpu=0:03:27, real=0:05:59, peak res=2881.0M, current mem=2881.0M)
[11/13 09:28:10    205s] Current (total cpu=0:03:27, real=0:05:59, peak res=2881.0M, current mem=2881.0M)
[11/13 09:28:12    207s] INFO (CTE): Constraints read successfully.
[11/13 09:28:12    207s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2882.4M, current mem=2882.4M)
[11/13 09:28:12    207s] Current (total cpu=0:03:28, real=0:06:01, peak res=2882.4M, current mem=2882.4M)
[11/13 09:28:12    207s] Current (total cpu=0:03:29, real=0:06:01, peak res=2882.4M, current mem=2882.4M)
[11/13 09:28:14    209s] INFO (CTE): Constraints read successfully.
[11/13 09:28:14    209s] Ending "Constraint file reading stats" (total cpu=0:00:01.8, real=0:00:02.0, peak res=2883.9M, current mem=2883.9M)
[11/13 09:28:14    209s] Current (total cpu=0:03:30, real=0:06:03, peak res=2883.9M, current mem=2883.9M)
[11/13 09:28:14    209s] Current (total cpu=0:03:31, real=0:06:03, peak res=2883.9M, current mem=2883.9M)
[11/13 09:28:16    211s] INFO (CTE): Constraints read successfully.
[11/13 09:28:16    211s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2885.0M, current mem=2885.0M)
[11/13 09:28:16    211s] Current (total cpu=0:03:32, real=0:06:05, peak res=2885.0M, current mem=2885.0M)
[11/13 09:28:16    211s] Current (total cpu=0:03:32, real=0:06:05, peak res=2885.0M, current mem=2885.0M)
[11/13 09:28:18    213s] INFO (CTE): Constraints read successfully.
[11/13 09:28:18    213s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2886.5M, current mem=2886.5M)
[11/13 09:28:18    213s] Current (total cpu=0:03:34, real=0:06:07, peak res=2886.5M, current mem=2886.5M)
[11/13 09:28:18    213s] Current (total cpu=0:03:34, real=0:06:07, peak res=2886.5M, current mem=2886.5M)
[11/13 09:28:19    214s] INFO (CTE): Constraints read successfully.
[11/13 09:28:20    215s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=2887.9M, current mem=2887.9M)
[11/13 09:28:20    215s] Current (total cpu=0:03:36, real=0:06:09, peak res=2887.9M, current mem=2887.9M)
[11/13 09:28:20    215s] Current (total cpu=0:03:36, real=0:06:09, peak res=2887.9M, current mem=2887.9M)
[11/13 09:28:22    217s] INFO (CTE): Constraints read successfully.
[11/13 09:28:22    217s] Ending "Constraint file reading stats" (total cpu=0:00:02.0, real=0:00:02.0, peak res=2889.5M, current mem=2889.5M)
[11/13 09:28:22    217s] Current (total cpu=0:03:38, real=0:06:11, peak res=2889.5M, current mem=2889.5M)
[11/13 09:28:22    217s] Current (total cpu=0:03:38, real=0:06:11, peak res=2889.5M, current mem=2889.5M)
[11/13 09:28:24    219s] INFO (CTE): Constraints read successfully.
[11/13 09:28:24    219s] Ending "Constraint file reading stats" (total cpu=0:00:02.0, real=0:00:02.0, peak res=2891.2M, current mem=2891.2M)
[11/13 09:28:24    219s] Current (total cpu=0:03:40, real=0:06:13, peak res=2891.2M, current mem=2891.2M)
[11/13 09:28:24    219s] Current (total cpu=0:03:41, real=0:06:13, peak res=2891.2M, current mem=2891.2M)
[11/13 09:28:24    219s] INFO (CTE): Constraints read successfully.
[11/13 09:28:24    219s] WARNING (CTE-25): Line: 1, 2 of File /tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_nMCGWk/.viewLessIlmSdcFile.sdc : Skipped unsupported command: setPathGroupOptions
[11/13 09:28:24    219s] 
[11/13 09:28:24    219s] 
[11/13 09:28:24    219s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2891.6M, current mem=2891.6M)
[11/13 09:28:24    219s] Current (total cpu=0:03:41, real=0:06:13, peak res=2891.6M, current mem=2891.6M)
[11/13 09:28:24    219s] ** info: After switch to ILM view
[11/13 09:28:24    219s] ** info: there are 2464 modules.
[11/13 09:28:24    219s] ** info: there are 328349 stdCell insts.
[11/13 09:28:24    219s] ** info: there are 15 macros.
[11/13 09:28:25    220s] Flatten ILMs Successfully!

[11/13 09:28:25    220s] Ending "flatten_ilm" (total cpu=0:01:27, real=0:01:29, peak res=2891.6M, current mem=2891.6M)
[11/13 09:28:25    220s] *** assembleDesign summary ***
[11/13 09:28:25    220s] * Assembled 1 partition(s): Silago_top_left_corner
[11/13 09:28:25    220s] * The design drra_wrapper contains 1 partition(s).
[11/13 09:28:25    220s] 
[11/13 09:28:25    220s] Trim Metal Layers:
[11/13 09:28:25    220s] LayerId::1 widthSet size::1
[11/13 09:28:25    220s] LayerId::2 widthSet size::1
[11/13 09:28:25    220s] LayerId::3 widthSet size::1
[11/13 09:28:25    220s] LayerId::4 widthSet size::1
[11/13 09:28:25    220s] LayerId::5 widthSet size::1
[11/13 09:28:25    220s] LayerId::6 widthSet size::1
[11/13 09:28:25    220s] LayerId::7 widthSet size::1
[11/13 09:28:25    220s] LayerId::8 widthSet size::1
[11/13 09:28:25    220s] LayerId::9 widthSet size::1
[11/13 09:28:25    220s] eee: pegSigSF::1.070000
[11/13 09:28:25    220s] Updating RC grid for preRoute extraction ...
[11/13 09:28:25    220s] Initializing multi-corner resistance tables ...
[11/13 09:28:25    220s] eee: l::1 avDens::0.143140 usedTrk::23983.834759 availTrk::167555.584785 sigTrk::23983.834759
[11/13 09:28:25    220s] eee: l::2 avDens::0.182649 usedTrk::15214.024623 availTrk::83296.703006 sigTrk::15214.024623
[11/13 09:28:25    220s] eee: l::3 avDens::0.283906 usedTrk::23787.702017 availTrk::83787.183670 sigTrk::23787.702017
[11/13 09:28:25    220s] eee: l::4 avDens::0.214251 usedTrk::14429.693869 availTrk::67349.535362 sigTrk::14429.693869
[11/13 09:28:25    220s] eee: l::5 avDens::0.228452 usedTrk::15939.233915 availTrk::69770.638075 sigTrk::15939.233915
[11/13 09:28:25    220s] eee: l::6 avDens::0.190402 usedTrk::8907.749205 availTrk::46783.812649 sigTrk::8907.749205
[11/13 09:28:25    220s] eee: l::7 avDens::0.237341 usedTrk::9771.704743 availTrk::41171.633463 sigTrk::9771.704743
[11/13 09:28:25    220s] eee: l::8 avDens::0.230075 usedTrk::1336.977783 availTrk::5811.052902 sigTrk::1336.977783
[11/13 09:28:25    220s] eee: l::9 avDens::0.346036 usedTrk::1516.861906 availTrk::4383.544144 sigTrk::1516.861906
[11/13 09:28:25    220s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:28:25    220s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.387679 uaWl=1.000000 uaWlH=0.539709 aWlH=0.000000 lMod=0 pMax=0.891900 pMod=79 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:28:25    220s] 
[11/13 09:28:25    220s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:28:25    220s] Severity  ID               Count  Summary                                  
[11/13 09:28:25    220s] WARNING   IMPPTN-3167          1  CCOpt clock trees currently exist. The c...
[11/13 09:28:25    220s] WARNING   IMPDB-2078         842  Output pin %s of instance %s is connecte...
[11/13 09:28:25    220s] WARNING   IMPECO-560         350  The netlist is not unique, because the m...
[11/13 09:28:25    220s] *** Message Summary: 1193 warning(s), 0 error(s)
[11/13 09:28:25    220s] 
[11/13 09:28:26    220s] #% End assemble_design (date=11/13 09:28:25, total cpu=0:01:46, real=0:01:49, peak res=2923.8M, current mem=2923.8M)
[11/13 09:28:26    220s] @ilmView 11> assemble_design -block_dir ../phy/db/part/Silago_top.enc.dat/pnr/ -encounter_format
#% Begin assemble_design (date=11/13 09:28:40, mem=2927.2M)
[11/13 09:28:40    227s] Start unflatten ILMs from external command!

[11/13 09:28:40    227s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:28:52    239s] Saving constraint mapping table
[11/13 09:28:54    241s] *Info: switch to top level view
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[11] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[10] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[9] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[8] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[7] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[6] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[5] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[4] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[3] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[2] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[1] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[0] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:54    241s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:28:54    241s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:28:54    241s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:28:54    241s] Restoring constraint mapping table...
[11/13 09:28:54    241s] Clean up Top Level RC Database ....
[11/13 09:28:54    241s] Deleting spef ILM setup ...
[11/13 09:28:55    241s] Unflatten ILMs Successfully!

[11/13 09:28:55    241s] Ending "unflatten_ilm" (total cpu=0:00:14.5, real=0:00:15.0, peak res=3011.7M, current mem=3007.2M)
[11/13 09:28:55    241s] *Info: unbind inst Silago_top_inst_2_0 from cell Silago_top (flat cell Silago_top_PHYSICAL_HIER_CLONE1)
[11/13 09:28:55    241s] *Info: unbind inst Silago_top_inst_3_0 from cell Silago_top (flat cell Silago_top_PHYSICAL_HIER_CLONE2)
[11/13 09:28:55    241s] *Info: unbind inst Silago_top_inst_4_0 from cell Silago_top (flat cell Silago_top_PHYSICAL_HIER_CLONE3)
[11/13 09:28:55    241s] *Info: unbind inst Silago_top_inst_5_0 from cell Silago_top (flat cell Silago_top_PHYSICAL_HIER_CLONE4)
[11/13 09:28:55    241s] *Info: unbind inst Silago_top_inst_6_0 from cell Silago_top (flat cell Silago_top_PHYSICAL_HIER_CLONE5)
[11/13 09:28:55    242s] *Info: unbind inst Silago_top_inst_1_0 from cell Silago_top (flat cell Silago_top)
[11/13 09:28:55    242s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_top.enc.dat/pnr//root.init' ...
[11/13 09:28:55    242s] @if {![namespace exists ::IMEX]} { namespace eval ::IMEX {} }
[11/13 09:28:55    242s] @set ::IMEX::dataVar [file dirname [file normalize [info script]]]
[11/13 09:28:55    242s] @set ::IMEX::libVar ${::IMEX::dataVar}/libs
[11/13 09:28:55    242s] 
[11/13 09:28:55    242s] ###############################################################
[11/13 09:28:55    242s] #  Generated by:      Cadence Innovus 21.19-s058_1
[11/13 09:28:55    242s] #  OS:                Linux x86_64(Host ID 5a3954e7b043)
[11/13 09:28:55    242s] #  Generated on:      Tue Nov 12 20:33:54 2024
[11/13 09:28:55    242s] #  Design:            Silago_top
[11/13 09:28:55    242s] #  Command:           write_db ./pnr/
[11/13 09:28:55    242s] ###############################################################
[11/13 09:28:55    242s] #
[11/13 09:28:55    242s] # Version 1.1
[11/13 09:28:55    242s] #
[11/13 09:28:55    242s] 
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_analysis_type single
[11/13 09:28:55    242s] @::db::check_and_set_root_attr _timing_constraint_enable_efficient_constant_update true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr delaycal_default_net_delay 1000ps
[11/13 09:28:55    242s] @::db::check_and_set_root_attr delaycal_default_net_load 0.5pf
[11/13 09:28:55    242s] @::db::check_and_set_root_attr delaycal_default_net_load_ignore_for_ilm 0
[11/13 09:28:55    242s] @::db::check_and_set_root_attr delaycal_input_transition_delay 0.1ps
[11/13 09:28:55    242s] @::db::check_and_set_root_attr delaycal_socv_accuracy_mode low
[11/13 09:28:55    242s] @::db::check_and_set_root_attr delaycal_use_default_delay_limit 1000
[11/13 09:28:55    242s] @::db::check_and_set_root_attr delaycal_use_elmore_delay_upper_threshold 10.0
[11/13 09:28:55    242s] @::db::check_and_set_root_attr distributed_client_message_echo 1
[11/13 09:28:55    242s] @::db::check_and_set_root_attr distributed_mmmc_disable_reports_auto_redirection 0
[11/13 09:28:55    242s] @::db::check_and_set_root_attr enable_ilm_dual_view_gui_and_attribute true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr extract_rc_shrink_factor 1.0
[11/13 09:28:55    242s] @::db::check_and_set_root_attr floorplan_default_site core
[11/13 09:28:55    242s] @::db::check_and_set_root_attr floorplan_is_max_io_height 0
[11/13 09:28:55    242s] @::db::check_and_set_root_attr floorplan_vertical_row 0
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_db_has_new_dont_preserves true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_delete_floating_hnets false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_design_netlist_type Verilog
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_ground_nets VSS
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_ignore_pg_pin_polarity_check {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_keep_empty_modules true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_lef_files ${::IMEX::libVar}/lef/tcbn90g_9lm.lef
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_mmmc_files [list ${::IMEX::dataVar}/viewDefinition.tcl]
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_mmmc_version 2
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_netlist_files ${::IMEX::dataVar}/Silago_top.v.bin
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_abstract_views {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_default_rule {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_design_cell {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_design_lib {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_design_view {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_layout_views {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_ref_libs {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_search_libs *
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_special_rule {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_oa_tech_lib {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_power_nets VDD
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_read_netlist_allow_port_mismatch false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_read_netlist_allow_undefined_cells true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_read_netlist_files ../syn/db//drra_wrapper.v
[11/13 09:28:55    242s] @::db::check_and_set_root_attr init_read_netlist_tolerate_port_mismatch false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr latch_time_borrow_mode max_borrow
[11/13 09:28:55    242s] @::db::check_and_set_root_attr metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr pvs_fill_data {}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr read_db_tool_name Innovus
[11/13 09:28:55    242s] @::db::check_and_set_root_attr read_db_version 21.19-s058_1
[11/13 09:28:55    242s] @::db::check_and_set_root_attr read_physical_check_colored_shape false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr si_delay_separate_on_data true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr source_verbose true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_allow_useful_skew_latency_per_view true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_analysis_clock_propagation_mode sdc_control
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_analysis_clock_source_paths true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_analysis_honor_active_logic_view false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_case_analysis_for_sequential_propagation false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_constraint_enable_efficient_constant_update true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_constraint_enable_group_path_resetting true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_constraint_enable_write_exception_line_limit true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_continue_on_error false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_cppr_self_loop_mode true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_disable_backward_compatible_restore_clock_net_marking false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_disable_library_data_to_data_checks true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_disable_user_data_to_data_checks true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_enable_latch_borrow_mode_for_si_snalysis true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_enable_path_group_priority true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_enable_separate_device_slew_effect_sensitivities false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_library_ca_derate_data_consistency false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_property_enable_filter_mt_after_timing_update true
[11/13 09:28:55    242s] Keeping previous port order for module Silago_top.
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_report_create_flat_cte_pin_during_get_property false
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_report_enable_auto_column_width true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_report_enable_novus_format true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_report_fields {timing_point flags arc edge cell fanout transition delay arrival}
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_report_retime_formatting_mode retime_replace
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_save_source_latency_per_view 1
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_time_unit none
[11/13 09:28:55    242s] @::db::check_and_set_root_attr timing_use_latch_time_borrow true
[11/13 09:28:55    242s] @::db::check_and_set_root_attr write_def_hierarchy_delimiter /
[11/13 09:28:55    242s] @set ::CTE::timing_binary_constraint_incompatible_db_saved 1
[11/13 09:28:55    242s] @set ::CTE::timing_constraint_binary_compatibility_21_1_saved 1
[11/13 09:28:55    242s] @set ::DelayCal::PersistentAaeDataExist 1
[11/13 09:28:55    242s] @set ::MSV::initSNetPrimarySNetDone 1
[11/13 09:28:55    242s] @set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/13 09:28:55    242s] @set conf_ioOri {R0}
[11/13 09:28:55    242s] @set conf_row_height 2.52
[11/13 09:28:55    242s] @set dbgDBHasNoSingleInstGNC 1
[11/13 09:28:55    242s] @set dbgDBHasPGConnFile 1
[11/13 09:28:55    242s] @set dbgDualViewAwareXTree 1
[11/13 09:28:55    242s] @set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/13 09:28:55    242s] @set dbgSavedDesignHasNewPreserves 1
[11/13 09:28:55    242s] @set dbgSupportPGTermUdm 1
[11/13 09:28:55    242s] @set dcgHonorSignalNetNDR 1
[11/13 09:28:55    242s] @set distributed_client_message_echo {1}
[11/13 09:28:55    242s] @set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
[11/13 09:28:55    242s] @set edi_pe::pegUnassignedWHLRatio 0.3837
[11/13 09:28:55    242s] @set edi_pe::pegWeightMultiplier2ForHLS 1.75
[11/13 09:28:55    242s] @set edi_pe::pegWireCapacityRatio 0.7
[11/13 09:28:55    242s] @set enable_ilm_dual_view_gui_and_attribute 1
[11/13 09:28:55    242s] @set floorplan_default_site {core}
[11/13 09:28:55    242s] @set fpIsMaxIoHeight 0
[11/13 09:28:55    242s] @set fp_core_height 599.76
[11/13 09:28:55    242s] @set fp_core_width 600
[11/13 09:28:55    242s] @set gpsPrivate::oigCGFixOutOfCoreChannels 1
[11/13 09:28:55    242s] @set gpsPrivate::oigPBAwareTopoMode 23
[11/13 09:28:55    242s] @set gpsPrivate::oigTopoBCMode 0
[11/13 09:28:55    242s] @set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[11/13 09:28:55    242s] @set gpsPrivate::oigUseNewMaxBufDistAPI 1
[11/13 09:28:55    242s] @set groute_exp_td_std_delay 22.8
[11/13 09:28:55    242s] @set init_mmmc_version 2
[11/13 09:28:55    242s] @set init_state {timing_initialized}
[11/13 09:28:55    242s] @set init_verilog [list ${::IMEX::dataVar}/Silago_top.v.bin]
[11/13 09:28:55    242s] @set latch_time_borrow_mode max_borrow
[11/13 09:28:55    242s] @set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:28:55    242s] @set pegDefaultResScaleFactor 1
[11/13 09:28:55    242s] @set pegDetailResScaleFactor 1
[11/13 09:28:55    242s] @set pegEnableDualViewForTQuantus 1
[11/13 09:28:55    242s] @set ptngDBHasNoSingleInstGNC 1
[11/13 09:28:55    242s] @set report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:28:55    242s] @set spgEnableMacroLayerMaskShift 1
[11/13 09:28:55    242s] @set spgLimitedSearchRadius 1
[11/13 09:28:55    242s] @set spgPersistentPaddingSavedInGP 1
[11/13 09:28:55    242s] @set spgTweakSwapNumGroup 6
[11/13 09:28:55    242s] @set spgUnflattenIlmInCheckPlace 2
[11/13 09:28:55    242s] @set timing_allow_useful_skew_latency_per_view 1
[11/13 09:28:55    242s] @set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/13 09:28:55    242s] @set timing_library_ca_derate_data_consistency 0
[11/13 09:28:55    242s] @set timing_property_enable_filter_mt_after_timing_update 1
[11/13 09:28:55    242s] @set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:28:55    242s] @set timing_report_create_flat_cte_pin_during_get_property 0
[11/13 09:28:55    242s] @set timing_report_enable_auto_column_width 1
[11/13 09:28:55    242s] @set timing_report_enable_novus_format 1
[11/13 09:28:55    242s] @set trgGlbOverflowPctV 0.00175799
[11/13 09:28:55    242s] @set ttgWrSetupHoldVirClk 1
[11/13 09:28:55    242s] ### End verbose source output for '../phy/db/part/Silago_top.enc.dat/pnr//root.init'.
[11/13 09:28:55    242s] Redefined module cell_config_swb is renamed to cell_config_swb_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_11 is renamed to InputMux_BW16_M5_11_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_10 is renamed to InputMux_BW16_M5_10_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_9 is renamed to InputMux_BW16_M5_9_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_8 is renamed to InputMux_BW16_M5_8_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_7 is renamed to InputMux_BW16_M5_7_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_6 is renamed to InputMux_BW16_M5_6_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_5 is renamed to InputMux_BW16_M5_5_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_4 is renamed to InputMux_BW16_M5_4_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_3 is renamed to InputMux_BW16_M5_3_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_2 is renamed to InputMux_BW16_M5_2_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_1 is renamed to InputMux_BW16_M5_1_0.
[11/13 09:28:55    242s] Redefined module InputMux_BW16_M5_0 is renamed to InputMux_BW16_M5_0_0.
[11/13 09:28:55    242s] Redefined module switchbox_BW16_M5 is renamed to switchbox_BW16_M5_0.
[11/13 09:28:55    242s] Redefined module priorityComponent_No_Select2_1 is renamed to priorityComponent_No_Select2_1_0.
[11/13 09:28:55    242s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1_0.
[11/13 09:28:55    242s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1_0.
[11/13 09:28:55    242s] Redefined module priorityComponent_No_Select2_0 is renamed to priorityComponent_No_Select2_0_0.
[11/13 09:28:55    242s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0_0.
[11/13 09:28:55    242s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0_0.
[11/13 09:28:55    242s] Redefined module autoloop_DW01_add_0_DW01_add_33 is renamed to autoloop_DW01_add_0_DW01_add_33_0.
[11/13 09:28:55    242s] Redefined module autoloop_DW01_add_1_DW01_add_34 is renamed to autoloop_DW01_add_1_DW01_add_34_0.
[11/13 09:28:55    242s] Redefined module autoloop_DW01_add_2_DW01_add_35 is renamed to autoloop_DW01_add_2_DW01_add_35_0.
[11/13 09:28:55    242s] Redefined module autoloop_DW01_add_3_DW01_add_36 is renamed to autoloop_DW01_add_3_DW01_add_36_0.
[11/13 09:28:55    242s] Redefined module autoloop is renamed to autoloop_0.
[11/13 09:28:55    242s] Redefined module RACCU_DW01_sub_0_DW01_sub_10 is renamed to RACCU_DW01_sub_0_DW01_sub_10_0.
[11/13 09:28:55    242s] Redefined module RACCU_DW01_add_0_DW01_add_32 is renamed to RACCU_DW01_add_0_DW01_add_32_0.
[11/13 09:28:55    242s] Redefined module RACCU is renamed to RACCU_0.
[11/13 09:28:55    242s] Redefined module RaccuRF is renamed to RaccuRF_0.
[11/13 09:28:55    242s] Redefined module RaccuAndLoop is renamed to RaccuAndLoop_0.
[11/13 09:28:55    242s] Redefined module sequencer_DW01_inc_1_DW01_inc_37 is renamed to sequencer_DW01_inc_1_DW01_inc_37_0.
[11/13 09:28:55    242s] Redefined module sequencer is renamed to sequencer_0.
[11/13 09:28:55    242s] Redefined module shadowReg is renamed to shadowReg_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35 is renamed to twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_4 is renamed to twos_compl_b_width16_4_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34 is renamed to twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_3 is renamed to twos_compl_b_width16_3_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33 is renamed to twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_2 is renamed to twos_compl_b_width16_2_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32 is renamed to twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_1 is renamed to twos_compl_b_width16_1_0.
[11/13 09:28:55    242s] Redefined module divider_pipe_DW_div_6 is renamed to divider_pipe_DW_div_6_0.
[11/13 09:28:55    242s] Redefined module divider_pipe_DW_div_pipe_0 is renamed to divider_pipe_DW_div_pipe_0_0.
[11/13 09:28:55    242s] Redefined module divider_pipe is renamed to divider_pipe_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31 is renamed to twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31_0.
[11/13 09:28:55    242s] Redefined module twos_compl_b_width16_0 is renamed to twos_compl_b_width16_0_0.
[11/13 09:28:55    242s] Redefined module Q_format_n_to_one_Nb16_frac_part11_out_fp11 is renamed to Q_format_n_to_one_Nb16_frac_part11_out_fp11_0.
[11/13 09:28:55    242s] Redefined module offset_gen_Nb16_frac_part_lut11 is renamed to offset_gen_Nb16_frac_part_lut11_0.
[11/13 09:28:55    242s] Redefined module Squash_Unit_Nb16_frac_part11 is renamed to Squash_Unit_Nb16_frac_part11_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20 is renamed to adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21 is renamed to adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22 is renamed to adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23 is renamed to adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_1 is renamed to adder_nbits_width32_select_w2_1_0.
[11/13 09:28:55    242s] Redefined module Saturation_Unit_1 is renamed to Saturation_Unit_1_0.
[11/13 09:28:55    242s] Redefined module Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1 is renamed to Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_0.
[11/13 09:28:55    242s] Redefined module Maxmin_Unit_Nb16_1 is renamed to Maxmin_Unit_Nb16_1_0.
[11/13 09:28:55    242s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash1 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash1_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_0.
[11/13 09:28:55    242s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10 is renamed to adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11 is renamed to adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12 is renamed to adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13 is renamed to adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_0.
[11/13 09:28:55    242s] Redefined module adder_nbits_width32_select_w2_0 is renamed to adder_nbits_width32_select_w2_0_0.
[11/13 09:28:55    242s] Redefined module Saturation_Unit_0 is renamed to Saturation_Unit_0_0.
[11/13 09:28:55    242s] Redefined module Maxmin_Unit_Nb16_0_DW01_cmp6_0 is renamed to Maxmin_Unit_Nb16_0_DW01_cmp6_0_0.
[11/13 09:28:55    242s] Redefined module Maxmin_Unit_Nb16_0 is renamed to Maxmin_Unit_Nb16_0_0.
[11/13 09:28:55    242s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash0 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash0_0.
[11/13 09:28:55    242s] Redefined module Sat_n_round_1 is renamed to Sat_n_round_1_0.
[11/13 09:28:55    242s] Redefined module Sat_n_round_0 is renamed to Sat_n_round_0_0.
[11/13 09:28:55    242s] Redefined module scaler_DW_mult_tc_3 is renamed to scaler_DW_mult_tc_3_0.
[11/13 09:28:55    242s] Redefined module scaler_DW_mult_tc_2 is renamed to scaler_DW_mult_tc_2_0.
[11/13 09:28:55    242s] Redefined module scaler_DW_mult_tc_1 is renamed to scaler_DW_mult_tc_1_0.
[11/13 09:28:55    242s] Redefined module scaler_DW_mult_tc_4 is renamed to scaler_DW_mult_tc_4_0.
[11/13 09:28:55    242s] Redefined module scaler_DW_mult_tc_0 is renamed to scaler_DW_mult_tc_0_0.
[11/13 09:28:55    242s] Redefined module scaler is renamed to scaler_0.
[11/13 09:28:55    242s] Redefined module DPU is renamed to DPU_0.
[11/13 09:28:55    242s] Redefined module register_row_63 is renamed to register_row_63_0.
[11/13 09:28:55    242s] Redefined module register_row_62 is renamed to register_row_62_0.
[11/13 09:28:55    242s] Redefined module register_row_61 is renamed to register_row_61_0.
[11/13 09:28:55    242s] Redefined module register_row_60 is renamed to register_row_60_0.
[11/13 09:28:55    242s] Redefined module register_row_59 is renamed to register_row_59_0.
[11/13 09:28:55    242s] Redefined module register_row_58 is renamed to register_row_58_0.
[11/13 09:28:55    242s] Redefined module register_row_57 is renamed to register_row_57_0.
[11/13 09:28:55    242s] Redefined module register_row_56 is renamed to register_row_56_0.
[11/13 09:28:55    242s] Redefined module register_row_55 is renamed to register_row_55_0.
[11/13 09:28:55    242s] Redefined module register_row_54 is renamed to register_row_54_0.
[11/13 09:28:55    242s] Redefined module register_row_53 is renamed to register_row_53_0.
[11/13 09:28:55    242s] Redefined module register_row_52 is renamed to register_row_52_0.
[11/13 09:28:55    242s] Redefined module register_row_51 is renamed to register_row_51_0.
[11/13 09:28:55    242s] Redefined module register_row_50 is renamed to register_row_50_0.
[11/13 09:28:55    242s] Redefined module register_row_49 is renamed to register_row_49_0.
[11/13 09:28:55    242s] Redefined module register_row_48 is renamed to register_row_48_0.
[11/13 09:28:55    242s] Redefined module register_row_47 is renamed to register_row_47_0.
[11/13 09:28:55    242s] Redefined module register_row_46 is renamed to register_row_46_0.
[11/13 09:28:55    242s] Redefined module register_row_45 is renamed to register_row_45_0.
[11/13 09:28:55    242s] Redefined module register_row_44 is renamed to register_row_44_0.
[11/13 09:28:55    242s] Redefined module register_row_43 is renamed to register_row_43_0.
[11/13 09:28:55    242s] Redefined module register_row_42 is renamed to register_row_42_0.
[11/13 09:28:55    242s] Redefined module register_row_41 is renamed to register_row_41_0.
[11/13 09:28:55    242s] Redefined module register_row_40 is renamed to register_row_40_0.
[11/13 09:28:55    242s] Redefined module register_row_39 is renamed to register_row_39_0.
[11/13 09:28:55    242s] Redefined module register_row_38 is renamed to register_row_38_0.
[11/13 09:28:55    242s] Redefined module register_row_37 is renamed to register_row_37_0.
[11/13 09:28:55    242s] Redefined module register_row_36 is renamed to register_row_36_0.
[11/13 09:28:55    242s] Redefined module register_row_35 is renamed to register_row_35_0.
[11/13 09:28:55    242s] Redefined module register_row_34 is renamed to register_row_34_0.
[11/13 09:28:55    242s] Redefined module register_row_33 is renamed to register_row_33_0.
[11/13 09:28:55    242s] Redefined module register_row_32 is renamed to register_row_32_0.
[11/13 09:28:55    242s] Redefined module register_row_31 is renamed to register_row_31_0.
[11/13 09:28:55    242s] Redefined module register_row_30 is renamed to register_row_30_0.
[11/13 09:28:55    242s] Redefined module register_row_29 is renamed to register_row_29_0.
[11/13 09:28:55    242s] Redefined module register_row_28 is renamed to register_row_28_0.
[11/13 09:28:55    242s] Redefined module register_row_27 is renamed to register_row_27_0.
[11/13 09:28:55    242s] Redefined module register_row_26 is renamed to register_row_26_0.
[11/13 09:28:55    242s] Redefined module register_row_25 is renamed to register_row_25_0.
[11/13 09:28:55    242s] Redefined module register_row_24 is renamed to register_row_24_0.
[11/13 09:28:55    242s] Redefined module register_row_23 is renamed to register_row_23_0.
[11/13 09:28:55    242s] Redefined module register_row_22 is renamed to register_row_22_0.
[11/13 09:28:55    242s] Redefined module register_row_21 is renamed to register_row_21_0.
[11/13 09:28:55    242s] Redefined module register_row_20 is renamed to register_row_20_0.
[11/13 09:28:55    242s] Redefined module register_row_19 is renamed to register_row_19_0.
[11/13 09:28:55    242s] Redefined module register_row_18 is renamed to register_row_18_0.
[11/13 09:28:55    242s] Redefined module register_row_17 is renamed to register_row_17_0.
[11/13 09:28:55    242s] Redefined module register_row_16 is renamed to register_row_16_0.
[11/13 09:28:55    242s] Redefined module register_row_15 is renamed to register_row_15_0.
[11/13 09:28:55    242s] Redefined module register_row_14 is renamed to register_row_14_0.
[11/13 09:28:55    242s] Redefined module register_row_13 is renamed to register_row_13_0.
[11/13 09:28:55    242s] Redefined module register_row_12 is renamed to register_row_12_0.
[11/13 09:28:55    242s] Redefined module register_row_11 is renamed to register_row_11_0.
[11/13 09:28:55    242s] Redefined module register_row_10 is renamed to register_row_10_0.
[11/13 09:28:55    242s] Redefined module register_row_9 is renamed to register_row_9_0.
[11/13 09:28:55    242s] Redefined module register_row_8 is renamed to register_row_8_0.
[11/13 09:28:55    242s] Redefined module register_row_7 is renamed to register_row_7_0.
[11/13 09:28:55    242s] Redefined module register_row_6 is renamed to register_row_6_0.
[11/13 09:28:55    242s] Redefined module register_row_5 is renamed to register_row_5_0.
[11/13 09:28:55    242s] Redefined module register_row_4 is renamed to register_row_4_0.
[11/13 09:28:55    242s] Redefined module register_row_3 is renamed to register_row_3_0.
[11/13 09:28:55    242s] Redefined module register_row_2 is renamed to register_row_2_0.
[11/13 09:28:55    242s] Redefined module register_row_1 is renamed to register_row_1_0.
[11/13 09:28:55    242s] Redefined module register_row_0 is renamed to register_row_0_0.
[11/13 09:28:55    242s] Redefined module register_file is renamed to register_file_0.
[11/13 09:28:55    242s] Redefined module shadowReg_AGU_5 is renamed to shadowReg_AGU_5_0.
[11/13 09:28:55    242s] Redefined module shadowReg_AGU_4 is renamed to shadowReg_AGU_4_0.
[11/13 09:28:55    242s] Redefined module shadowReg_AGU_3 is renamed to shadowReg_AGU_3_0.
[11/13 09:28:55    242s] Redefined module shadowReg_AGU_2 is renamed to shadowReg_AGU_2_0.
[11/13 09:28:55    242s] Redefined module shadowReg_AGU_1 is renamed to shadowReg_AGU_1_0.
[11/13 09:28:55    242s] Redefined module shadowReg_AGU_0 is renamed to shadowReg_AGU_0_0.
[11/13 09:28:55    242s] Redefined module AGU_3_DW01_sub_0_DW01_sub_4 is renamed to AGU_3_DW01_sub_0_DW01_sub_4_0.
[11/13 09:28:55    242s] Redefined module AGU_3_DW01_add_0_DW01_add_8 is renamed to AGU_3_DW01_add_0_DW01_add_8_0.
[11/13 09:28:55    242s] Redefined module AGU_3_DW01_add_1_DW01_add_9 is renamed to AGU_3_DW01_add_1_DW01_add_9_0.
[11/13 09:28:55    242s] Redefined module AGU_3 is renamed to AGU_3_0.
[11/13 09:28:55    242s] Redefined module AGU_2_DW01_sub_0_DW01_sub_3 is renamed to AGU_2_DW01_sub_0_DW01_sub_3_0.
[11/13 09:28:55    242s] Redefined module AGU_2_DW01_add_0_DW01_add_6 is renamed to AGU_2_DW01_add_0_DW01_add_6_0.
[11/13 09:28:55    242s] Redefined module AGU_2_DW01_add_1_DW01_add_7 is renamed to AGU_2_DW01_add_1_DW01_add_7_0.
[11/13 09:28:55    242s] Redefined module AGU_2 is renamed to AGU_2_0.
[11/13 09:28:55    242s] Redefined module AGU_RFblock_1 is renamed to AGU_RFblock_1_0.
[11/13 09:28:55    242s] Redefined module AGU_1_DW01_sub_0_DW01_sub_2 is renamed to AGU_1_DW01_sub_0_DW01_sub_2_0.
[11/13 09:28:55    242s] Redefined module AGU_1_DW01_add_0_DW01_add_4 is renamed to AGU_1_DW01_add_0_DW01_add_4_0.
[11/13 09:28:55    242s] Redefined module AGU_1_DW01_add_1_DW01_add_5 is renamed to AGU_1_DW01_add_1_DW01_add_5_0.
[11/13 09:28:55    242s] Redefined module AGU_1 is renamed to AGU_1_0.
[11/13 09:28:55    242s] Redefined module AGU_0_DW01_sub_0_DW01_sub_1 is renamed to AGU_0_DW01_sub_0_DW01_sub_1_0.
[11/13 09:28:55    242s] Redefined module AGU_0_DW01_add_0_DW01_add_2 is renamed to AGU_0_DW01_add_0_DW01_add_2_0.
[11/13 09:28:55    242s] Redefined module AGU_0_DW01_add_1_DW01_add_3 is renamed to AGU_0_DW01_add_1_DW01_add_3_0.
[11/13 09:28:55    242s] Redefined module AGU_0 is renamed to AGU_0_0.
[11/13 09:28:55    242s] Redefined module AGU_RFblock_0 is renamed to AGU_RFblock_0_0.
[11/13 09:28:55    242s] Redefined module register_file_top is renamed to register_file_top_0.
[11/13 09:28:55    242s] Redefined module MTRF_cell is renamed to MTRF_cell_0.
[11/13 09:28:55    242s] Redefined module silego is renamed to silego_0.
[11/13 09:28:55    242s] Redefined module data_selector is renamed to data_selector_0.
[11/13 09:28:55    242s] Redefined module bus_selector is renamed to bus_selector_0.
[11/13 09:28:55    242s] Reading verilogBinary netlist '../phy/db/part/Silago_top.enc.dat/pnr/Silago_top.v.bin'.
[11/13 09:28:55    242s] Building hierarchical netlist for Cell Silago_top ...
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_top' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$addr_assign' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$silego' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$MTRF_cell' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_file_top' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$AGU_RFblock_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$AGU_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$AGU_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$shadowReg_AGU_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$shadowReg_AGU_2' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_file' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_2' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_4' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_5' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_6' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_7' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_botTueNov122034232024$register_row_8' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:28:55    242s] Type 'man IMPECO-560' for more detail.
[11/13 09:28:55    242s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[11/13 09:28:55    242s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:28:55    242s] *** Netlist is NOT unique.
[11/13 09:28:55    242s] Updating the floorplan ...
[11/13 09:28:55    242s] Change top cell from drra_wrapper to Silago_top.
[11/13 09:28:56    242s] Reading floorplan file - ../phy/db/part/Silago_top.enc.dat/pnr/Silago_top.fp.gz (mem = 3529.0M).
[11/13 09:28:56    243s] % Begin Load floorplan data ... (date=11/13 09:28:56, mem=2614.2M)
[11/13 09:28:56    243s] *info: reset 43618 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:28:56    243s] Set FPlanBox to (0 0 1200000 1199520)
[11/13 09:28:56    243s] Start create_tracks
[11/13 09:28:56    243s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:28:56    243s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:28:56    243s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:28:56    243s]  ... processed partition successfully.
[11/13 09:28:56    243s] Reading binary special route file ../phy/db/part/Silago_top.enc.dat/pnr/Silago_top.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:33:55 2024, version: 1)
[11/13 09:28:56    243s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2614.3M, current mem=2614.3M)
[11/13 09:28:56    243s] There are 58 nets with weight being set
[11/13 09:28:56    243s] There are 58 nets with bottomPreferredRoutingLayer being set
[11/13 09:28:56    243s] There are 58 nets with avoidDetour being set
[11/13 09:28:56    243s] Delete all existing relative floorplan constraints.
[11/13 09:28:56    243s] % End Load floorplan data ... (date=11/13 09:28:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=2614.4M, current mem=2614.4M)
[11/13 09:28:57    243s] Reading placement file - ../phy/db/part/Silago_top.enc.dat/pnr//Silago_top.place.gz.
[11/13 09:28:57    243s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:33:56 2024, version# 2) ...
[11/13 09:28:57    243s] Read Views for adaptive view pruning ...
[11/13 09:28:57    243s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:28:57    243s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3179.0M) ***
[11/13 09:28:57    243s] Total net length = 8.448e+05 (4.070e+05 4.378e+05) (ext = 4.012e+04)
[11/13 09:28:57    243s] Reading PG file ../phy/db/part/Silago_top.enc.dat/pnr//Silago_top.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Tue Nov 12 20:33:55 2024)
[11/13 09:28:57    243s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3179.0M) ***
[11/13 09:28:57    243s] Reading property file ../phy/db/part/Silago_top.enc.dat/pnr//Silago_top.prop
[11/13 09:28:57    243s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3179.0M) ***
[11/13 09:28:57    243s] Reading routing file - ../phy/db/part/Silago_top.enc.dat/pnr//Silago_top.route.gz.
[11/13 09:28:57    243s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:33:56 2024 Format: 20.1) ...
[11/13 09:28:58    244s] *** Total 42213 nets are successfully restored.
[11/13 09:28:58    244s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3179.0M) ***
[11/13 09:28:58    244s] Change top cell from Silago_top to drra_wrapper.
[11/13 09:28:58    244s] Flattening partition Silago_top.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[11] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[10] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[9] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[8] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[7] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[6] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[5] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[4] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[3] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[2] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[1] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[0] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:28:58    244s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:28:58    244s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:28:59    245s] Chip level rows are cut for partition [Silago_top] at boundary and are brought back from partition db.
[11/13 09:28:59    245s] Flatten partition clones of partition Silago_top.
[11/13 09:29:00    246s] Chip level rows are cut for partition [Silago_top] at boundary and are brought back from partition db.
[11/13 09:29:01    247s] Chip level rows are cut for partition [Silago_top] at boundary and are brought back from partition db.
[11/13 09:29:03    249s] Chip level rows are cut for partition [Silago_top] at boundary and are brought back from partition db.
[11/13 09:29:05    251s] Chip level rows are cut for partition [Silago_top] at boundary and are brought back from partition db.
[11/13 09:29:06    252s] Chip level rows are cut for partition [Silago_top] at boundary and are brought back from partition db.
[11/13 09:29:08    254s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:29:08    254s] 427 swires and 4621 svias were compressed
[11/13 09:29:08    254s] 190 swires and 301 svias were decompressed from small or sparse groups
[11/13 09:29:08    254s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_top.enc.dat/pnr//Silago_top.init' ...
[11/13 09:29:08    254s] #
[11/13 09:29:08    254s] # For new setDontUse flow and infrastructure
[11/13 09:29:08    254s] #
[11/13 09:29:08    254s] ### End verbose source output for '../phy/db/part/Silago_top.enc.dat/pnr//Silago_top.init'.
[11/13 09:29:08    254s] Start flatten ILMs from external command!

[11/13 09:29:08    254s] Multi-Corner mode Number of corners is 1
[11/13 09:29:09    254s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.2/mmmc/ilm_data/Silago_bot_left_corner/Silago_bot_left_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_best.spef.gz  for corner rc_best
[11/13 09:29:09    254s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.2/mmmc/ilm_data/Silago_bot_left_corner/Silago_bot_left_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_worst.spef.gz  for corner rc_worst
[11/13 09:29:09    254s] *** Switching instance Silago_bot_l_corner_inst_0_1 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_bot_inst_1_1 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_bot_inst_2_1 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_bot_inst_3_1 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_bot_inst_4_1 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_bot_inst_5_1 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_bot_inst_6_1 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_top_r_corner_inst_7_0 to ILM view...
[11/13 09:29:09    254s] *** Switching instance Silago_bot_r_corner_inst_7_1 to ILM view...
[11/13 09:29:09    254s] *Info: switch to global view
[11/13 09:29:10    254s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:29:11    255s] Restoring constraint mapping table...
[11/13 09:29:12    256s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_vrc9K7/modes/CM.sdc' ...
[11/13 09:29:12    256s] Current (total cpu=0:04:18, real=0:07:01, peak res=3430.5M, current mem=3430.3M)
[11/13 09:29:12    256s] drra_wrapper
[11/13 09:29:12    256s] INFO (CTE): Constraints read successfully.
[11/13 09:29:12    257s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3446.6M, current mem=3446.6M)
[11/13 09:29:12    257s] Current (total cpu=0:04:18, real=0:07:01, peak res=3446.6M, current mem=3446.6M)
[11/13 09:29:13    257s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_vrc9K7/modes/CM_AV_WC_RCWORST.sdc' ...
[11/13 09:29:13    257s] Current (total cpu=0:04:19, real=0:07:02, peak res=3446.6M, current mem=3446.6M)
[11/13 09:29:13    257s] drra_wrapper
[11/13 09:29:13    257s] INFO (CTE): Constraints read successfully.
[11/13 09:29:13    257s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3447.0M, current mem=3447.0M)
[11/13 09:29:13    257s] Current (total cpu=0:04:19, real=0:07:02, peak res=3447.0M, current mem=3447.0M)
[11/13 09:29:13    258s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_vrc9K7/views/AV_WC_RCWORST_latency.sdc' ...
[11/13 09:29:13    258s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_vrc9K7/views/AV_BC_RCBEST_latency.sdc' ...
[11/13 09:29:13    258s] Current (total cpu=0:04:19, real=0:07:02, peak res=3447.1M, current mem=3447.1M)
[11/13 09:29:17    261s] INFO (CTE): Constraints read successfully.
[11/13 09:29:17    262s] Ending "Constraint file reading stats" (total cpu=0:00:03.6, real=0:00:04.0, peak res=3476.1M, current mem=3476.1M)
[11/13 09:29:17    262s] Current (total cpu=0:04:23, real=0:07:06, peak res=3476.1M, current mem=3476.1M)
[11/13 09:29:17    262s] Current (total cpu=0:04:23, real=0:07:06, peak res=3476.1M, current mem=3476.1M)
[11/13 09:29:20    265s] INFO (CTE): Constraints read successfully.
[11/13 09:29:21    265s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:04.0, peak res=3477.9M, current mem=3477.9M)
[11/13 09:29:21    265s] Current (total cpu=0:04:27, real=0:07:10, peak res=3477.9M, current mem=3477.9M)
[11/13 09:29:21    265s] Current (total cpu=0:04:27, real=0:07:10, peak res=3477.9M, current mem=3477.9M)
[11/13 09:29:24    269s] INFO (CTE): Constraints read successfully.
[11/13 09:29:24    269s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=3479.8M, current mem=3479.8M)
[11/13 09:29:24    269s] Current (total cpu=0:04:30, real=0:07:13, peak res=3479.8M, current mem=3479.8M)
[11/13 09:29:24    269s] Current (total cpu=0:04:30, real=0:07:13, peak res=3479.8M, current mem=3479.8M)
[11/13 09:29:28    272s] INFO (CTE): Constraints read successfully.
[11/13 09:29:28    272s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:04.0, peak res=3481.7M, current mem=3481.7M)
[11/13 09:29:28    272s] Current (total cpu=0:04:34, real=0:07:17, peak res=3481.7M, current mem=3481.7M)
[11/13 09:29:28    272s] Current (total cpu=0:04:34, real=0:07:17, peak res=3481.7M, current mem=3481.7M)
[11/13 09:29:31    276s] INFO (CTE): Constraints read successfully.
[11/13 09:29:31    276s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=3483.3M, current mem=3483.3M)
[11/13 09:29:31    276s] Current (total cpu=0:04:37, real=0:07:20, peak res=3483.3M, current mem=3483.3M)
[11/13 09:29:31    276s] Current (total cpu=0:04:37, real=0:07:20, peak res=3483.3M, current mem=3483.3M)
[11/13 09:29:35    279s] INFO (CTE): Constraints read successfully.
[11/13 09:29:35    279s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:04.0, peak res=3488.6M, current mem=3488.6M)
[11/13 09:29:35    279s] Current (total cpu=0:04:41, real=0:07:24, peak res=3488.6M, current mem=3488.6M)
[11/13 09:29:35    280s] Current (total cpu=0:04:41, real=0:07:24, peak res=3488.6M, current mem=3488.6M)
[11/13 09:29:38    283s] INFO (CTE): Constraints read successfully.
[11/13 09:29:38    283s] Ending "Constraint file reading stats" (total cpu=0:00:03.3, real=0:00:03.0, peak res=3491.0M, current mem=3491.0M)
[11/13 09:29:38    283s] Current (total cpu=0:04:44, real=0:07:27, peak res=3491.0M, current mem=3491.0M)
[11/13 09:29:39    283s] Current (total cpu=0:04:45, real=0:07:28, peak res=3491.0M, current mem=3491.0M)
[11/13 09:29:42    286s] INFO (CTE): Constraints read successfully.
[11/13 09:29:42    287s] Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:03.0, peak res=3494.0M, current mem=3494.0M)
[11/13 09:29:42    287s] Current (total cpu=0:04:48, real=0:07:31, peak res=3494.0M, current mem=3494.0M)
[11/13 09:29:42    287s] Current (total cpu=0:04:48, real=0:07:31, peak res=3494.0M, current mem=3494.0M)
[11/13 09:29:46    290s] INFO (CTE): Constraints read successfully.
[11/13 09:29:46    290s] Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:04.0, peak res=3497.0M, current mem=3497.0M)
[11/13 09:29:46    290s] Current (total cpu=0:04:52, real=0:07:35, peak res=3497.0M, current mem=3497.0M)
[11/13 09:29:46    291s] Current (total cpu=0:04:52, real=0:07:35, peak res=3497.0M, current mem=3497.0M)
[11/13 09:29:47    292s] INFO (CTE): Constraints read successfully.
[11/13 09:29:48    292s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=3498.4M, current mem=3498.4M)
[11/13 09:29:48    292s] Current (total cpu=0:04:54, real=0:07:37, peak res=3498.4M, current mem=3498.4M)
[11/13 09:29:48    292s] Current (total cpu=0:04:54, real=0:07:37, peak res=3498.4M, current mem=3498.4M)
[11/13 09:29:49    294s] INFO (CTE): Constraints read successfully.
[11/13 09:29:49    294s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:01.0, peak res=3499.9M, current mem=3499.9M)
[11/13 09:29:50    294s] Current (total cpu=0:04:56, real=0:07:39, peak res=3499.9M, current mem=3499.9M)
[11/13 09:29:50    294s] Current (total cpu=0:04:56, real=0:07:39, peak res=3499.9M, current mem=3499.9M)
[11/13 09:29:51    296s] INFO (CTE): Constraints read successfully.
[11/13 09:29:51    296s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:01.0, peak res=3501.3M, current mem=3501.3M)
[11/13 09:29:51    296s] Current (total cpu=0:04:58, real=0:07:40, peak res=3501.3M, current mem=3501.3M)
[11/13 09:29:52    296s] Current (total cpu=0:04:58, real=0:07:41, peak res=3501.3M, current mem=3501.3M)
[11/13 09:29:53    298s] INFO (CTE): Constraints read successfully.
[11/13 09:29:53    298s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:01.0, peak res=3502.7M, current mem=3502.7M)
[11/13 09:29:53    298s] Current (total cpu=0:05:00, real=0:07:42, peak res=3502.7M, current mem=3502.7M)
[11/13 09:29:53    298s] Current (total cpu=0:05:00, real=0:07:42, peak res=3502.7M, current mem=3502.7M)
[11/13 09:29:55    300s] INFO (CTE): Constraints read successfully.
[11/13 09:29:55    300s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=3503.9M, current mem=3503.9M)
[11/13 09:29:55    300s] Current (total cpu=0:05:01, real=0:07:44, peak res=3503.9M, current mem=3503.9M)
[11/13 09:29:55    300s] Current (total cpu=0:05:02, real=0:07:44, peak res=3503.9M, current mem=3503.9M)
[11/13 09:29:57    302s] INFO (CTE): Constraints read successfully.
[11/13 09:29:57    302s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=3505.3M, current mem=3505.3M)
[11/13 09:29:57    302s] Current (total cpu=0:05:03, real=0:07:46, peak res=3505.3M, current mem=3505.3M)
[11/13 09:29:57    302s] Current (total cpu=0:05:03, real=0:07:46, peak res=3505.3M, current mem=3505.3M)
[11/13 09:29:59    304s] INFO (CTE): Constraints read successfully.
[11/13 09:29:59    304s] Ending "Constraint file reading stats" (total cpu=0:00:01.7, real=0:00:02.0, peak res=3506.7M, current mem=3506.7M)
[11/13 09:29:59    304s] Current (total cpu=0:05:05, real=0:07:48, peak res=3506.7M, current mem=3506.7M)
[11/13 09:29:59    304s] Current (total cpu=0:05:05, real=0:07:48, peak res=3506.7M, current mem=3506.7M)
[11/13 09:30:01    306s] INFO (CTE): Constraints read successfully.
[11/13 09:30:01    306s] Ending "Constraint file reading stats" (total cpu=0:00:02.0, real=0:00:02.0, peak res=3508.4M, current mem=3508.4M)
[11/13 09:30:01    306s] Current (total cpu=0:05:08, real=0:07:50, peak res=3508.4M, current mem=3508.4M)
[11/13 09:30:01    306s] Current (total cpu=0:05:08, real=0:07:50, peak res=3508.4M, current mem=3508.4M)
[11/13 09:30:03    308s] INFO (CTE): Constraints read successfully.
[11/13 09:30:03    308s] Ending "Constraint file reading stats" (total cpu=0:00:02.0, real=0:00:02.0, peak res=3510.0M, current mem=3510.0M)
[11/13 09:30:04    308s] Current (total cpu=0:05:10, real=0:07:53, peak res=3510.0M, current mem=3510.0M)
[11/13 09:30:04    308s] Current (total cpu=0:05:10, real=0:07:53, peak res=3510.0M, current mem=3510.0M)
[11/13 09:30:04    308s] INFO (CTE): Constraints read successfully.
[11/13 09:30:04    308s] WARNING (CTE-25): Line: 1, 2 of File /tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_vrc9K7/.viewLessIlmSdcFile.sdc : Skipped unsupported command: setPathGroupOptions
[11/13 09:30:04    308s] 
[11/13 09:30:04    308s] 
[11/13 09:30:04    308s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3510.4M, current mem=3510.4M)
[11/13 09:30:04    309s] Current (total cpu=0:05:10, real=0:07:53, peak res=3510.4M, current mem=3510.4M)
[11/13 09:30:04    309s] ** info: After switch to ILM view
[11/13 09:30:04    309s] ** info: there are 2466 modules.
[11/13 09:30:04    309s] ** info: there are 453845 stdCell insts.
[11/13 09:30:04    309s] ** info: there are 9 macros.
[11/13 09:30:04    309s] Flatten ILMs Successfully!

[11/13 09:30:04    309s] Ending "flatten_ilm" (total cpu=0:00:55.0, real=0:00:56.0, peak res=3510.4M, current mem=3510.4M)
[11/13 09:30:04    309s] *** assembleDesign summary ***
[11/13 09:30:04    309s] * Assembled 1 partition(s): Silago_top
[11/13 09:30:04    309s] * For the assembled partitions, 1 partition(s) have clones: Silago_top
[11/13 09:30:04    309s] * The design drra_wrapper contains 2 partition(s).
[11/13 09:30:04    309s] 
[11/13 09:30:04    309s] Trim Metal Layers:
[11/13 09:30:05    310s] LayerId::1 widthSet size::1
[11/13 09:30:05    310s] LayerId::2 widthSet size::1
[11/13 09:30:05    310s] LayerId::3 widthSet size::1
[11/13 09:30:05    310s] LayerId::4 widthSet size::1
[11/13 09:30:05    310s] LayerId::5 widthSet size::1
[11/13 09:30:05    310s] LayerId::6 widthSet size::1
[11/13 09:30:05    310s] LayerId::7 widthSet size::1
[11/13 09:30:05    310s] LayerId::8 widthSet size::1
[11/13 09:30:05    310s] LayerId::9 widthSet size::1
[11/13 09:30:05    310s] eee: pegSigSF::1.070000
[11/13 09:30:05    310s] Updating RC grid for preRoute extraction ...
[11/13 09:30:05    310s] Initializing multi-corner resistance tables ...
[11/13 09:30:05    310s] eee: l::1 avDens::0.149110 usedTrk::70540.329774 availTrk::473075.974737 sigTrk::70540.329774
[11/13 09:30:05    310s] eee: l::2 avDens::0.221002 usedTrk::79635.072623 availTrk::360335.894338 sigTrk::79635.072623
[11/13 09:30:05    310s] eee: l::3 avDens::0.251523 usedTrk::100918.674637 availTrk::401231.176770 sigTrk::100918.674637
[11/13 09:30:05    310s] eee: l::4 avDens::0.213141 usedTrk::72880.362516 availTrk::341934.405606 sigTrk::72880.362516
[11/13 09:30:05    310s] eee: l::5 avDens::0.161492 usedTrk::55131.159331 availTrk::341386.058788 sigTrk::55131.159331
[11/13 09:30:05    310s] eee: l::6 avDens::0.140230 usedTrk::28524.692051 availTrk::203413.556974 sigTrk::28524.692051
[11/13 09:30:05    310s] eee: l::7 avDens::0.134003 usedTrk::13772.539673 availTrk::102777.912807 sigTrk::13772.539673
[11/13 09:30:05    310s] eee: l::8 avDens::0.141461 usedTrk::1714.952385 availTrk::12123.167917 sigTrk::1714.952385
[11/13 09:30:05    310s] eee: l::9 avDens::0.219657 usedTrk::1702.947622 availTrk::7752.775546 sigTrk::1702.947622
[11/13 09:30:05    310s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:30:05    310s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.322761 uaWl=1.000000 uaWlH=0.468971 aWlH=0.000000 lMod=0 pMax=0.873700 pMod=80 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:30:08    313s] 
[11/13 09:30:08    313s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:30:08    313s] Severity  ID               Count  Summary                                  
[11/13 09:30:08    313s] WARNING   IMPDB-2078        3648  Output pin %s of instance %s is connecte...
[11/13 09:30:08    313s] WARNING   IMPECO-560         176  The netlist is not unique, because the m...
[11/13 09:30:08    313s] *** Message Summary: 3824 warning(s), 0 error(s)
[11/13 09:30:08    313s] 
[11/13 09:30:08    313s] #% End assemble_design (date=11/13 09:30:08, total cpu=0:01:26, real=0:01:28, peak res=3526.5M, current mem=3526.4M)
[11/13 09:30:08    313s] @ilmView 12> gui_select -rect {2699.06350 -447.34450 1186.89100 1736.11900}
[11/13 09:31:15    373s] @ilmView 13> set_layer_preference M2 -is_visible 0
[11/13 09:31:51    408s] @ilmView 14> set_layer_preference M1 -is_visible 0
[11/13 09:31:59    412s] @ilmView 15> set_layer_preference M1 -is_visible 1
[11/13 09:32:17    419s] @ilmView 16> set_layer_preference M1 -is_visible 0
[11/13 09:32:19    421s] @ilmView 17> set_layer_preference M1 -is_visible 1
[11/13 09:32:22    423s] @ilmView 18> set_layer_preference M2 -is_visible 1
[11/13 09:32:25    426s] @ilmView 19> set_layer_preference M2 -is_visible 0
[11/13 09:32:28    429s] @ilmView 20> set_layer_preference M2 -is_visible 1
[11/13 09:32:29    431s] @ilmView 21> set_layer_preference M2 -is_visible 0
[11/13 09:32:45    440s] @ilmView 22> set_layer_preference M1 -is_visible 0
[11/13 09:32:49    443s] @ilmView 23> set_layer_preference M1 -is_visible 1
[11/13 09:32:51    445s] @ilmView 24> set_layer_preference M2 -is_visible 1
[11/13 09:32:58    448s] @ilmView 25> set_layer_preference M2 -is_visible 0
[11/13 09:33:00    449s] @ilmView 26> set_layer_preference M2 -is_visible 1
[11/13 09:33:02    451s] @ilmView 27> set_layer_preference M2 -is_visible 0
[11/13 09:33:12    455s] @ilmView 28> set_layer_preference M1 -is_visible 0
[11/13 09:33:15    457s] @ilmView 29> set_layer_preference M1 -is_visible 1
[11/13 09:33:19    459s] @ilmView 30> set_layer_preference M1 -is_visible 0
[11/13 09:33:22    462s] @ilmView 31> set_layer_preference M1 -is_visible 1
[11/13 09:33:24    463s] @ilmView 32> set_layer_preference M1 -is_visible 0
[11/13 09:33:26    465s] @ilmView 33> set_layer_preference M1 -is_visible 1
[11/13 09:33:55    487s] @ilmView 34> set_layer_preference M1 -is_visible 0
[11/13 09:34:02    490s] @ilmView 35> set_layer_preference M2 -is_visible 1
[11/13 09:34:05    492s] @ilmView 36> set_layer_preference M2 -is_visible 0
[11/13 09:34:08    494s] @ilmView 37> set_layer_preference M2 -is_visible 1
[11/13 09:34:15    497s] @ilmView 38> set_layer_preference M1 -is_visible 1
[11/13 09:34:28    502s] @ilmView 39> assemble_design -block_dir ../phy/db/part/Silago_bot_left_corner.enc.dat/pnr/ -encounter_format
#% Begin assemble_design (date=11/13 09:35:03, mem=3552.0M)
[11/13 09:35:04    513s] Start unflatten ILMs from external command!

[11/13 09:35:04    513s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:35:19    528s] Saving constraint mapping table
[11/13 09:35:21    530s] *Info: switch to top level view
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[11] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[10] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[9] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[8] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[7] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[6] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[5] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[4] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[3] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[2] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[1] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_0_right[0] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_1[3][0][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[15] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[14] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[13] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_0_right[12] of instance Silago_bot_l_corner_inst_0_1 is connected to ground net h_bus_dpu_seg_0[3][0][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:21    530s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:35:21    530s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:35:21    530s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:35:21    530s] Restoring constraint mapping table...
[11/13 09:35:21    530s] Clean up Top Level RC Database ....
[11/13 09:35:21    530s] Deleting spef ILM setup ...
[11/13 09:35:21    530s] Unflatten ILMs Successfully!

[11/13 09:35:21    530s] Ending "unflatten_ilm" (total cpu=0:00:17.7, real=0:00:17.0, peak res=3657.5M, current mem=3652.5M)
[11/13 09:35:22    531s] *Info: unbind inst Silago_bot_l_corner_inst_0_1 from cell Silago_bot_left_corner (flat cell Silago_bot_left_corner)
[11/13 09:35:22    531s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//root.init' ...
[11/13 09:35:22    531s] @if {![namespace exists ::IMEX]} { namespace eval ::IMEX {} }
[11/13 09:35:22    531s] @set ::IMEX::dataVar [file dirname [file normalize [info script]]]
[11/13 09:35:22    531s] @set ::IMEX::libVar ${::IMEX::dataVar}/libs
[11/13 09:35:22    531s] 
[11/13 09:35:22    531s] ###############################################################
[11/13 09:35:22    531s] #  Generated by:      Cadence Innovus 21.19-s058_1
[11/13 09:35:22    531s] #  OS:                Linux x86_64(Host ID 5a3954e7b043)
[11/13 09:35:22    531s] #  Generated on:      Tue Nov 12 20:35:40 2024
[11/13 09:35:22    531s] #  Design:            Silago_bot_left_corner
[11/13 09:35:22    531s] #  Command:           write_db ./pnr/
[11/13 09:35:22    531s] ###############################################################
[11/13 09:35:22    531s] #
[11/13 09:35:22    531s] # Version 1.1
[11/13 09:35:22    531s] #
[11/13 09:35:22    531s] 
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_analysis_type single
[11/13 09:35:22    531s] @::db::check_and_set_root_attr _timing_constraint_enable_efficient_constant_update true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr delaycal_default_net_delay 1000ps
[11/13 09:35:22    531s] @::db::check_and_set_root_attr delaycal_default_net_load 0.5pf
[11/13 09:35:22    531s] @::db::check_and_set_root_attr delaycal_default_net_load_ignore_for_ilm 0
[11/13 09:35:22    531s] @::db::check_and_set_root_attr delaycal_input_transition_delay 0.1ps
[11/13 09:35:22    531s] @::db::check_and_set_root_attr delaycal_socv_accuracy_mode low
[11/13 09:35:22    531s] @::db::check_and_set_root_attr delaycal_use_default_delay_limit 1000
[11/13 09:35:22    531s] @::db::check_and_set_root_attr delaycal_use_elmore_delay_upper_threshold 10.0
[11/13 09:35:22    531s] @::db::check_and_set_root_attr distributed_client_message_echo 1
[11/13 09:35:22    531s] @::db::check_and_set_root_attr distributed_mmmc_disable_reports_auto_redirection 0
[11/13 09:35:22    531s] @::db::check_and_set_root_attr enable_ilm_dual_view_gui_and_attribute true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr extract_rc_shrink_factor 1.0
[11/13 09:35:22    531s] @::db::check_and_set_root_attr floorplan_default_site core
[11/13 09:35:22    531s] @::db::check_and_set_root_attr floorplan_is_max_io_height 0
[11/13 09:35:22    531s] @::db::check_and_set_root_attr floorplan_vertical_row 0
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_db_has_new_dont_preserves true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_delete_floating_hnets false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_design_netlist_type Verilog
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_ground_nets VSS
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_ignore_pg_pin_polarity_check {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_keep_empty_modules true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_lef_files ${::IMEX::libVar}/lef/tcbn90g_9lm.lef
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_mmmc_files [list ${::IMEX::dataVar}/viewDefinition.tcl]
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_mmmc_version 2
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_netlist_files ${::IMEX::dataVar}/Silago_bot_left_corner.v.bin
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_abstract_views {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_default_rule {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_design_cell {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_design_lib {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_design_view {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_layout_views {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_ref_libs {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_search_libs *
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_special_rule {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_oa_tech_lib {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_power_nets VDD
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_read_netlist_allow_port_mismatch false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_read_netlist_allow_undefined_cells true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_read_netlist_files ../syn/db//drra_wrapper.v
[11/13 09:35:22    531s] @::db::check_and_set_root_attr init_read_netlist_tolerate_port_mismatch false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr latch_time_borrow_mode max_borrow
[11/13 09:35:22    531s] @::db::check_and_set_root_attr metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr pvs_fill_data {}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr read_db_tool_name Innovus
[11/13 09:35:22    531s] @::db::check_and_set_root_attr read_db_version 21.19-s058_1
[11/13 09:35:22    531s] @::db::check_and_set_root_attr read_physical_check_colored_shape false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr si_delay_separate_on_data true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr source_verbose true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_allow_useful_skew_latency_per_view true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_analysis_clock_propagation_mode sdc_control
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_analysis_clock_source_paths true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_analysis_honor_active_logic_view false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_case_analysis_for_sequential_propagation false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_constraint_enable_efficient_constant_update true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_constraint_enable_group_path_resetting true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_constraint_enable_write_exception_line_limit true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_continue_on_error false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_cppr_self_loop_mode true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_disable_backward_compatible_restore_clock_net_marking false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_disable_library_data_to_data_checks true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_disable_user_data_to_data_checks true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_enable_latch_borrow_mode_for_si_snalysis true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_enable_path_group_priority true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_enable_separate_device_slew_effect_sensitivities false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_library_ca_derate_data_consistency false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_property_enable_filter_mt_after_timing_update true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_report_create_flat_cte_pin_during_get_property false
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_report_enable_auto_column_width true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_report_enable_novus_format true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_report_fields {timing_point flags arc edge cell fanout transition delay arrival}
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_report_retime_formatting_mode retime_replace
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_save_source_latency_per_view 1
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_time_unit none
[11/13 09:35:22    531s] @::db::check_and_set_root_attr timing_use_latch_time_borrow true
[11/13 09:35:22    531s] @::db::check_and_set_root_attr write_def_hierarchy_delimiter /
[11/13 09:35:22    531s] @set ::CTE::timing_binary_constraint_incompatible_db_saved 1
[11/13 09:35:22    531s] @set ::CTE::timing_constraint_binary_compatibility_21_1_saved 1
[11/13 09:35:22    531s] @set ::DelayCal::PersistentAaeDataExist 1
[11/13 09:35:22    531s] @set ::MSV::initSNetPrimarySNetDone 1
[11/13 09:35:22    531s] @set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/13 09:35:22    531s] @set conf_ioOri {R0}
[11/13 09:35:22    531s] @set conf_row_height 2.52
[11/13 09:35:22    531s] @set dbgDBHasNoSingleInstGNC 1
[11/13 09:35:22    531s] @set dbgDBHasPGConnFile 1
[11/13 09:35:22    531s] @set dbgDualViewAwareXTree 1
[11/13 09:35:22    531s] @set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/13 09:35:22    531s] @set dbgSavedDesignHasNewPreserves 1
[11/13 09:35:22    531s] @set dbgSupportPGTermUdm 1
[11/13 09:35:22    531s] @set dcgHonorSignalNetNDR 1
[11/13 09:35:22    531s] @set distributed_client_message_echo {1}
[11/13 09:35:22    531s] @set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
[11/13 09:35:22    531s] @set edi_pe::pegUnassignedWHLRatio 0.3796
[11/13 09:35:22    531s] @set edi_pe::pegWeightMultiplier2ForHLS 1.75
[11/13 09:35:22    531s] @set edi_pe::pegWireCapacityRatio 0.7
[11/13 09:35:22    531s] @set enable_ilm_dual_view_gui_and_attribute 1
[11/13 09:35:22    531s] @set floorplan_default_site {core}
[11/13 09:35:22    531s] @set fpIsMaxIoHeight 0
[11/13 09:35:22    531s] @set fp_core_height 599.76
[11/13 09:35:22    531s] @set fp_core_width 600
[11/13 09:35:22    531s] @set gpsPrivate::oigCGFixOutOfCoreChannels 1
[11/13 09:35:22    531s] @set gpsPrivate::oigPBAwareTopoMode 23
[11/13 09:35:22    531s] @set gpsPrivate::oigTopoBCMode 0
[11/13 09:35:22    531s] @set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[11/13 09:35:22    531s] @set gpsPrivate::oigUseNewMaxBufDistAPI 1
[11/13 09:35:22    531s] @set groute_exp_td_std_delay 22.8
[11/13 09:35:22    531s] @set init_mmmc_version 2
[11/13 09:35:22    531s] @set init_state {timing_initialized}
[11/13 09:35:22    531s] @set init_verilog [list ${::IMEX::dataVar}/Silago_bot_left_corner.v.bin]
[11/13 09:35:22    531s] @set latch_time_borrow_mode max_borrow
[11/13 09:35:22    531s] @set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:35:22    531s] @set pegDefaultResScaleFactor 1
[11/13 09:35:22    531s] @set pegDetailResScaleFactor 1
[11/13 09:35:22    531s] @set pegEnableDualViewForTQuantus 1
[11/13 09:35:22    531s] @set ptngDBHasNoSingleInstGNC 1
[11/13 09:35:22    531s] @set report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:35:22    531s] @set spgEnableMacroLayerMaskShift 1
[11/13 09:35:22    531s] @set spgLimitedSearchRadius 1
[11/13 09:35:22    531s] @set spgPersistentPaddingSavedInGP 1
[11/13 09:35:22    531s] @set spgTweakSwapNumGroup 6
[11/13 09:35:22    531s] @set spgUnflattenIlmInCheckPlace 2
[11/13 09:35:22    531s] @set timing_allow_useful_skew_latency_per_view 1
[11/13 09:35:22    531s] @set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/13 09:35:22    531s] @set timing_library_ca_derate_data_consistency 0
[11/13 09:35:22    531s] @set timing_property_enable_filter_mt_after_timing_update 1
[11/13 09:35:22    531s] @set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:35:22    531s] @set timing_report_create_flat_cte_pin_during_get_property 0
[11/13 09:35:22    531s] @set timing_report_enable_auto_column_width 1
[11/13 09:35:22    531s] @set timing_report_enable_novus_format 1
[11/13 09:35:22    531s] @set trgGlbOverflowPctV 0.00175799
[11/13 09:35:22    531s] @set ttgWrSetupHoldVirClk 1
[11/13 09:35:22    531s] ### End verbose source output for '../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//root.init'.
[11/13 09:35:22    531s] Keeping previous port order for module Silago_bot_left_corner.
[11/13 09:35:22    531s] Redefined module cell_config_swb is renamed to cell_config_swb_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_11 is renamed to InputMux_BW16_M5_11_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_10 is renamed to InputMux_BW16_M5_10_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_9 is renamed to InputMux_BW16_M5_9_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_8 is renamed to InputMux_BW16_M5_8_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_7 is renamed to InputMux_BW16_M5_7_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_6 is renamed to InputMux_BW16_M5_6_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_5 is renamed to InputMux_BW16_M5_5_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_4 is renamed to InputMux_BW16_M5_4_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_3 is renamed to InputMux_BW16_M5_3_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_2 is renamed to InputMux_BW16_M5_2_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_1 is renamed to InputMux_BW16_M5_1_1.
[11/13 09:35:22    531s] Redefined module InputMux_BW16_M5_0 is renamed to InputMux_BW16_M5_0_1.
[11/13 09:35:22    531s] Redefined module switchbox_BW16_M5 is renamed to switchbox_BW16_M5_1.
[11/13 09:35:22    531s] Redefined module priorityComponent_No_Select2_1 is renamed to priorityComponent_No_Select2_1_1.
[11/13 09:35:22    531s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1_1.
[11/13 09:35:22    531s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1_1.
[11/13 09:35:22    531s] Redefined module priorityComponent_No_Select2_0 is renamed to priorityComponent_No_Select2_0_1.
[11/13 09:35:22    531s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0_1.
[11/13 09:35:22    531s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0_1.
[11/13 09:35:22    531s] Redefined module autoloop_DW01_add_0_DW01_add_33 is renamed to autoloop_DW01_add_0_DW01_add_33_1.
[11/13 09:35:22    531s] Redefined module autoloop_DW01_add_1_DW01_add_34 is renamed to autoloop_DW01_add_1_DW01_add_34_1.
[11/13 09:35:22    531s] Redefined module autoloop_DW01_add_2_DW01_add_35 is renamed to autoloop_DW01_add_2_DW01_add_35_1.
[11/13 09:35:22    531s] Redefined module autoloop_DW01_add_3_DW01_add_36 is renamed to autoloop_DW01_add_3_DW01_add_36_1.
[11/13 09:35:22    531s] Redefined module autoloop is renamed to autoloop_1.
[11/13 09:35:22    531s] Redefined module RACCU_DW01_sub_0_DW01_sub_10 is renamed to RACCU_DW01_sub_0_DW01_sub_10_1.
[11/13 09:35:22    531s] Redefined module RACCU_DW01_add_0_DW01_add_32 is renamed to RACCU_DW01_add_0_DW01_add_32_1.
[11/13 09:35:22    531s] Redefined module RACCU is renamed to RACCU_1.
[11/13 09:35:22    531s] Redefined module RaccuRF is renamed to RaccuRF_1.
[11/13 09:35:22    531s] Redefined module RaccuAndLoop is renamed to RaccuAndLoop_1.
[11/13 09:35:22    531s] Redefined module sequencer_DW01_inc_1_DW01_inc_37 is renamed to sequencer_DW01_inc_1_DW01_inc_37_1.
[11/13 09:35:22    531s] Redefined module sequencer is renamed to sequencer_1.
[11/13 09:35:22    531s] Redefined module shadowReg is renamed to shadowReg_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35 is renamed to twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_4 is renamed to twos_compl_b_width16_4_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34 is renamed to twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_3 is renamed to twos_compl_b_width16_3_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33 is renamed to twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_2 is renamed to twos_compl_b_width16_2_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32 is renamed to twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_1 is renamed to twos_compl_b_width16_1_1.
[11/13 09:35:22    531s] Redefined module divider_pipe_DW_div_6 is renamed to divider_pipe_DW_div_6_1.
[11/13 09:35:22    531s] Redefined module divider_pipe_DW_div_pipe_0 is renamed to divider_pipe_DW_div_pipe_0_1.
[11/13 09:35:22    531s] Redefined module divider_pipe is renamed to divider_pipe_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31 is renamed to twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31_1.
[11/13 09:35:22    531s] Redefined module twos_compl_b_width16_0 is renamed to twos_compl_b_width16_0_1.
[11/13 09:35:22    531s] Redefined module Q_format_n_to_one_Nb16_frac_part11_out_fp11 is renamed to Q_format_n_to_one_Nb16_frac_part11_out_fp11_1.
[11/13 09:35:22    531s] Redefined module offset_gen_Nb16_frac_part_lut11 is renamed to offset_gen_Nb16_frac_part_lut11_1.
[11/13 09:35:22    531s] Redefined module Squash_Unit_Nb16_frac_part11 is renamed to Squash_Unit_Nb16_frac_part11_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20 is renamed to adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21 is renamed to adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22 is renamed to adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23 is renamed to adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_1 is renamed to adder_nbits_width32_select_w2_1_1.
[11/13 09:35:22    531s] Redefined module Saturation_Unit_1 is renamed to Saturation_Unit_1_1.
[11/13 09:35:22    531s] Redefined module Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1 is renamed to Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_1.
[11/13 09:35:22    531s] Redefined module Maxmin_Unit_Nb16_1 is renamed to Maxmin_Unit_Nb16_1_1.
[11/13 09:35:22    531s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash1 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash1_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_1.
[11/13 09:35:22    531s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10 is renamed to adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11 is renamed to adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12 is renamed to adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13 is renamed to adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_1.
[11/13 09:35:22    531s] Redefined module adder_nbits_width32_select_w2_0 is renamed to adder_nbits_width32_select_w2_0_1.
[11/13 09:35:22    531s] Redefined module Saturation_Unit_0 is renamed to Saturation_Unit_0_1.
[11/13 09:35:22    531s] Redefined module Maxmin_Unit_Nb16_0_DW01_cmp6_0 is renamed to Maxmin_Unit_Nb16_0_DW01_cmp6_0_1.
[11/13 09:35:22    531s] Redefined module Maxmin_Unit_Nb16_0 is renamed to Maxmin_Unit_Nb16_0_1.
[11/13 09:35:22    531s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash0 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash0_1.
[11/13 09:35:22    531s] Redefined module Sat_n_round_1 is renamed to Sat_n_round_1_1.
[11/13 09:35:22    531s] Redefined module Sat_n_round_0 is renamed to Sat_n_round_0_1.
[11/13 09:35:22    531s] Redefined module scaler_DW_mult_tc_3 is renamed to scaler_DW_mult_tc_3_1.
[11/13 09:35:22    531s] Redefined module scaler_DW_mult_tc_2 is renamed to scaler_DW_mult_tc_2_1.
[11/13 09:35:22    531s] Redefined module scaler_DW_mult_tc_1 is renamed to scaler_DW_mult_tc_1_1.
[11/13 09:35:22    531s] Redefined module scaler_DW_mult_tc_4 is renamed to scaler_DW_mult_tc_4_1.
[11/13 09:35:22    531s] Redefined module scaler_DW_mult_tc_0 is renamed to scaler_DW_mult_tc_0_1.
[11/13 09:35:22    531s] Redefined module scaler is renamed to scaler_1.
[11/13 09:35:22    531s] Redefined module DPU is renamed to DPU_1.
[11/13 09:35:22    531s] Redefined module register_row_63 is renamed to register_row_63_1.
[11/13 09:35:22    531s] Redefined module register_row_62 is renamed to register_row_62_1.
[11/13 09:35:22    531s] Redefined module register_row_61 is renamed to register_row_61_1.
[11/13 09:35:22    531s] Redefined module register_row_60 is renamed to register_row_60_1.
[11/13 09:35:22    531s] Redefined module register_row_59 is renamed to register_row_59_1.
[11/13 09:35:22    531s] Redefined module register_row_58 is renamed to register_row_58_1.
[11/13 09:35:22    531s] Redefined module register_row_57 is renamed to register_row_57_1.
[11/13 09:35:22    531s] Redefined module register_row_56 is renamed to register_row_56_1.
[11/13 09:35:22    531s] Redefined module register_row_55 is renamed to register_row_55_1.
[11/13 09:35:22    531s] Redefined module register_row_54 is renamed to register_row_54_1.
[11/13 09:35:22    531s] Redefined module register_row_53 is renamed to register_row_53_1.
[11/13 09:35:22    531s] Redefined module register_row_52 is renamed to register_row_52_1.
[11/13 09:35:22    531s] Redefined module register_row_51 is renamed to register_row_51_1.
[11/13 09:35:22    531s] Redefined module register_row_50 is renamed to register_row_50_1.
[11/13 09:35:22    531s] Redefined module register_row_49 is renamed to register_row_49_1.
[11/13 09:35:22    531s] Redefined module register_row_48 is renamed to register_row_48_1.
[11/13 09:35:22    531s] Redefined module register_row_47 is renamed to register_row_47_1.
[11/13 09:35:22    531s] Redefined module register_row_46 is renamed to register_row_46_1.
[11/13 09:35:22    531s] Redefined module register_row_45 is renamed to register_row_45_1.
[11/13 09:35:22    531s] Redefined module register_row_44 is renamed to register_row_44_1.
[11/13 09:35:22    531s] Redefined module register_row_43 is renamed to register_row_43_1.
[11/13 09:35:22    531s] Redefined module register_row_42 is renamed to register_row_42_1.
[11/13 09:35:22    531s] Redefined module register_row_41 is renamed to register_row_41_1.
[11/13 09:35:22    531s] Redefined module register_row_40 is renamed to register_row_40_1.
[11/13 09:35:22    531s] Redefined module register_row_39 is renamed to register_row_39_1.
[11/13 09:35:22    531s] Redefined module register_row_38 is renamed to register_row_38_1.
[11/13 09:35:22    531s] Redefined module register_row_37 is renamed to register_row_37_1.
[11/13 09:35:22    531s] Redefined module register_row_36 is renamed to register_row_36_1.
[11/13 09:35:22    531s] Redefined module register_row_35 is renamed to register_row_35_1.
[11/13 09:35:22    531s] Redefined module register_row_34 is renamed to register_row_34_1.
[11/13 09:35:22    531s] Redefined module register_row_33 is renamed to register_row_33_1.
[11/13 09:35:22    531s] Redefined module register_row_32 is renamed to register_row_32_1.
[11/13 09:35:22    531s] Redefined module register_row_31 is renamed to register_row_31_1.
[11/13 09:35:22    531s] Redefined module register_row_30 is renamed to register_row_30_1.
[11/13 09:35:22    531s] Redefined module register_row_29 is renamed to register_row_29_1.
[11/13 09:35:22    531s] Redefined module register_row_28 is renamed to register_row_28_1.
[11/13 09:35:22    531s] Redefined module register_row_27 is renamed to register_row_27_1.
[11/13 09:35:22    531s] Redefined module register_row_26 is renamed to register_row_26_1.
[11/13 09:35:22    531s] Redefined module register_row_25 is renamed to register_row_25_1.
[11/13 09:35:22    531s] Redefined module register_row_24 is renamed to register_row_24_1.
[11/13 09:35:22    531s] Redefined module register_row_23 is renamed to register_row_23_1.
[11/13 09:35:22    531s] Redefined module register_row_22 is renamed to register_row_22_1.
[11/13 09:35:22    531s] Redefined module register_row_21 is renamed to register_row_21_1.
[11/13 09:35:22    531s] Redefined module register_row_20 is renamed to register_row_20_1.
[11/13 09:35:22    531s] Redefined module register_row_19 is renamed to register_row_19_1.
[11/13 09:35:22    531s] Redefined module register_row_18 is renamed to register_row_18_1.
[11/13 09:35:22    531s] Redefined module register_row_17 is renamed to register_row_17_1.
[11/13 09:35:22    531s] Redefined module register_row_16 is renamed to register_row_16_1.
[11/13 09:35:22    531s] Redefined module register_row_15 is renamed to register_row_15_1.
[11/13 09:35:22    531s] Redefined module register_row_14 is renamed to register_row_14_1.
[11/13 09:35:22    531s] Redefined module register_row_13 is renamed to register_row_13_1.
[11/13 09:35:22    531s] Redefined module register_row_12 is renamed to register_row_12_1.
[11/13 09:35:22    531s] Redefined module register_row_11 is renamed to register_row_11_1.
[11/13 09:35:22    531s] Redefined module register_row_10 is renamed to register_row_10_1.
[11/13 09:35:22    531s] Redefined module register_row_9 is renamed to register_row_9_1.
[11/13 09:35:22    531s] Redefined module register_row_8 is renamed to register_row_8_1.
[11/13 09:35:22    531s] Redefined module register_row_7 is renamed to register_row_7_1.
[11/13 09:35:22    531s] Redefined module register_row_6 is renamed to register_row_6_1.
[11/13 09:35:22    531s] Redefined module register_row_5 is renamed to register_row_5_1.
[11/13 09:35:22    531s] Redefined module register_row_4 is renamed to register_row_4_1.
[11/13 09:35:22    531s] Redefined module register_row_3 is renamed to register_row_3_1.
[11/13 09:35:22    531s] Redefined module register_row_2 is renamed to register_row_2_1.
[11/13 09:35:22    531s] Redefined module register_row_1 is renamed to register_row_1_1.
[11/13 09:35:22    531s] Redefined module register_row_0 is renamed to register_row_0_1.
[11/13 09:35:22    531s] Redefined module register_file is renamed to register_file_1.
[11/13 09:35:22    531s] Redefined module shadowReg_AGU_5 is renamed to shadowReg_AGU_5_1.
[11/13 09:35:22    531s] Redefined module shadowReg_AGU_4 is renamed to shadowReg_AGU_4_1.
[11/13 09:35:22    531s] Redefined module shadowReg_AGU_3 is renamed to shadowReg_AGU_3_1.
[11/13 09:35:22    531s] Redefined module shadowReg_AGU_2 is renamed to shadowReg_AGU_2_1.
[11/13 09:35:22    531s] Redefined module shadowReg_AGU_1 is renamed to shadowReg_AGU_1_1.
[11/13 09:35:22    531s] Redefined module shadowReg_AGU_0 is renamed to shadowReg_AGU_0_1.
[11/13 09:35:22    531s] Redefined module AGU_3_DW01_sub_0_DW01_sub_4 is renamed to AGU_3_DW01_sub_0_DW01_sub_4_1.
[11/13 09:35:22    531s] Redefined module AGU_3_DW01_add_0_DW01_add_8 is renamed to AGU_3_DW01_add_0_DW01_add_8_1.
[11/13 09:35:22    531s] Redefined module AGU_3_DW01_add_1_DW01_add_9 is renamed to AGU_3_DW01_add_1_DW01_add_9_1.
[11/13 09:35:22    531s] Redefined module AGU_3 is renamed to AGU_3_1.
[11/13 09:35:22    531s] Redefined module AGU_2_DW01_sub_0_DW01_sub_3 is renamed to AGU_2_DW01_sub_0_DW01_sub_3_1.
[11/13 09:35:22    531s] Redefined module AGU_2_DW01_add_0_DW01_add_6 is renamed to AGU_2_DW01_add_0_DW01_add_6_1.
[11/13 09:35:22    531s] Redefined module AGU_2_DW01_add_1_DW01_add_7 is renamed to AGU_2_DW01_add_1_DW01_add_7_1.
[11/13 09:35:22    531s] Redefined module AGU_2 is renamed to AGU_2_1.
[11/13 09:35:22    531s] Redefined module AGU_RFblock_1 is renamed to AGU_RFblock_1_1.
[11/13 09:35:22    531s] Redefined module AGU_1_DW01_sub_0_DW01_sub_2 is renamed to AGU_1_DW01_sub_0_DW01_sub_2_1.
[11/13 09:35:22    531s] Redefined module AGU_1_DW01_add_0_DW01_add_4 is renamed to AGU_1_DW01_add_0_DW01_add_4_1.
[11/13 09:35:22    531s] Redefined module AGU_1_DW01_add_1_DW01_add_5 is renamed to AGU_1_DW01_add_1_DW01_add_5_1.
[11/13 09:35:22    531s] Redefined module AGU_1 is renamed to AGU_1_1.
[11/13 09:35:22    531s] Redefined module AGU_0_DW01_sub_0_DW01_sub_1 is renamed to AGU_0_DW01_sub_0_DW01_sub_1_1.
[11/13 09:35:22    531s] Redefined module AGU_0_DW01_add_0_DW01_add_2 is renamed to AGU_0_DW01_add_0_DW01_add_2_1.
[11/13 09:35:22    531s] Redefined module AGU_0_DW01_add_1_DW01_add_3 is renamed to AGU_0_DW01_add_1_DW01_add_3_1.
[11/13 09:35:22    531s] Redefined module AGU_0 is renamed to AGU_0_1.
[11/13 09:35:22    531s] Redefined module AGU_RFblock_0 is renamed to AGU_RFblock_0_1.
[11/13 09:35:22    531s] Redefined module register_file_top is renamed to register_file_top_1.
[11/13 09:35:22    531s] Redefined module MTRF_cell is renamed to MTRF_cell_1.
[11/13 09:35:22    531s] Redefined module silego is renamed to silego_1.
[11/13 09:35:22    531s] Redefined module addr_assign is renamed to addr_assign_0.
[11/13 09:35:22    531s] Reading verilogBinary netlist '../phy/db/part/Silago_bot_left_corner.enc.dat/pnr/Silago_bot_left_corner.v.bin'.
[11/13 09:35:22    531s] Building hierarchical netlist for Cell Silago_bot_left_corner ...
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_top' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'addr_assign_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'bus_selector' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'data_selector' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'silego_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'MTRF_cell_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'register_file_top_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_0_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_1_DW01_add_3_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_0_DW01_add_2_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_sub_0_DW01_sub_1_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_1_DW01_add_5_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_0_DW01_add_4_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_sub_0_DW01_sub_2_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_1_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_1_DW01_add_7_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_0_DW01_add_6_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:35:22    531s] Type 'man IMPECO-560' for more detail.
[11/13 09:35:22    531s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[11/13 09:35:22    531s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:35:22    531s] *** Netlist is NOT unique.
[11/13 09:35:22    531s] Updating the floorplan ...
[11/13 09:35:22    531s] Change top cell from drra_wrapper to Silago_bot_left_corner.
[11/13 09:35:22    532s] Reading floorplan file - ../phy/db/part/Silago_bot_left_corner.enc.dat/pnr/Silago_bot_left_corner.fp.gz (mem = 4176.8M).
[11/13 09:35:22    532s] % Begin Load floorplan data ... (date=11/13 09:35:22, mem=3247.9M)
[11/13 09:35:23    532s] *info: reset 41973 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:35:23    532s] Set FPlanBox to (0 0 1200000 1199520)
[11/13 09:35:23    532s] Start create_tracks
[11/13 09:35:23    532s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:35:23    532s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:35:23    532s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:35:23    532s]  ... processed partition successfully.
[11/13 09:35:23    532s] Reading binary special route file ../phy/db/part/Silago_bot_left_corner.enc.dat/pnr/Silago_bot_left_corner.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:35:41 2024, version: 1)
[11/13 09:35:23    532s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3247.9M, current mem=3247.9M)
[11/13 09:35:23    532s] There are 51 nets with weight being set
[11/13 09:35:23    532s] There are 51 nets with bottomPreferredRoutingLayer being set
[11/13 09:35:23    532s] There are 51 nets with avoidDetour being set
[11/13 09:35:23    532s] Delete all existing relative floorplan constraints.
[11/13 09:35:23    532s] % End Load floorplan data ... (date=11/13 09:35:23, total cpu=0:00:00.3, real=0:00:01.0, peak res=3248.0M, current mem=3248.0M)
[11/13 09:35:23    532s] Reading placement file - ../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//Silago_bot_left_corner.place.gz.
[11/13 09:35:23    532s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:35:42 2024, version# 2) ...
[11/13 09:35:24    532s] Read Views for adaptive view pruning ...
[11/13 09:35:24    532s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:35:24    532s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=3794.0M) ***
[11/13 09:35:24    532s] Total net length = 7.984e+05 (3.830e+05 4.154e+05) (ext = 3.580e+04)
[11/13 09:35:24    532s] Reading PG file ../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//Silago_bot_left_corner.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Tue Nov 12 20:35:41 2024)
[11/13 09:35:24    532s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3794.0M) ***
[11/13 09:35:24    532s] Reading property file ../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//Silago_bot_left_corner.prop
[11/13 09:35:24    532s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3794.0M) ***
[11/13 09:35:24    532s] Reading routing file - ../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//Silago_bot_left_corner.route.gz.
[11/13 09:35:24    532s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:35:42 2024 Format: 20.1) ...
[11/13 09:35:24    533s] *** Total 40575 nets are successfully restored.
[11/13 09:35:24    533s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:00.0 mem=3794.0M) ***
[11/13 09:35:24    533s] Change top cell from Silago_bot_left_corner to drra_wrapper.
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:35:25    534s] Flattening partition Silago_bot_left_corner.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:35:26    534s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:35:26    534s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:35:26    535s] Chip level rows are cut for partition [Silago_bot_left_corner] at boundary and are brought back from partition db.
[11/13 09:35:28    536s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:35:28    536s] 419 swires and 894 svias were compressed
[11/13 09:35:28    536s] 182 swires and 297 svias were decompressed from small or sparse groups
[11/13 09:35:28    536s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//Silago_bot_left_corner.init' ...
[11/13 09:35:28    536s] #
[11/13 09:35:28    536s] # For new setDontUse flow and infrastructure
[11/13 09:35:28    536s] #
[11/13 09:35:28    536s] ### End verbose source output for '../phy/db/part/Silago_bot_left_corner.enc.dat/pnr//Silago_bot_left_corner.init'.
[11/13 09:35:28    536s] Start flatten ILMs from external command!

[11/13 09:35:28    536s] Multi-Corner mode Number of corners is 1
[11/13 09:35:28    536s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_best.spef.gz  for corner rc_best
[11/13 09:35:29    536s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.1/mmmc/ilm_data/Silago_bot/Silago_bot_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_worst.spef.gz  for corner rc_worst
[11/13 09:35:29    536s] *** Switching instance Silago_bot_inst_1_1 to ILM view...
[11/13 09:35:29    536s] *** Switching instance Silago_bot_inst_2_1 to ILM view...
[11/13 09:35:29    536s] *** Switching instance Silago_bot_inst_3_1 to ILM view...
[11/13 09:35:29    536s] *** Switching instance Silago_bot_inst_4_1 to ILM view...
[11/13 09:35:29    536s] *** Switching instance Silago_bot_inst_5_1 to ILM view...
[11/13 09:35:29    536s] *** Switching instance Silago_bot_inst_6_1 to ILM view...
[11/13 09:35:29    536s] *** Switching instance Silago_top_r_corner_inst_7_0 to ILM view...
[11/13 09:35:29    536s] *** Switching instance Silago_bot_r_corner_inst_7_1 to ILM view...
[11/13 09:35:29    536s] *Info: switch to global view
[11/13 09:35:30    537s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:35:30    538s] Restoring constraint mapping table...
[11/13 09:35:31    539s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_pMj2a5/modes/CM.sdc' ...
[11/13 09:35:31    539s] Current (total cpu=0:09:00, real=0:13:20, peak res=3665.1M, current mem=3596.8M)
[11/13 09:35:31    539s] drra_wrapper
[11/13 09:35:32    539s] INFO (CTE): Constraints read successfully.
[11/13 09:35:32    539s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3613.6M, current mem=3613.6M)
[11/13 09:35:32    539s] Current (total cpu=0:09:01, real=0:13:21, peak res=3665.1M, current mem=3613.6M)
[11/13 09:35:32    539s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_pMj2a5/modes/CM_AV_WC_RCWORST.sdc' ...
[11/13 09:35:32    540s] Current (total cpu=0:09:01, real=0:13:21, peak res=3665.1M, current mem=3613.6M)
[11/13 09:35:32    540s] drra_wrapper
[11/13 09:35:32    540s] INFO (CTE): Constraints read successfully.
[11/13 09:35:32    540s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3614.0M, current mem=3614.0M)
[11/13 09:35:33    540s] Current (total cpu=0:09:01, real=0:13:22, peak res=3665.1M, current mem=3614.0M)
[11/13 09:35:33    540s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_pMj2a5/views/AV_WC_RCWORST_latency.sdc' ...
[11/13 09:35:33    540s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_pMj2a5/views/AV_BC_RCBEST_latency.sdc' ...
[11/13 09:35:33    540s] Current (total cpu=0:09:02, real=0:13:22, peak res=3665.1M, current mem=3614.1M)
[11/13 09:35:37    544s] INFO (CTE): Constraints read successfully.
[11/13 09:35:37    544s] Ending "Constraint file reading stats" (total cpu=0:00:03.6, real=0:00:04.0, peak res=3643.0M, current mem=3643.0M)
[11/13 09:35:37    544s] Current (total cpu=0:09:06, real=0:13:26, peak res=3665.1M, current mem=3643.0M)
[11/13 09:35:37    544s] Current (total cpu=0:09:06, real=0:13:26, peak res=3665.1M, current mem=3643.0M)
[11/13 09:35:40    548s] INFO (CTE): Constraints read successfully.
[11/13 09:35:40    548s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=3644.9M, current mem=3644.9M)
[11/13 09:35:41    548s] Current (total cpu=0:09:09, real=0:13:30, peak res=3665.1M, current mem=3644.9M)
[11/13 09:35:41    548s] Current (total cpu=0:09:09, real=0:13:30, peak res=3665.1M, current mem=3644.9M)
[11/13 09:35:44    551s] INFO (CTE): Constraints read successfully.
[11/13 09:35:44    551s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=3646.8M, current mem=3646.8M)
[11/13 09:35:44    551s] Current (total cpu=0:09:13, real=0:13:33, peak res=3665.1M, current mem=3646.8M)
[11/13 09:35:44    552s] Current (total cpu=0:09:13, real=0:13:33, peak res=3665.1M, current mem=3646.8M)
[11/13 09:35:48    555s] INFO (CTE): Constraints read successfully.
[11/13 09:35:48    555s] Ending "Constraint file reading stats" (total cpu=0:00:03.6, real=0:00:04.0, peak res=3649.5M, current mem=3649.5M)
[11/13 09:35:48    555s] Current (total cpu=0:09:17, real=0:13:37, peak res=3665.1M, current mem=3649.5M)
[11/13 09:35:48    555s] Current (total cpu=0:09:17, real=0:13:37, peak res=3665.1M, current mem=3649.5M)
[11/13 09:35:51    559s] INFO (CTE): Constraints read successfully.
[11/13 09:35:51    559s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=3652.1M, current mem=3652.1M)
[11/13 09:35:52    559s] Current (total cpu=0:09:21, real=0:13:41, peak res=3665.1M, current mem=3652.1M)
[11/13 09:35:52    559s] Current (total cpu=0:09:21, real=0:13:41, peak res=3665.1M, current mem=3652.1M)
[11/13 09:35:55    562s] INFO (CTE): Constraints read successfully.
[11/13 09:35:55    563s] Ending "Constraint file reading stats" (total cpu=0:00:03.4, real=0:00:03.0, peak res=3658.4M, current mem=3658.4M)
[11/13 09:35:55    563s] Current (total cpu=0:09:24, real=0:13:44, peak res=3665.1M, current mem=3658.4M)
[11/13 09:35:55    563s] Current (total cpu=0:09:24, real=0:13:44, peak res=3665.1M, current mem=3658.4M)
[11/13 09:35:59    566s] INFO (CTE): Constraints read successfully.
[11/13 09:35:59    566s] Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:04.0, peak res=3661.5M, current mem=3661.5M)
[11/13 09:35:59    566s] Current (total cpu=0:09:28, real=0:13:48, peak res=3665.1M, current mem=3661.5M)
[11/13 09:35:59    567s] Current (total cpu=0:09:28, real=0:13:48, peak res=3665.1M, current mem=3661.5M)
[11/13 09:36:02    569s] INFO (CTE): Constraints read successfully.
[11/13 09:36:02    570s] Ending "Constraint file reading stats" (total cpu=0:00:03.0, real=0:00:03.0, peak res=3664.6M, current mem=3664.6M)
[11/13 09:36:02    570s] Current (total cpu=0:09:31, real=0:13:51, peak res=3665.1M, current mem=3664.6M)
[11/13 09:36:02    570s] Current (total cpu=0:09:31, real=0:13:51, peak res=3665.1M, current mem=3664.6M)
[11/13 09:36:04    571s] INFO (CTE): Constraints read successfully.
[11/13 09:36:04    571s] Ending "Constraint file reading stats" (total cpu=0:00:01.5, real=0:00:02.0, peak res=3666.0M, current mem=3666.0M)
[11/13 09:36:04    571s] Current (total cpu=0:09:33, real=0:13:53, peak res=3666.0M, current mem=3666.0M)
[11/13 09:36:04    571s] Current (total cpu=0:09:33, real=0:13:53, peak res=3666.0M, current mem=3666.0M)
[11/13 09:36:05    573s] INFO (CTE): Constraints read successfully.
[11/13 09:36:06    573s] Ending "Constraint file reading stats" (total cpu=0:00:01.5, real=0:00:02.0, peak res=3667.4M, current mem=3667.4M)
[11/13 09:36:06    573s] Current (total cpu=0:09:35, real=0:13:55, peak res=3667.4M, current mem=3667.4M)
[11/13 09:36:06    573s] Current (total cpu=0:09:35, real=0:13:55, peak res=3667.4M, current mem=3667.4M)
[11/13 09:36:07    575s] INFO (CTE): Constraints read successfully.
[11/13 09:36:07    575s] Ending "Constraint file reading stats" (total cpu=0:00:01.5, real=0:00:01.0, peak res=3668.6M, current mem=3668.6M)
[11/13 09:36:07    575s] Current (total cpu=0:09:36, real=0:13:56, peak res=3668.6M, current mem=3668.6M)
[11/13 09:36:08    575s] Current (total cpu=0:09:36, real=0:13:57, peak res=3668.6M, current mem=3668.6M)
[11/13 09:36:09    576s] INFO (CTE): Constraints read successfully.
[11/13 09:36:09    576s] Ending "Constraint file reading stats" (total cpu=0:00:01.5, real=0:00:01.0, peak res=3670.0M, current mem=3670.0M)
[11/13 09:36:09    577s] Current (total cpu=0:09:38, real=0:13:58, peak res=3670.0M, current mem=3670.0M)
[11/13 09:36:09    577s] Current (total cpu=0:09:38, real=0:13:58, peak res=3670.0M, current mem=3670.0M)
[11/13 09:36:11    578s] INFO (CTE): Constraints read successfully.
[11/13 09:36:11    578s] Ending "Constraint file reading stats" (total cpu=0:00:01.5, real=0:00:02.0, peak res=3671.4M, current mem=3671.4M)
[11/13 09:36:11    578s] Current (total cpu=0:09:40, real=0:14:00, peak res=3671.4M, current mem=3671.4M)
[11/13 09:36:11    578s] Current (total cpu=0:09:40, real=0:14:00, peak res=3671.4M, current mem=3671.4M)
[11/13 09:36:12    580s] INFO (CTE): Constraints read successfully.
[11/13 09:36:12    580s] Ending "Constraint file reading stats" (total cpu=0:00:01.5, real=0:00:01.0, peak res=3672.9M, current mem=3672.9M)
[11/13 09:36:13    580s] Current (total cpu=0:09:42, real=0:14:02, peak res=3672.9M, current mem=3672.9M)
[11/13 09:36:13    580s] Current (total cpu=0:09:42, real=0:14:02, peak res=3672.9M, current mem=3672.9M)
[11/13 09:36:14    582s] INFO (CTE): Constraints read successfully.
[11/13 09:36:14    582s] Ending "Constraint file reading stats" (total cpu=0:00:01.8, real=0:00:01.0, peak res=3674.5M, current mem=3674.5M)
[11/13 09:36:15    582s] Current (total cpu=0:09:43, real=0:14:04, peak res=3674.5M, current mem=3674.5M)
[11/13 09:36:15    582s] Current (total cpu=0:09:44, real=0:14:04, peak res=3674.5M, current mem=3674.5M)
[11/13 09:36:16    584s] INFO (CTE): Constraints read successfully.
[11/13 09:36:16    584s] Ending "Constraint file reading stats" (total cpu=0:00:01.9, real=0:00:01.0, peak res=3676.2M, current mem=3676.2M)
[11/13 09:36:17    584s] Current (total cpu=0:09:46, real=0:14:06, peak res=3676.2M, current mem=3676.2M)
[11/13 09:36:17    584s] Current (total cpu=0:09:46, real=0:14:06, peak res=3676.2M, current mem=3676.2M)
[11/13 09:36:17    584s] INFO (CTE): Constraints read successfully.
[11/13 09:36:17    584s] WARNING (CTE-25): Line: 1, 2 of File /tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_pMj2a5/.viewLessIlmSdcFile.sdc : Skipped unsupported command: setPathGroupOptions
[11/13 09:36:17    584s] 
[11/13 09:36:17    584s] 
[11/13 09:36:17    584s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3676.5M, current mem=3676.5M)
[11/13 09:36:17    584s] Current (total cpu=0:09:46, real=0:14:06, peak res=3676.5M, current mem=3676.5M)
[11/13 09:36:17    584s] ** info: After switch to ILM view
[11/13 09:36:17    584s] ** info: there are 2468 modules.
[11/13 09:36:17    584s] ** info: there are 473591 stdCell insts.
[11/13 09:36:17    584s] ** info: there are 8 macros.
[11/13 09:36:17    585s] Flatten ILMs Successfully!

[11/13 09:36:17    585s] Ending "flatten_ilm" (total cpu=0:00:48.4, real=0:00:49.0, peak res=3676.5M, current mem=3676.5M)
[11/13 09:36:17    585s] *** assembleDesign summary ***
[11/13 09:36:17    585s] * Assembled 1 partition(s): Silago_bot_left_corner
[11/13 09:36:17    585s] * The design drra_wrapper contains 3 partition(s).
[11/13 09:36:17    585s] 
[11/13 09:36:17    585s] Trim Metal Layers:
[11/13 09:36:18    586s] LayerId::1 widthSet size::1
[11/13 09:36:18    586s] LayerId::2 widthSet size::1
[11/13 09:36:18    586s] LayerId::3 widthSet size::1
[11/13 09:36:18    586s] LayerId::4 widthSet size::1
[11/13 09:36:18    586s] LayerId::5 widthSet size::1
[11/13 09:36:18    586s] LayerId::6 widthSet size::1
[11/13 09:36:18    586s] LayerId::7 widthSet size::1
[11/13 09:36:18    586s] LayerId::8 widthSet size::1
[11/13 09:36:18    586s] LayerId::9 widthSet size::1
[11/13 09:36:18    586s] eee: pegSigSF::1.070000
[11/13 09:36:18    586s] Updating RC grid for preRoute extraction ...
[11/13 09:36:18    586s] Initializing multi-corner resistance tables ...
[11/13 09:36:18    586s] eee: l::1 avDens::0.149561 usedTrk::78363.849018 availTrk::523959.478542 sigTrk::78363.849018
[11/13 09:36:18    586s] eee: l::2 avDens::0.222323 usedTrk::90260.859927 availTrk::405990.039647 sigTrk::90260.859927
[11/13 09:36:18    586s] eee: l::3 avDens::0.250861 usedTrk::113513.921046 availTrk::452497.746232 sigTrk::113513.921046
[11/13 09:36:18    586s] eee: l::4 avDens::0.213645 usedTrk::82773.512523 availTrk::387434.279399 sigTrk::82773.512523
[11/13 09:36:18    586s] eee: l::5 avDens::0.159280 usedTrk::60761.368847 availTrk::381474.314073 sigTrk::60761.368847
[11/13 09:36:18    586s] eee: l::6 avDens::0.135203 usedTrk::31240.290469 availTrk::231062.154967 sigTrk::31240.290469
[11/13 09:36:18    586s] eee: l::7 avDens::0.127326 usedTrk::14641.266657 availTrk::114990.025762 sigTrk::14641.266657
[11/13 09:36:18    586s] eee: l::8 avDens::0.141322 usedTrk::1856.846036 availTrk::13139.126000 sigTrk::1856.846036
[11/13 09:36:18    586s] eee: l::9 avDens::0.207695 usedTrk::1714.333336 availTrk::8254.108706 sigTrk::1714.333336
[11/13 09:36:18    586s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:36:19    586s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.321308 uaWl=1.000000 uaWlH=0.464861 aWlH=0.000000 lMod=0 pMax=0.872600 pMod=80 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:36:21    589s] 
[11/13 09:36:21    589s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:36:21    589s] Severity  ID               Count  Summary                                  
[11/13 09:36:21    589s] WARNING   IMPDB-2078         576  Output pin %s of instance %s is connecte...
[11/13 09:36:21    589s] WARNING   IMPECO-560         385  The netlist is not unique, because the m...
[11/13 09:36:21    589s] *** Message Summary: 961 warning(s), 0 error(s)
[11/13 09:36:21    589s] 
[11/13 09:36:21    589s] #% End assemble_design (date=11/13 09:36:21, total cpu=0:01:16, real=0:01:18, peak res=3725.1M, current mem=3679.1M)
[11/13 09:36:21    589s] @ilmView 40> assemble_design -block_dir ../phy/db/part/Silago_bot.enc.dat/pnr/ -encounter_format
#% Begin assemble_design (date=11/13 09:36:35, mem=3679.4M)
[11/13 09:36:35    594s] Start unflatten ILMs from external command!

[11/13 09:36:35    594s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:36:50    609s] Saving constraint mapping table
[11/13 09:36:52    611s] *Info: switch to top level view
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:52    611s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:36:52    611s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:36:52    611s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:36:52    611s] Restoring constraint mapping table...
[11/13 09:36:52    611s] Clean up Top Level RC Database ....
[11/13 09:36:52    611s] Deleting spef ILM setup ...
[11/13 09:36:53    611s] Unflatten ILMs Successfully!

[11/13 09:36:53    611s] Ending "unflatten_ilm" (total cpu=0:00:17.5, real=0:00:18.0, peak res=3794.4M, current mem=3785.3M)
[11/13 09:36:53    612s] *Info: unbind inst Silago_bot_inst_2_1 from cell Silago_bot (flat cell Silago_bot_PHYSICAL_HIER_CLONE1)
[11/13 09:36:53    612s] *Info: unbind inst Silago_bot_inst_3_1 from cell Silago_bot (flat cell Silago_bot_PHYSICAL_HIER_CLONE2)
[11/13 09:36:53    612s] *Info: unbind inst Silago_bot_inst_4_1 from cell Silago_bot (flat cell Silago_bot_PHYSICAL_HIER_CLONE3)
[11/13 09:36:53    612s] *Info: unbind inst Silago_bot_inst_5_1 from cell Silago_bot (flat cell Silago_bot_PHYSICAL_HIER_CLONE4)
[11/13 09:36:53    612s] *Info: unbind inst Silago_bot_inst_6_1 from cell Silago_bot (flat cell Silago_bot_PHYSICAL_HIER_CLONE5)
[11/13 09:36:53    612s] *Info: unbind inst Silago_bot_inst_1_1 from cell Silago_bot (flat cell Silago_bot)
[11/13 09:36:53    612s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_bot.enc.dat/pnr//root.init' ...
[11/13 09:36:53    612s] @if {![namespace exists ::IMEX]} { namespace eval ::IMEX {} }
[11/13 09:36:53    612s] @set ::IMEX::dataVar [file dirname [file normalize [info script]]]
[11/13 09:36:53    612s] @set ::IMEX::libVar ${::IMEX::dataVar}/libs
[11/13 09:36:53    612s] 
[11/13 09:36:53    612s] ###############################################################
[11/13 09:36:53    612s] #  Generated by:      Cadence Innovus 21.19-s058_1
[11/13 09:36:53    612s] #  OS:                Linux x86_64(Host ID 5a3954e7b043)
[11/13 09:36:53    612s] #  Generated on:      Tue Nov 12 20:33:45 2024
[11/13 09:36:53    612s] #  Design:            Silago_bot
[11/13 09:36:53    612s] #  Command:           write_db ./pnr/
[11/13 09:36:53    612s] ###############################################################
[11/13 09:36:53    612s] #
[11/13 09:36:53    612s] # Version 1.1
[11/13 09:36:53    612s] #
[11/13 09:36:53    612s] 
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_analysis_type single
[11/13 09:36:53    612s] @::db::check_and_set_root_attr _timing_constraint_enable_efficient_constant_update true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr delaycal_default_net_delay 1000ps
[11/13 09:36:53    612s] @::db::check_and_set_root_attr delaycal_default_net_load 0.5pf
[11/13 09:36:53    612s] @::db::check_and_set_root_attr delaycal_default_net_load_ignore_for_ilm 0
[11/13 09:36:53    612s] @::db::check_and_set_root_attr delaycal_input_transition_delay 0.1ps
[11/13 09:36:53    612s] @::db::check_and_set_root_attr delaycal_socv_accuracy_mode low
[11/13 09:36:53    612s] @::db::check_and_set_root_attr delaycal_use_default_delay_limit 1000
[11/13 09:36:53    612s] @::db::check_and_set_root_attr delaycal_use_elmore_delay_upper_threshold 10.0
[11/13 09:36:53    612s] @::db::check_and_set_root_attr distributed_client_message_echo 1
[11/13 09:36:53    612s] @::db::check_and_set_root_attr distributed_mmmc_disable_reports_auto_redirection 0
[11/13 09:36:53    612s] @::db::check_and_set_root_attr enable_ilm_dual_view_gui_and_attribute true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr extract_rc_shrink_factor 1.0
[11/13 09:36:53    612s] @::db::check_and_set_root_attr floorplan_default_site core
[11/13 09:36:53    612s] @::db::check_and_set_root_attr floorplan_is_max_io_height 0
[11/13 09:36:53    612s] @::db::check_and_set_root_attr floorplan_vertical_row 0
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_db_has_new_dont_preserves true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_delete_floating_hnets false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_design_netlist_type Verilog
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_ground_nets VSS
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_ignore_pg_pin_polarity_check {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_keep_empty_modules true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_lef_files ${::IMEX::libVar}/lef/tcbn90g_9lm.lef
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_mmmc_files [list ${::IMEX::dataVar}/viewDefinition.tcl]
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_mmmc_version 2
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_netlist_files ${::IMEX::dataVar}/Silago_bot.v.bin
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_abstract_views {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_default_rule {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_design_cell {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_design_lib {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_design_view {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_layout_views {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_ref_libs {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_search_libs *
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_special_rule {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_oa_tech_lib {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_power_nets VDD
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_read_netlist_allow_port_mismatch false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_read_netlist_allow_undefined_cells true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_read_netlist_files ../syn/db//drra_wrapper.v
[11/13 09:36:53    612s] @::db::check_and_set_root_attr init_read_netlist_tolerate_port_mismatch false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr latch_time_borrow_mode max_borrow
[11/13 09:36:53    612s] @::db::check_and_set_root_attr metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr pvs_fill_data {}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr read_db_tool_name Innovus
[11/13 09:36:53    612s] @::db::check_and_set_root_attr read_db_version 21.19-s058_1
[11/13 09:36:53    612s] @::db::check_and_set_root_attr read_physical_check_colored_shape false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr si_delay_separate_on_data true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr source_verbose true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_allow_useful_skew_latency_per_view true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_analysis_clock_propagation_mode sdc_control
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_analysis_clock_source_paths true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_analysis_honor_active_logic_view false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_case_analysis_for_sequential_propagation false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_constraint_enable_efficient_constant_update true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_constraint_enable_group_path_resetting true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_constraint_enable_write_exception_line_limit true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_continue_on_error false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_cppr_self_loop_mode true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_disable_backward_compatible_restore_clock_net_marking false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_disable_library_data_to_data_checks true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_disable_user_data_to_data_checks true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_enable_latch_borrow_mode_for_si_snalysis true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_enable_path_group_priority true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_enable_separate_device_slew_effect_sensitivities false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_library_ca_derate_data_consistency false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_property_enable_filter_mt_after_timing_update true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_report_create_flat_cte_pin_during_get_property false
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_report_enable_auto_column_width true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_report_enable_novus_format true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_report_fields {timing_point flags arc edge cell fanout transition delay arrival}
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_report_retime_formatting_mode retime_replace
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_save_source_latency_per_view 1
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_time_unit none
[11/13 09:36:53    612s] @::db::check_and_set_root_attr timing_use_latch_time_borrow true
[11/13 09:36:53    612s] @::db::check_and_set_root_attr write_def_hierarchy_delimiter /
[11/13 09:36:53    612s] @set ::CTE::timing_binary_constraint_incompatible_db_saved 1
[11/13 09:36:53    612s] @set ::CTE::timing_constraint_binary_compatibility_21_1_saved 1
[11/13 09:36:53    612s] @set ::DelayCal::PersistentAaeDataExist 1
[11/13 09:36:53    612s] @set ::MSV::initSNetPrimarySNetDone 1
[11/13 09:36:53    612s] @set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/13 09:36:53    612s] @set conf_ioOri {R0}
[11/13 09:36:53    612s] @set conf_row_height 2.52
[11/13 09:36:53    612s] @set dbgDBHasNoSingleInstGNC 1
[11/13 09:36:53    612s] @set dbgDBHasPGConnFile 1
[11/13 09:36:53    612s] @set dbgDualViewAwareXTree 1
[11/13 09:36:53    612s] @set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/13 09:36:53    612s] @set dbgSavedDesignHasNewPreserves 1
[11/13 09:36:53    612s] @set dbgSupportPGTermUdm 1
[11/13 09:36:53    612s] @set dcgHonorSignalNetNDR 1
[11/13 09:36:53    612s] @set distributed_client_message_echo {1}
[11/13 09:36:53    612s] @set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
[11/13 09:36:53    612s] @set edi_pe::pegUnassignedWHLRatio 0.3677
[11/13 09:36:53    612s] @set edi_pe::pegWeightMultiplier2ForHLS 1.75
[11/13 09:36:53    612s] @set edi_pe::pegWireCapacityRatio 0.7
[11/13 09:36:53    612s] @set enable_ilm_dual_view_gui_and_attribute 1
[11/13 09:36:53    612s] @set floorplan_default_site {core}
[11/13 09:36:53    612s] @set fpIsMaxIoHeight 0
[11/13 09:36:53    612s] @set fp_core_height 599.76
[11/13 09:36:53    612s] @set fp_core_width 600
[11/13 09:36:53    612s] @set gpsPrivate::oigCGFixOutOfCoreChannels 1
[11/13 09:36:53    612s] @set gpsPrivate::oigPBAwareTopoMode 23
[11/13 09:36:53    612s] @set gpsPrivate::oigTopoBCMode 0
[11/13 09:36:53    612s] @set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[11/13 09:36:53    612s] @set gpsPrivate::oigUseNewMaxBufDistAPI 1
[11/13 09:36:53    612s] @set groute_exp_td_std_delay 22.8
[11/13 09:36:53    612s] @set init_mmmc_version 2
[11/13 09:36:53    612s] @set init_state {timing_initialized}
[11/13 09:36:53    612s] @set init_verilog [list ${::IMEX::dataVar}/Silago_bot.v.bin]
[11/13 09:36:53    612s] @set latch_time_borrow_mode max_borrow
[11/13 09:36:53    612s] @set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:36:53    612s] @set pegDefaultResScaleFactor 1
[11/13 09:36:53    612s] @set pegDetailResScaleFactor 1
[11/13 09:36:53    612s] @set pegEnableDualViewForTQuantus 1
[11/13 09:36:53    612s] @set ptngDBHasNoSingleInstGNC 1
[11/13 09:36:53    612s] @set report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:36:53    612s] @set spgEnableMacroLayerMaskShift 1
[11/13 09:36:53    612s] @set spgLimitedSearchRadius 1
[11/13 09:36:53    612s] @set spgPersistentPaddingSavedInGP 1
[11/13 09:36:53    612s] @set spgTweakSwapNumGroup 6
[11/13 09:36:53    612s] @set spgUnflattenIlmInCheckPlace 2
[11/13 09:36:53    612s] @set timing_allow_useful_skew_latency_per_view 1
[11/13 09:36:53    612s] @set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/13 09:36:53    612s] @set timing_library_ca_derate_data_consistency 0
[11/13 09:36:53    612s] @set timing_property_enable_filter_mt_after_timing_update 1
[11/13 09:36:53    612s] @set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:36:53    612s] @set timing_report_create_flat_cte_pin_during_get_property 0
[11/13 09:36:53    612s] @set timing_report_enable_auto_column_width 1
[11/13 09:36:53    612s] @set timing_report_enable_novus_format 1
[11/13 09:36:53    612s] @set ttgWrSetupHoldVirClk 1
[11/13 09:36:53    612s] ### End verbose source output for '../phy/db/part/Silago_bot.enc.dat/pnr//root.init'.
[11/13 09:36:53    612s] Keeping previous port order for module Silago_bot.
[11/13 09:36:53    612s] Redefined module cell_config_swb is renamed to cell_config_swb_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_11 is renamed to InputMux_BW16_M5_11_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_10 is renamed to InputMux_BW16_M5_10_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_9 is renamed to InputMux_BW16_M5_9_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_8 is renamed to InputMux_BW16_M5_8_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_7 is renamed to InputMux_BW16_M5_7_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_6 is renamed to InputMux_BW16_M5_6_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_5 is renamed to InputMux_BW16_M5_5_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_4 is renamed to InputMux_BW16_M5_4_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_3 is renamed to InputMux_BW16_M5_3_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_2 is renamed to InputMux_BW16_M5_2_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_1 is renamed to InputMux_BW16_M5_1_2.
[11/13 09:36:53    612s] Redefined module InputMux_BW16_M5_0 is renamed to InputMux_BW16_M5_0_2.
[11/13 09:36:53    612s] Redefined module switchbox_BW16_M5 is renamed to switchbox_BW16_M5_2.
[11/13 09:36:53    612s] Redefined module priorityComponent_No_Select2_1 is renamed to priorityComponent_No_Select2_1_2.
[11/13 09:36:53    612s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1_2.
[11/13 09:36:53    612s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1_2.
[11/13 09:36:53    612s] Redefined module priorityComponent_No_Select2_0 is renamed to priorityComponent_No_Select2_0_2.
[11/13 09:36:53    612s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0_2.
[11/13 09:36:53    612s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0_2.
[11/13 09:36:53    612s] Redefined module autoloop_DW01_add_0_DW01_add_33 is renamed to autoloop_DW01_add_0_DW01_add_33_2.
[11/13 09:36:53    612s] Redefined module autoloop_DW01_add_1_DW01_add_34 is renamed to autoloop_DW01_add_1_DW01_add_34_2.
[11/13 09:36:53    612s] Redefined module autoloop_DW01_add_2_DW01_add_35 is renamed to autoloop_DW01_add_2_DW01_add_35_2.
[11/13 09:36:53    612s] Redefined module autoloop_DW01_add_3_DW01_add_36 is renamed to autoloop_DW01_add_3_DW01_add_36_2.
[11/13 09:36:53    612s] Redefined module autoloop is renamed to autoloop_2.
[11/13 09:36:53    612s] Redefined module RACCU_DW01_sub_0_DW01_sub_10 is renamed to RACCU_DW01_sub_0_DW01_sub_10_2.
[11/13 09:36:53    612s] Redefined module RACCU_DW01_add_0_DW01_add_32 is renamed to RACCU_DW01_add_0_DW01_add_32_2.
[11/13 09:36:53    612s] Redefined module RACCU is renamed to RACCU_2.
[11/13 09:36:53    612s] Redefined module RaccuRF is renamed to RaccuRF_2.
[11/13 09:36:53    612s] Redefined module RaccuAndLoop is renamed to RaccuAndLoop_2.
[11/13 09:36:53    612s] Redefined module sequencer_DW01_inc_1_DW01_inc_37 is renamed to sequencer_DW01_inc_1_DW01_inc_37_2.
[11/13 09:36:53    612s] Redefined module sequencer is renamed to sequencer_2.
[11/13 09:36:53    612s] Redefined module shadowReg is renamed to shadowReg_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35 is renamed to twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_4 is renamed to twos_compl_b_width16_4_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34 is renamed to twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_3 is renamed to twos_compl_b_width16_3_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33 is renamed to twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_2 is renamed to twos_compl_b_width16_2_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32 is renamed to twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_1 is renamed to twos_compl_b_width16_1_2.
[11/13 09:36:53    612s] Redefined module divider_pipe_DW_div_6 is renamed to divider_pipe_DW_div_6_2.
[11/13 09:36:53    612s] Redefined module divider_pipe_DW_div_pipe_0 is renamed to divider_pipe_DW_div_pipe_0_2.
[11/13 09:36:53    612s] Redefined module divider_pipe is renamed to divider_pipe_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31 is renamed to twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31_2.
[11/13 09:36:53    612s] Redefined module twos_compl_b_width16_0 is renamed to twos_compl_b_width16_0_2.
[11/13 09:36:53    612s] Redefined module Q_format_n_to_one_Nb16_frac_part11_out_fp11 is renamed to Q_format_n_to_one_Nb16_frac_part11_out_fp11_2.
[11/13 09:36:53    612s] Redefined module offset_gen_Nb16_frac_part_lut11 is renamed to offset_gen_Nb16_frac_part_lut11_2.
[11/13 09:36:53    612s] Redefined module Squash_Unit_Nb16_frac_part11 is renamed to Squash_Unit_Nb16_frac_part11_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20 is renamed to adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21 is renamed to adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22 is renamed to adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23 is renamed to adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_1 is renamed to adder_nbits_width32_select_w2_1_2.
[11/13 09:36:53    612s] Redefined module Saturation_Unit_1 is renamed to Saturation_Unit_1_2.
[11/13 09:36:53    612s] Redefined module Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1 is renamed to Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_2.
[11/13 09:36:53    612s] Redefined module Maxmin_Unit_Nb16_1 is renamed to Maxmin_Unit_Nb16_1_2.
[11/13 09:36:53    612s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash1 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash1_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_2.
[11/13 09:36:53    612s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10 is renamed to adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11 is renamed to adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12 is renamed to adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13 is renamed to adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_2.
[11/13 09:36:53    612s] Redefined module adder_nbits_width32_select_w2_0 is renamed to adder_nbits_width32_select_w2_0_2.
[11/13 09:36:53    612s] Redefined module Saturation_Unit_0 is renamed to Saturation_Unit_0_2.
[11/13 09:36:53    612s] Redefined module Maxmin_Unit_Nb16_0_DW01_cmp6_0 is renamed to Maxmin_Unit_Nb16_0_DW01_cmp6_0_2.
[11/13 09:36:53    612s] Redefined module Maxmin_Unit_Nb16_0 is renamed to Maxmin_Unit_Nb16_0_2.
[11/13 09:36:53    612s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash0 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash0_2.
[11/13 09:36:53    612s] Redefined module Sat_n_round_1 is renamed to Sat_n_round_1_2.
[11/13 09:36:53    612s] Redefined module Sat_n_round_0 is renamed to Sat_n_round_0_2.
[11/13 09:36:53    612s] Redefined module scaler_DW_mult_tc_3 is renamed to scaler_DW_mult_tc_3_2.
[11/13 09:36:53    612s] Redefined module scaler_DW_mult_tc_2 is renamed to scaler_DW_mult_tc_2_2.
[11/13 09:36:53    612s] Redefined module scaler_DW_mult_tc_1 is renamed to scaler_DW_mult_tc_1_2.
[11/13 09:36:53    612s] Redefined module scaler_DW_mult_tc_4 is renamed to scaler_DW_mult_tc_4_2.
[11/13 09:36:53    612s] Redefined module scaler_DW_mult_tc_0 is renamed to scaler_DW_mult_tc_0_2.
[11/13 09:36:53    612s] Redefined module scaler is renamed to scaler_2.
[11/13 09:36:53    612s] Redefined module DPU is renamed to DPU_2.
[11/13 09:36:53    612s] Redefined module register_row_63 is renamed to register_row_63_2.
[11/13 09:36:53    612s] Redefined module register_row_62 is renamed to register_row_62_2.
[11/13 09:36:53    612s] Redefined module register_row_61 is renamed to register_row_61_2.
[11/13 09:36:53    612s] Redefined module register_row_60 is renamed to register_row_60_2.
[11/13 09:36:53    612s] Redefined module register_row_59 is renamed to register_row_59_2.
[11/13 09:36:53    612s] Redefined module register_row_58 is renamed to register_row_58_2.
[11/13 09:36:53    612s] Redefined module register_row_57 is renamed to register_row_57_2.
[11/13 09:36:53    612s] Redefined module register_row_56 is renamed to register_row_56_2.
[11/13 09:36:53    612s] Redefined module register_row_55 is renamed to register_row_55_2.
[11/13 09:36:53    612s] Redefined module register_row_54 is renamed to register_row_54_2.
[11/13 09:36:53    612s] Redefined module register_row_53 is renamed to register_row_53_2.
[11/13 09:36:53    612s] Redefined module register_row_52 is renamed to register_row_52_2.
[11/13 09:36:53    612s] Redefined module register_row_51 is renamed to register_row_51_2.
[11/13 09:36:53    612s] Redefined module register_row_50 is renamed to register_row_50_2.
[11/13 09:36:53    612s] Redefined module register_row_49 is renamed to register_row_49_2.
[11/13 09:36:53    612s] Redefined module register_row_48 is renamed to register_row_48_2.
[11/13 09:36:53    612s] Redefined module register_row_47 is renamed to register_row_47_2.
[11/13 09:36:53    612s] Redefined module register_row_46 is renamed to register_row_46_2.
[11/13 09:36:53    612s] Redefined module register_row_45 is renamed to register_row_45_2.
[11/13 09:36:53    612s] Redefined module register_row_44 is renamed to register_row_44_2.
[11/13 09:36:53    612s] Redefined module register_row_43 is renamed to register_row_43_2.
[11/13 09:36:53    612s] Redefined module register_row_42 is renamed to register_row_42_2.
[11/13 09:36:53    612s] Redefined module register_row_41 is renamed to register_row_41_2.
[11/13 09:36:53    612s] Redefined module register_row_40 is renamed to register_row_40_2.
[11/13 09:36:53    612s] Redefined module register_row_39 is renamed to register_row_39_2.
[11/13 09:36:53    612s] Redefined module register_row_38 is renamed to register_row_38_2.
[11/13 09:36:53    612s] Redefined module register_row_37 is renamed to register_row_37_2.
[11/13 09:36:53    612s] Redefined module register_row_36 is renamed to register_row_36_2.
[11/13 09:36:53    612s] Redefined module register_row_35 is renamed to register_row_35_2.
[11/13 09:36:53    612s] Redefined module register_row_34 is renamed to register_row_34_2.
[11/13 09:36:53    612s] Redefined module register_row_33 is renamed to register_row_33_2.
[11/13 09:36:53    612s] Redefined module register_row_32 is renamed to register_row_32_2.
[11/13 09:36:53    612s] Redefined module register_row_31 is renamed to register_row_31_2.
[11/13 09:36:53    612s] Redefined module register_row_30 is renamed to register_row_30_2.
[11/13 09:36:53    612s] Redefined module register_row_29 is renamed to register_row_29_2.
[11/13 09:36:53    612s] Redefined module register_row_28 is renamed to register_row_28_2.
[11/13 09:36:53    612s] Redefined module register_row_27 is renamed to register_row_27_2.
[11/13 09:36:53    612s] Redefined module register_row_26 is renamed to register_row_26_2.
[11/13 09:36:53    612s] Redefined module register_row_25 is renamed to register_row_25_2.
[11/13 09:36:53    612s] Redefined module register_row_24 is renamed to register_row_24_2.
[11/13 09:36:53    612s] Redefined module register_row_23 is renamed to register_row_23_2.
[11/13 09:36:53    612s] Redefined module register_row_22 is renamed to register_row_22_2.
[11/13 09:36:53    612s] Redefined module register_row_21 is renamed to register_row_21_2.
[11/13 09:36:53    612s] Redefined module register_row_20 is renamed to register_row_20_2.
[11/13 09:36:53    612s] Redefined module register_row_19 is renamed to register_row_19_2.
[11/13 09:36:53    612s] Redefined module register_row_18 is renamed to register_row_18_2.
[11/13 09:36:53    612s] Redefined module register_row_17 is renamed to register_row_17_2.
[11/13 09:36:53    612s] Redefined module register_row_16 is renamed to register_row_16_2.
[11/13 09:36:53    612s] Redefined module register_row_15 is renamed to register_row_15_2.
[11/13 09:36:53    612s] Redefined module register_row_14 is renamed to register_row_14_2.
[11/13 09:36:53    612s] Redefined module register_row_13 is renamed to register_row_13_2.
[11/13 09:36:53    612s] Redefined module register_row_12 is renamed to register_row_12_2.
[11/13 09:36:53    612s] Redefined module register_row_11 is renamed to register_row_11_2.
[11/13 09:36:53    612s] Redefined module register_row_10 is renamed to register_row_10_2.
[11/13 09:36:53    612s] Redefined module register_row_9 is renamed to register_row_9_2.
[11/13 09:36:53    612s] Redefined module register_row_8 is renamed to register_row_8_2.
[11/13 09:36:53    612s] Redefined module register_row_7 is renamed to register_row_7_2.
[11/13 09:36:53    612s] Redefined module register_row_6 is renamed to register_row_6_2.
[11/13 09:36:53    612s] Redefined module register_row_5 is renamed to register_row_5_2.
[11/13 09:36:53    612s] Redefined module register_row_4 is renamed to register_row_4_2.
[11/13 09:36:53    612s] Redefined module register_row_3 is renamed to register_row_3_2.
[11/13 09:36:53    612s] Redefined module register_row_2 is renamed to register_row_2_2.
[11/13 09:36:53    612s] Redefined module register_row_1 is renamed to register_row_1_2.
[11/13 09:36:53    612s] Redefined module register_row_0 is renamed to register_row_0_2.
[11/13 09:36:53    612s] Redefined module register_file is renamed to register_file_2.
[11/13 09:36:53    612s] Redefined module shadowReg_AGU_5 is renamed to shadowReg_AGU_5_2.
[11/13 09:36:53    612s] Redefined module shadowReg_AGU_4 is renamed to shadowReg_AGU_4_2.
[11/13 09:36:53    612s] Redefined module shadowReg_AGU_3 is renamed to shadowReg_AGU_3_2.
[11/13 09:36:53    612s] Redefined module shadowReg_AGU_2 is renamed to shadowReg_AGU_2_2.
[11/13 09:36:53    612s] Redefined module shadowReg_AGU_1 is renamed to shadowReg_AGU_1_2.
[11/13 09:36:53    612s] Redefined module shadowReg_AGU_0 is renamed to shadowReg_AGU_0_2.
[11/13 09:36:53    612s] Redefined module AGU_3_DW01_sub_0_DW01_sub_4 is renamed to AGU_3_DW01_sub_0_DW01_sub_4_2.
[11/13 09:36:53    612s] Redefined module AGU_3_DW01_add_0_DW01_add_8 is renamed to AGU_3_DW01_add_0_DW01_add_8_2.
[11/13 09:36:53    612s] Redefined module AGU_3_DW01_add_1_DW01_add_9 is renamed to AGU_3_DW01_add_1_DW01_add_9_2.
[11/13 09:36:53    612s] Redefined module AGU_3 is renamed to AGU_3_2.
[11/13 09:36:53    612s] Redefined module AGU_2_DW01_sub_0_DW01_sub_3 is renamed to AGU_2_DW01_sub_0_DW01_sub_3_2.
[11/13 09:36:53    612s] Redefined module AGU_2_DW01_add_0_DW01_add_6 is renamed to AGU_2_DW01_add_0_DW01_add_6_2.
[11/13 09:36:53    612s] Redefined module AGU_2_DW01_add_1_DW01_add_7 is renamed to AGU_2_DW01_add_1_DW01_add_7_2.
[11/13 09:36:53    612s] Redefined module AGU_2 is renamed to AGU_2_2.
[11/13 09:36:53    612s] Redefined module AGU_RFblock_1 is renamed to AGU_RFblock_1_2.
[11/13 09:36:53    612s] Redefined module AGU_1_DW01_sub_0_DW01_sub_2 is renamed to AGU_1_DW01_sub_0_DW01_sub_2_2.
[11/13 09:36:53    612s] Redefined module AGU_1_DW01_add_0_DW01_add_4 is renamed to AGU_1_DW01_add_0_DW01_add_4_2.
[11/13 09:36:53    612s] Redefined module AGU_1_DW01_add_1_DW01_add_5 is renamed to AGU_1_DW01_add_1_DW01_add_5_2.
[11/13 09:36:53    612s] Redefined module AGU_1 is renamed to AGU_1_2.
[11/13 09:36:53    612s] Redefined module AGU_0_DW01_sub_0_DW01_sub_1 is renamed to AGU_0_DW01_sub_0_DW01_sub_1_2.
[11/13 09:36:53    612s] Redefined module AGU_0_DW01_add_0_DW01_add_2 is renamed to AGU_0_DW01_add_0_DW01_add_2_2.
[11/13 09:36:53    612s] Redefined module AGU_0_DW01_add_1_DW01_add_3 is renamed to AGU_0_DW01_add_1_DW01_add_3_2.
[11/13 09:36:53    612s] Redefined module AGU_0 is renamed to AGU_0_2.
[11/13 09:36:53    612s] Redefined module AGU_RFblock_0 is renamed to AGU_RFblock_0_2.
[11/13 09:36:53    612s] Redefined module register_file_top is renamed to register_file_top_2.
[11/13 09:36:53    612s] Redefined module MTRF_cell is renamed to MTRF_cell_2.
[11/13 09:36:53    612s] Redefined module silego is renamed to silego_2.
[11/13 09:36:53    612s] Redefined module addr_assign is renamed to addr_assign_1.
[11/13 09:36:53    612s] Reading verilogBinary netlist '../phy/db/part/Silago_bot.enc.dat/pnr/Silago_bot.v.bin'.
[11/13 09:36:53    612s] Building hierarchical netlist for Cell Silago_bot ...
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_bot' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_top' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'addr_assign_0' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'bus_selector' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'data_selector' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'silego_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'MTRF_cell_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'register_file_top_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_0_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_1_DW01_add_3_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_0_DW01_add_2_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_sub_0_DW01_sub_1_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_1_DW01_add_5_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_0_DW01_add_4_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_sub_0_DW01_sub_2_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_1_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_1_DW01_add_7_1' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:36:54    613s] Type 'man IMPECO-560' for more detail.
[11/13 09:36:54    613s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[11/13 09:36:54    613s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:36:54    613s] *** Netlist is NOT unique.
[11/13 09:36:54    613s] Updating the floorplan ...
[11/13 09:36:54    613s] Change top cell from drra_wrapper to Silago_bot.
[11/13 09:36:54    613s] Reading floorplan file - ../phy/db/part/Silago_bot.enc.dat/pnr/Silago_bot.fp.gz (mem = 4318.1M).
[11/13 09:36:54    613s] % Begin Load floorplan data ... (date=11/13 09:36:54, mem=3382.8M)
[11/13 09:36:54    613s] *info: reset 41791 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:36:54    613s] Set FPlanBox to (0 0 1200000 1199520)
[11/13 09:36:54    613s] Start create_tracks
[11/13 09:36:54    613s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:36:54    613s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:36:54    613s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:36:54    613s]  ... processed partition successfully.
[11/13 09:36:54    613s] Reading binary special route file ../phy/db/part/Silago_bot.enc.dat/pnr/Silago_bot.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:33:46 2024, version: 1)
[11/13 09:36:54    613s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3382.8M, current mem=3382.8M)
[11/13 09:36:54    613s] There are 51 nets with weight being set
[11/13 09:36:54    613s] There are 51 nets with bottomPreferredRoutingLayer being set
[11/13 09:36:54    613s] There are 51 nets with avoidDetour being set
[11/13 09:36:55    613s] Delete all existing relative floorplan constraints.
[11/13 09:36:55    613s] % End Load floorplan data ... (date=11/13 09:36:55, total cpu=0:00:00.3, real=0:00:01.0, peak res=3382.8M, current mem=3382.8M)
[11/13 09:36:55    614s] Reading placement file - ../phy/db/part/Silago_bot.enc.dat/pnr//Silago_bot.place.gz.
[11/13 09:36:55    614s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:33:47 2024, version# 2) ...
[11/13 09:36:55    614s] Read Views for adaptive view pruning ...
[11/13 09:36:55    614s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:36:55    614s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3937.1M) ***
[11/13 09:36:55    614s] Total net length = 8.076e+05 (3.893e+05 4.183e+05) (ext = 3.472e+04)
[11/13 09:36:55    614s] Reading PG file ../phy/db/part/Silago_bot.enc.dat/pnr//Silago_bot.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Tue Nov 12 20:33:46 2024)
[11/13 09:36:55    614s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3937.1M) ***
[11/13 09:36:55    614s] Reading property file ../phy/db/part/Silago_bot.enc.dat/pnr//Silago_bot.prop
[11/13 09:36:55    614s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3937.1M) ***
[11/13 09:36:55    614s] Reading routing file - ../phy/db/part/Silago_bot.enc.dat/pnr//Silago_bot.route.gz.
[11/13 09:36:55    614s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:33:47 2024 Format: 20.1) ...
[11/13 09:36:56    614s] *** Total 40397 nets are successfully restored.
[11/13 09:36:56    614s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3937.1M) ***
[11/13 09:36:56    614s] Change top cell from Silago_bot to drra_wrapper.
[11/13 09:36:56    615s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[0][0]' has multiple drives(# of drive = 2).
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:56    615s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:36:57    615s] Flattening partition Silago_bot.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:36:57    615s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:36:57    615s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:36:58    616s] Chip level rows are cut for partition [Silago_bot] at boundary and are brought back from partition db.
[11/13 09:36:58    617s] Flatten partition clones of partition Silago_bot.
[11/13 09:37:00    618s] Chip level rows are cut for partition [Silago_bot] at boundary and are brought back from partition db.
[11/13 09:37:01    620s] Chip level rows are cut for partition [Silago_bot] at boundary and are brought back from partition db.
[11/13 09:37:03    622s] Chip level rows are cut for partition [Silago_bot] at boundary and are brought back from partition db.
[11/13 09:37:05    624s] Chip level rows are cut for partition [Silago_bot] at boundary and are brought back from partition db.
[11/13 09:37:08    626s] Chip level rows are cut for partition [Silago_bot] at boundary and are brought back from partition db.
[11/13 09:37:09    627s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:37:09    627s] 441 swires and 4593 svias were compressed
[11/13 09:37:09    627s] 204 swires and 291 svias were decompressed from small or sparse groups
[11/13 09:37:09    628s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_bot.enc.dat/pnr//Silago_bot.init' ...
[11/13 09:37:09    628s] #
[11/13 09:37:09    628s] # For new setDontUse flow and infrastructure
[11/13 09:37:09    628s] #
[11/13 09:37:09    628s] ### End verbose source output for '../phy/db/part/Silago_bot.enc.dat/pnr//Silago_bot.init'.
[11/13 09:37:09    628s] Start flatten ILMs from external command!

[11/13 09:37:09    628s] Multi-Corner mode Number of corners is 1
[11/13 09:37:10    628s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_best.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_best.spef.gz  for corner rc_best
[11/13 09:37:10    628s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_worst.spef.gz /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.4/mmmc/ilm_data/Silago_bot_right_corner/Silago_bot_right_corner_postRoute_rc_worst.spef.gz  for corner rc_worst
[11/13 09:37:10    628s] *** Switching instance Silago_top_r_corner_inst_7_0 to ILM view...
[11/13 09:37:10    628s] *** Switching instance Silago_bot_r_corner_inst_7_1 to ILM view...
[11/13 09:37:10    628s] *Info: switch to global view
[11/13 09:37:11    628s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:37:12    630s] Restoring constraint mapping table...
[11/13 09:37:13    630s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_klAUV5/modes/CM.sdc' ...
[11/13 09:37:13    630s] Current (total cpu=0:10:32, real=0:15:02, peak res=4173.2M, current mem=4173.1M)
[11/13 09:37:13    630s] drra_wrapper
[11/13 09:37:13    631s] INFO (CTE): Constraints read successfully.
[11/13 09:37:13    631s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4190.8M, current mem=4190.8M)
[11/13 09:37:13    631s] Current (total cpu=0:10:32, real=0:15:02, peak res=4190.8M, current mem=4190.8M)
[11/13 09:37:14    631s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_klAUV5/modes/CM_AV_WC_RCWORST.sdc' ...
[11/13 09:37:14    632s] Current (total cpu=0:10:33, real=0:15:03, peak res=4190.8M, current mem=4190.8M)
[11/13 09:37:14    632s] drra_wrapper
[11/13 09:37:14    632s] INFO (CTE): Constraints read successfully.
[11/13 09:37:14    632s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4191.2M, current mem=4191.1M)
[11/13 09:37:14    632s] Current (total cpu=0:10:33, real=0:15:03, peak res=4191.2M, current mem=4191.1M)
[11/13 09:37:15    632s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_klAUV5/views/AV_WC_RCWORST_latency.sdc' ...
[11/13 09:37:15    632s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_klAUV5/views/AV_BC_RCBEST_latency.sdc' ...
[11/13 09:37:15    632s] Current (total cpu=0:10:34, real=0:15:04, peak res=4191.3M, current mem=4191.3M)
[11/13 09:37:18    636s] INFO (CTE): Constraints read successfully.
[11/13 09:37:18    636s] Ending "Constraint file reading stats" (total cpu=0:00:03.8, real=0:00:03.0, peak res=4220.7M, current mem=4220.7M)
[11/13 09:37:19    636s] Current (total cpu=0:10:38, real=0:15:08, peak res=4220.7M, current mem=4220.7M)
[11/13 09:37:19    636s] Current (total cpu=0:10:38, real=0:15:08, peak res=4220.7M, current mem=4220.7M)
[11/13 09:37:22    640s] INFO (CTE): Constraints read successfully.
[11/13 09:37:22    640s] Ending "Constraint file reading stats" (total cpu=0:00:03.5, real=0:00:03.0, peak res=4223.7M, current mem=4223.7M)
[11/13 09:37:22    640s] Current (total cpu=0:10:42, real=0:15:11, peak res=4223.7M, current mem=4223.7M)
[11/13 09:37:22    640s] Current (total cpu=0:10:42, real=0:15:11, peak res=4223.7M, current mem=4223.7M)
[11/13 09:37:24    642s] INFO (CTE): Constraints read successfully.
[11/13 09:37:25    642s] Ending "Constraint file reading stats" (total cpu=0:00:02.1, real=0:00:03.0, peak res=4225.3M, current mem=4225.3M)
[11/13 09:37:25    642s] Current (total cpu=0:10:44, real=0:15:14, peak res=4225.3M, current mem=4225.3M)
[11/13 09:37:25    642s] Current (total cpu=0:10:44, real=0:15:14, peak res=4225.3M, current mem=4225.3M)
[11/13 09:37:27    644s] INFO (CTE): Constraints read successfully.
[11/13 09:37:27    644s] Ending "Constraint file reading stats" (total cpu=0:00:02.1, real=0:00:02.0, peak res=4226.9M, current mem=4226.9M)
[11/13 09:37:27    645s] Current (total cpu=0:10:46, real=0:15:16, peak res=4226.9M, current mem=4226.9M)
[11/13 09:37:27    645s] Current (total cpu=0:10:46, real=0:15:16, peak res=4226.9M, current mem=4226.9M)
[11/13 09:37:27    645s] INFO (CTE): Constraints read successfully.
[11/13 09:37:27    645s] WARNING (CTE-25): Line: 1, 2 of File /tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_klAUV5/.viewLessIlmSdcFile.sdc : Skipped unsupported command: setPathGroupOptions
[11/13 09:37:27    645s] 
[11/13 09:37:27    645s] 
[11/13 09:37:27    645s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4227.3M, current mem=4227.3M)
[11/13 09:37:27    645s] Current (total cpu=0:10:46, real=0:15:16, peak res=4227.3M, current mem=4227.3M)
[11/13 09:37:27    645s] ** info: After switch to ILM view
[11/13 09:37:27    645s] ** info: there are 2470 modules.
[11/13 09:37:27    645s] ** info: there are 590861 stdCell insts.
[11/13 09:37:27    645s] ** info: there are 2 macros.
[11/13 09:37:27    645s] Flatten ILMs Successfully!

[11/13 09:37:27    645s] Ending "flatten_ilm" (total cpu=0:00:17.6, real=0:00:18.0, peak res=4227.3M, current mem=4227.3M)
[11/13 09:37:27    645s] *** assembleDesign summary ***
[11/13 09:37:27    645s] * Assembled 1 partition(s): Silago_bot
[11/13 09:37:27    645s] * For the assembled partitions, 1 partition(s) have clones: Silago_bot
[11/13 09:37:27    645s] * The design drra_wrapper contains 4 partition(s).
[11/13 09:37:27    645s] 
[11/13 09:37:27    645s] Trim Metal Layers:
[11/13 09:37:29    647s] LayerId::1 widthSet size::1
[11/13 09:37:29    647s] LayerId::2 widthSet size::1
[11/13 09:37:29    647s] LayerId::3 widthSet size::1
[11/13 09:37:29    647s] LayerId::4 widthSet size::1
[11/13 09:37:29    647s] LayerId::5 widthSet size::1
[11/13 09:37:29    647s] LayerId::6 widthSet size::1
[11/13 09:37:29    647s] LayerId::7 widthSet size::1
[11/13 09:37:29    647s] LayerId::8 widthSet size::1
[11/13 09:37:29    647s] LayerId::9 widthSet size::1
[11/13 09:37:29    647s] eee: pegSigSF::1.070000
[11/13 09:37:29    647s] Updating RC grid for preRoute extraction ...
[11/13 09:37:29    647s] Initializing multi-corner resistance tables ...
[11/13 09:37:30    647s] eee: l::1 avDens::0.150317 usedTrk::124684.722460 availTrk::829479.859310 sigTrk::124684.722460
[11/13 09:37:30    647s] eee: l::2 avDens::0.224266 usedTrk::152239.122196 availTrk::678833.582574 sigTrk::152239.122196
[11/13 09:37:30    647s] eee: l::3 avDens::0.252258 usedTrk::191429.301624 availTrk::758863.713970 sigTrk::191429.301624
[11/13 09:37:30    647s] eee: l::4 avDens::0.207587 usedTrk::137040.910511 availTrk::660161.250000 sigTrk::137040.910511
[11/13 09:37:30    647s] eee: l::5 avDens::0.153405 usedTrk::97625.419612 availTrk::636390.000000 sigTrk::97625.419612
[11/13 09:37:30    647s] eee: l::6 avDens::0.128155 usedTrk::49159.055528 availTrk::383591.250000 sigTrk::49159.055528
[11/13 09:37:30    647s] eee: l::7 avDens::0.103474 usedTrk::18532.212689 availTrk::179100.000000 sigTrk::18532.212689
[11/13 09:37:30    647s] eee: l::8 avDens::0.129649 usedTrk::2654.560323 availTrk::20475.000000 sigTrk::2654.560323
[11/13 09:37:30    647s] eee: l::9 avDens::0.158735 usedTrk::1714.333336 availTrk::10800.000000 sigTrk::1714.333336
[11/13 09:37:30    647s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:37:30    648s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303646 uaWl=1.000000 uaWlH=0.451059 aWlH=0.000000 lMod=0 pMax=0.869000 pMod=80 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:37:35    652s] 
[11/13 09:37:35    652s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:37:35    652s] Severity  ID               Count  Summary                                  
[11/13 09:37:35    652s] WARNING   IMPDB-2078        2432  Output pin %s of instance %s is connecte...
[11/13 09:37:35    652s] WARNING   IMPECO-259           1  The restored assign net '%s' has multipl...
[11/13 09:37:35    652s] WARNING   IMPECO-560         211  The netlist is not unique, because the m...
[11/13 09:37:35    652s] *** Message Summary: 2644 warning(s), 0 error(s)
[11/13 09:37:35    652s] 
[11/13 09:37:35    653s] #% End assemble_design (date=11/13 09:37:35, total cpu=0:00:59.0, real=0:01:00.0, peak res=4243.1M, current mem=4242.9M)
[11/13 09:37:35    653s] @ilmView 41> assemble_design -block_dir ../phy/db/part/Silago_bot_right_corner.enc.dat/ -encounter_format
#% Begin assemble_design (date=11/13 09:37:57, mem=4245.9M)
[11/13 09:37:57    661s] Start unflatten ILMs from external command!

[11/13 09:37:57    661s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:38:16    680s] Saving constraint mapping table
[11/13 09:38:18    682s] *Info: switch to top level view
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:19    682s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:38:19    682s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:38:19    682s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:38:19    682s] Restoring constraint mapping table...
[11/13 09:38:19    682s] Clean up Top Level RC Database ....
[11/13 09:38:19    682s] Deleting spef ILM setup ...
[11/13 09:38:19    682s] Unflatten ILMs Successfully!

[11/13 09:38:19    682s] Ending "unflatten_ilm" (total cpu=0:00:21.5, real=0:00:22.0, peak res=4391.2M, current mem=4384.7M)
[11/13 09:38:19    683s] *Info: unbind inst Silago_bot_r_corner_inst_7_1 from cell Silago_bot_right_corner (flat cell Silago_bot_right_corner)
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:38:19    683s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_bot_right_corner.enc.dat//root.init' ...
[11/13 09:38:19    683s] @if {![namespace exists ::IMEX]} { namespace eval ::IMEX {} }
[11/13 09:38:19    683s] @set ::IMEX::dataVar [file dirname [file normalize [info script]]]
[11/13 09:38:19    683s] @set ::IMEX::libVar ${::IMEX::dataVar}/libs
[11/13 09:38:19    683s] 
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_analysis_type single
[11/13 09:38:19    683s] @::db::check_and_set_root_attr _timing_constraint_enable_efficient_constant_update true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr floorplan_is_max_io_height 0
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_delete_floating_hnets false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_design_netlist_type Verilog
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_ground_nets VSS
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_keep_empty_modules true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_lef_files [list ${::IMEX::libVar}/lef/tcbn90g_9lm.lef ]
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_mmmc_files ${::IMEX::dataVar}/viewDefinition.tcl
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_mmmc_version 2
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_netlist_files ${::IMEX::dataVar}/vbin/Silago_bot_right_corner.v.bin
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_power_nets VDD
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_read_netlist_allow_port_mismatch false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_read_netlist_allow_undefined_cells true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_read_netlist_files ../syn/db//drra_wrapper.v
[11/13 09:38:19    683s] @::db::check_and_set_root_attr init_read_netlist_tolerate_port_mismatch false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr read_physical_check_colored_shape false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr source_verbose true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_analysis_honor_active_logic_view false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_constraint_enable_efficient_constant_update true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_constraint_enable_write_exception_line_limit true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_continue_on_error false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_library_ca_derate_data_consistency false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_property_enable_filter_mt_after_timing_update true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_report_create_flat_cte_pin_during_get_property false
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_report_enable_novus_format true
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_report_fields {timing_point flags arc edge cell fanout transition delay arrival}
[11/13 09:38:19    683s] @::db::check_and_set_root_attr timing_time_unit none
[11/13 09:38:19    683s] ### End verbose source output for '../phy/db/part/Silago_bot_right_corner.enc.dat//root.init'.
[11/13 09:38:20    683s] Redefined module cell_config_swb is renamed to cell_config_swb_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_11 is renamed to InputMux_BW16_M5_11_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_10 is renamed to InputMux_BW16_M5_10_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_9 is renamed to InputMux_BW16_M5_9_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_8 is renamed to InputMux_BW16_M5_8_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_7 is renamed to InputMux_BW16_M5_7_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_6 is renamed to InputMux_BW16_M5_6_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_5 is renamed to InputMux_BW16_M5_5_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_4 is renamed to InputMux_BW16_M5_4_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_3 is renamed to InputMux_BW16_M5_3_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_2 is renamed to InputMux_BW16_M5_2_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_1 is renamed to InputMux_BW16_M5_1_3.
[11/13 09:38:20    683s] Redefined module InputMux_BW16_M5_0 is renamed to InputMux_BW16_M5_0_3.
[11/13 09:38:20    683s] Redefined module switchbox_BW16_M5 is renamed to switchbox_BW16_M5_3.
[11/13 09:38:20    683s] Redefined module priorityComponent_No_Select2_1 is renamed to priorityComponent_No_Select2_1_3.
[11/13 09:38:20    683s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1_3.
[11/13 09:38:20    683s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1_3.
[11/13 09:38:20    683s] Redefined module priorityComponent_No_Select2_0 is renamed to priorityComponent_No_Select2_0_3.
[11/13 09:38:20    683s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0_3.
[11/13 09:38:20    683s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0_3.
[11/13 09:38:20    683s] Redefined module autoloop_DW01_add_0_DW01_add_33 is renamed to autoloop_DW01_add_0_DW01_add_33_3.
[11/13 09:38:20    683s] Redefined module autoloop_DW01_add_1_DW01_add_34 is renamed to autoloop_DW01_add_1_DW01_add_34_3.
[11/13 09:38:20    683s] Redefined module autoloop_DW01_add_2_DW01_add_35 is renamed to autoloop_DW01_add_2_DW01_add_35_3.
[11/13 09:38:20    683s] Redefined module autoloop_DW01_add_3_DW01_add_36 is renamed to autoloop_DW01_add_3_DW01_add_36_3.
[11/13 09:38:20    683s] Redefined module autoloop is renamed to autoloop_3.
[11/13 09:38:20    683s] Redefined module RACCU_DW01_sub_0_DW01_sub_10 is renamed to RACCU_DW01_sub_0_DW01_sub_10_3.
[11/13 09:38:20    683s] Redefined module RACCU_DW01_add_0_DW01_add_32 is renamed to RACCU_DW01_add_0_DW01_add_32_3.
[11/13 09:38:20    683s] Redefined module RACCU is renamed to RACCU_3.
[11/13 09:38:20    683s] Redefined module RaccuRF is renamed to RaccuRF_3.
[11/13 09:38:20    683s] Redefined module RaccuAndLoop is renamed to RaccuAndLoop_3.
[11/13 09:38:20    683s] Redefined module sequencer_DW01_inc_1_DW01_inc_37 is renamed to sequencer_DW01_inc_1_DW01_inc_37_3.
[11/13 09:38:20    683s] Redefined module sequencer is renamed to sequencer_3.
[11/13 09:38:20    683s] Redefined module shadowReg is renamed to shadowReg_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35 is renamed to twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_4 is renamed to twos_compl_b_width16_4_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34 is renamed to twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_3 is renamed to twos_compl_b_width16_3_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33 is renamed to twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_2 is renamed to twos_compl_b_width16_2_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32 is renamed to twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_1 is renamed to twos_compl_b_width16_1_3.
[11/13 09:38:20    683s] Redefined module divider_pipe_DW_div_6 is renamed to divider_pipe_DW_div_6_3.
[11/13 09:38:20    683s] Redefined module divider_pipe_DW_div_pipe_0 is renamed to divider_pipe_DW_div_pipe_0_3.
[11/13 09:38:20    683s] Redefined module divider_pipe is renamed to divider_pipe_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31 is renamed to twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31_3.
[11/13 09:38:20    683s] Redefined module twos_compl_b_width16_0 is renamed to twos_compl_b_width16_0_3.
[11/13 09:38:20    683s] Redefined module Q_format_n_to_one_Nb16_frac_part11_out_fp11 is renamed to Q_format_n_to_one_Nb16_frac_part11_out_fp11_3.
[11/13 09:38:20    683s] Redefined module offset_gen_Nb16_frac_part_lut11 is renamed to offset_gen_Nb16_frac_part_lut11_3.
[11/13 09:38:20    683s] Redefined module Squash_Unit_Nb16_frac_part11 is renamed to Squash_Unit_Nb16_frac_part11_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20 is renamed to adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21 is renamed to adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22 is renamed to adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23 is renamed to adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_1 is renamed to adder_nbits_width32_select_w2_1_3.
[11/13 09:38:20    683s] Redefined module Saturation_Unit_1 is renamed to Saturation_Unit_1_3.
[11/13 09:38:20    683s] Redefined module Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1 is renamed to Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_3.
[11/13 09:38:20    683s] Redefined module Maxmin_Unit_Nb16_1 is renamed to Maxmin_Unit_Nb16_1_3.
[11/13 09:38:20    683s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash1 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash1_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_3.
[11/13 09:38:20    683s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10 is renamed to adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11 is renamed to adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12 is renamed to adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13 is renamed to adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_3.
[11/13 09:38:20    683s] Redefined module adder_nbits_width32_select_w2_0 is renamed to adder_nbits_width32_select_w2_0_3.
[11/13 09:38:20    683s] Redefined module Saturation_Unit_0 is renamed to Saturation_Unit_0_3.
[11/13 09:38:20    683s] Redefined module Maxmin_Unit_Nb16_0_DW01_cmp6_0 is renamed to Maxmin_Unit_Nb16_0_DW01_cmp6_0_3.
[11/13 09:38:20    683s] Redefined module Maxmin_Unit_Nb16_0 is renamed to Maxmin_Unit_Nb16_0_3.
[11/13 09:38:20    683s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash0 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash0_3.
[11/13 09:38:20    683s] Redefined module Sat_n_round_1 is renamed to Sat_n_round_1_3.
[11/13 09:38:20    683s] Redefined module Sat_n_round_0 is renamed to Sat_n_round_0_3.
[11/13 09:38:20    683s] Redefined module scaler_DW_mult_tc_3 is renamed to scaler_DW_mult_tc_3_3.
[11/13 09:38:20    683s] Redefined module scaler_DW_mult_tc_2 is renamed to scaler_DW_mult_tc_2_3.
[11/13 09:38:20    683s] Redefined module scaler_DW_mult_tc_1 is renamed to scaler_DW_mult_tc_1_3.
[11/13 09:38:20    683s] Redefined module scaler_DW_mult_tc_4 is renamed to scaler_DW_mult_tc_4_3.
[11/13 09:38:20    683s] Redefined module scaler_DW_mult_tc_0 is renamed to scaler_DW_mult_tc_0_3.
[11/13 09:38:20    683s] Redefined module scaler is renamed to scaler_3.
[11/13 09:38:20    683s] Redefined module DPU is renamed to DPU_3.
[11/13 09:38:20    683s] Redefined module register_row_63 is renamed to register_row_63_3.
[11/13 09:38:20    683s] Redefined module register_row_62 is renamed to register_row_62_3.
[11/13 09:38:20    683s] Redefined module register_row_61 is renamed to register_row_61_3.
[11/13 09:38:20    683s] Redefined module register_row_60 is renamed to register_row_60_3.
[11/13 09:38:20    683s] Redefined module register_row_59 is renamed to register_row_59_3.
[11/13 09:38:20    683s] Redefined module register_row_58 is renamed to register_row_58_3.
[11/13 09:38:20    683s] Redefined module register_row_57 is renamed to register_row_57_3.
[11/13 09:38:20    683s] Redefined module register_row_56 is renamed to register_row_56_3.
[11/13 09:38:20    683s] Redefined module register_row_55 is renamed to register_row_55_3.
[11/13 09:38:20    683s] Redefined module register_row_54 is renamed to register_row_54_3.
[11/13 09:38:20    683s] Redefined module register_row_53 is renamed to register_row_53_3.
[11/13 09:38:20    683s] Redefined module register_row_52 is renamed to register_row_52_3.
[11/13 09:38:20    683s] Redefined module register_row_51 is renamed to register_row_51_3.
[11/13 09:38:20    683s] Redefined module register_row_50 is renamed to register_row_50_3.
[11/13 09:38:20    683s] Redefined module register_row_49 is renamed to register_row_49_3.
[11/13 09:38:20    683s] Redefined module register_row_48 is renamed to register_row_48_3.
[11/13 09:38:20    683s] Redefined module register_row_47 is renamed to register_row_47_3.
[11/13 09:38:20    683s] Redefined module register_row_46 is renamed to register_row_46_3.
[11/13 09:38:20    683s] Redefined module register_row_45 is renamed to register_row_45_3.
[11/13 09:38:20    683s] Redefined module register_row_44 is renamed to register_row_44_3.
[11/13 09:38:20    683s] Redefined module register_row_43 is renamed to register_row_43_3.
[11/13 09:38:20    683s] Redefined module register_row_42 is renamed to register_row_42_3.
[11/13 09:38:20    683s] Redefined module register_row_41 is renamed to register_row_41_3.
[11/13 09:38:20    683s] Redefined module register_row_40 is renamed to register_row_40_3.
[11/13 09:38:20    683s] Redefined module register_row_39 is renamed to register_row_39_3.
[11/13 09:38:20    683s] Redefined module register_row_38 is renamed to register_row_38_3.
[11/13 09:38:20    683s] Redefined module register_row_37 is renamed to register_row_37_3.
[11/13 09:38:20    683s] Redefined module register_row_36 is renamed to register_row_36_3.
[11/13 09:38:20    683s] Redefined module register_row_35 is renamed to register_row_35_3.
[11/13 09:38:20    683s] Redefined module register_row_34 is renamed to register_row_34_3.
[11/13 09:38:20    683s] Redefined module register_row_33 is renamed to register_row_33_3.
[11/13 09:38:20    683s] Redefined module register_row_32 is renamed to register_row_32_3.
[11/13 09:38:20    683s] Redefined module register_row_31 is renamed to register_row_31_3.
[11/13 09:38:20    683s] Redefined module register_row_30 is renamed to register_row_30_3.
[11/13 09:38:20    683s] Redefined module register_row_29 is renamed to register_row_29_3.
[11/13 09:38:20    683s] Redefined module register_row_28 is renamed to register_row_28_3.
[11/13 09:38:20    683s] Redefined module register_row_27 is renamed to register_row_27_3.
[11/13 09:38:20    683s] Redefined module register_row_26 is renamed to register_row_26_3.
[11/13 09:38:20    683s] Redefined module register_row_25 is renamed to register_row_25_3.
[11/13 09:38:20    683s] Redefined module register_row_24 is renamed to register_row_24_3.
[11/13 09:38:20    683s] Redefined module register_row_23 is renamed to register_row_23_3.
[11/13 09:38:20    683s] Redefined module register_row_22 is renamed to register_row_22_3.
[11/13 09:38:20    683s] Redefined module register_row_21 is renamed to register_row_21_3.
[11/13 09:38:20    683s] Redefined module register_row_20 is renamed to register_row_20_3.
[11/13 09:38:20    683s] Redefined module register_row_19 is renamed to register_row_19_3.
[11/13 09:38:20    683s] Redefined module register_row_18 is renamed to register_row_18_3.
[11/13 09:38:20    683s] Redefined module register_row_17 is renamed to register_row_17_3.
[11/13 09:38:20    683s] Redefined module register_row_16 is renamed to register_row_16_3.
[11/13 09:38:20    683s] Redefined module register_row_15 is renamed to register_row_15_3.
[11/13 09:38:20    683s] Redefined module register_row_14 is renamed to register_row_14_3.
[11/13 09:38:20    683s] Redefined module register_row_13 is renamed to register_row_13_3.
[11/13 09:38:20    683s] Redefined module register_row_12 is renamed to register_row_12_3.
[11/13 09:38:20    683s] Redefined module register_row_11 is renamed to register_row_11_3.
[11/13 09:38:20    683s] Redefined module register_row_10 is renamed to register_row_10_3.
[11/13 09:38:20    683s] Redefined module register_row_9 is renamed to register_row_9_3.
[11/13 09:38:20    683s] Redefined module register_row_8 is renamed to register_row_8_3.
[11/13 09:38:20    683s] Redefined module register_row_7 is renamed to register_row_7_3.
[11/13 09:38:20    683s] Redefined module register_row_6 is renamed to register_row_6_3.
[11/13 09:38:20    683s] Redefined module register_row_5 is renamed to register_row_5_3.
[11/13 09:38:20    683s] Redefined module register_row_4 is renamed to register_row_4_3.
[11/13 09:38:20    683s] Redefined module register_row_3 is renamed to register_row_3_3.
[11/13 09:38:20    683s] Redefined module register_row_2 is renamed to register_row_2_3.
[11/13 09:38:20    683s] Redefined module register_row_1 is renamed to register_row_1_3.
[11/13 09:38:20    683s] Redefined module register_row_0 is renamed to register_row_0_3.
[11/13 09:38:20    683s] Redefined module register_file is renamed to register_file_3.
[11/13 09:38:20    683s] Redefined module shadowReg_AGU_5 is renamed to shadowReg_AGU_5_3.
[11/13 09:38:20    683s] Redefined module shadowReg_AGU_4 is renamed to shadowReg_AGU_4_3.
[11/13 09:38:20    683s] Redefined module shadowReg_AGU_3 is renamed to shadowReg_AGU_3_3.
[11/13 09:38:20    683s] Redefined module shadowReg_AGU_2 is renamed to shadowReg_AGU_2_3.
[11/13 09:38:20    683s] Redefined module shadowReg_AGU_1 is renamed to shadowReg_AGU_1_3.
[11/13 09:38:20    683s] Redefined module shadowReg_AGU_0 is renamed to shadowReg_AGU_0_3.
[11/13 09:38:20    683s] Redefined module AGU_3_DW01_sub_0_DW01_sub_4 is renamed to AGU_3_DW01_sub_0_DW01_sub_4_3.
[11/13 09:38:20    683s] Redefined module AGU_3_DW01_add_0_DW01_add_8 is renamed to AGU_3_DW01_add_0_DW01_add_8_3.
[11/13 09:38:20    683s] Redefined module AGU_3_DW01_add_1_DW01_add_9 is renamed to AGU_3_DW01_add_1_DW01_add_9_3.
[11/13 09:38:20    683s] Redefined module AGU_3 is renamed to AGU_3_3.
[11/13 09:38:20    683s] Redefined module AGU_2_DW01_sub_0_DW01_sub_3 is renamed to AGU_2_DW01_sub_0_DW01_sub_3_3.
[11/13 09:38:20    683s] Redefined module AGU_2_DW01_add_0_DW01_add_6 is renamed to AGU_2_DW01_add_0_DW01_add_6_3.
[11/13 09:38:20    683s] Redefined module AGU_2_DW01_add_1_DW01_add_7 is renamed to AGU_2_DW01_add_1_DW01_add_7_3.
[11/13 09:38:20    683s] Redefined module AGU_2 is renamed to AGU_2_3.
[11/13 09:38:20    683s] Redefined module AGU_RFblock_1 is renamed to AGU_RFblock_1_3.
[11/13 09:38:20    683s] Redefined module AGU_1_DW01_sub_0_DW01_sub_2 is renamed to AGU_1_DW01_sub_0_DW01_sub_2_3.
[11/13 09:38:20    683s] Redefined module AGU_1_DW01_add_0_DW01_add_4 is renamed to AGU_1_DW01_add_0_DW01_add_4_3.
[11/13 09:38:20    683s] Redefined module AGU_1_DW01_add_1_DW01_add_5 is renamed to AGU_1_DW01_add_1_DW01_add_5_3.
[11/13 09:38:20    683s] Redefined module AGU_1 is renamed to AGU_1_3.
[11/13 09:38:20    683s] Redefined module AGU_0_DW01_sub_0_DW01_sub_1 is renamed to AGU_0_DW01_sub_0_DW01_sub_1_3.
[11/13 09:38:20    683s] Redefined module AGU_0_DW01_add_0_DW01_add_2 is renamed to AGU_0_DW01_add_0_DW01_add_2_3.
[11/13 09:38:20    683s] Redefined module AGU_0_DW01_add_1_DW01_add_3 is renamed to AGU_0_DW01_add_1_DW01_add_3_3.
[11/13 09:38:20    683s] Redefined module AGU_0 is renamed to AGU_0_3.
[11/13 09:38:20    683s] Redefined module AGU_RFblock_0 is renamed to AGU_RFblock_0_3.
[11/13 09:38:20    683s] Redefined module register_file_top is renamed to register_file_top_3.
[11/13 09:38:20    683s] Redefined module MTRF_cell is renamed to MTRF_cell_3.
[11/13 09:38:20    683s] Redefined module silego is renamed to silego_3.
[11/13 09:38:20    683s] Redefined module addr_assign is renamed to addr_assign_2.
[11/13 09:38:20    683s] Keeping previous port order for module Silago_bot_right_corner.
[11/13 09:38:20    683s] Reading verilogBinary netlist '../phy/db/part/Silago_bot_right_corner.enc.dat/vbin/Silago_bot_right_corner.v.bin'.
[11/13 09:38:20    683s] Building hierarchical netlist for Cell Silago_bot_right_corner ...
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_bot' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'addr_assign_2' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'silego_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'MTRF_cell_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'register_file_top_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_0_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_1_DW01_add_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_0_DW01_add_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_sub_0_DW01_sub_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_1_DW01_add_5_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_0_DW01_add_4_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_sub_0_DW01_sub_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_1_DW01_add_7_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_0_DW01_add_6_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_sub_0_DW01_sub_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:38:20    684s] Type 'man IMPECO-560' for more detail.
[11/13 09:38:20    684s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[11/13 09:38:20    684s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:38:20    684s] *** Netlist is NOT unique.
[11/13 09:38:20    684s] Updating the floorplan ...
[11/13 09:38:20    684s] Change top cell from drra_wrapper to Silago_bot_right_corner.
[11/13 09:38:20    684s] Reading floorplan file - ../phy/db/part/Silago_bot_right_corner.enc.dat/Silago_bot_right_corner.fp.gz (mem = 4921.4M).
[11/13 09:38:20    684s] % Begin Load floorplan data ... (date=11/13 09:38:20, mem=3952.7M)
[11/13 09:38:20    684s] *info: reset 42279 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:38:21    684s] Set FPlanBox to (0 0 1200000 1199520)
[11/13 09:38:21    684s] Start create_tracks
[11/13 09:38:21    684s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:38:21    684s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:38:21    684s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:38:21    684s]  ... processed partition successfully.
[11/13 09:38:21    684s] Reading binary special route file ../phy/db/part/Silago_bot_right_corner.enc.dat/Silago_bot_right_corner.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:00:13 2024, version: 1)
[11/13 09:38:21    684s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:38:21    684s] 8 swires and 2 svias were compressed
[11/13 09:38:21    684s] 8 swires and 2 svias were decompressed from small or sparse groups
[11/13 09:38:21    684s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3952.8M, current mem=3952.8M)
[11/13 09:38:21    684s] Delete all existing relative floorplan constraints.
[11/13 09:38:21    684s] % End Load floorplan data ... (date=11/13 09:38:21, total cpu=0:00:00.3, real=0:00:01.0, peak res=3952.9M, current mem=3952.9M)
[11/13 09:38:21    684s] Reading placement file - ../phy/db/part/Silago_bot_right_corner.enc.dat//Silago_bot_right_corner.place.gz.
[11/13 09:38:21    684s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:00:13 2024, version# 1) ...
[11/13 09:38:21    684s] Read Views for adaptive view pruning ...
[11/13 09:38:21    684s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:38:21    684s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4506.4M) ***
[11/13 09:38:21    684s] Total net length = 4.100e+01 (2.050e+01 2.050e+01) (ext = 1.111e+00)
[11/13 09:38:21    684s] Reading PG file ../phy/db/part/Silago_bot_right_corner.enc.dat//Silago_bot_right_corner.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Tue Nov 12 20:00:13 2024)
[11/13 09:38:21    684s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4506.4M) ***
[11/13 09:38:21    684s] Reading property file ../phy/db/part/Silago_bot_right_corner.enc.dat//Silago_bot_right_corner.prop
[11/13 09:38:21    684s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4506.4M) ***
[11/13 09:38:21    684s] Reading routing file - ../phy/db/part/Silago_bot_right_corner.enc.dat//Silago_bot_right_corner.route.gz.
[11/13 09:38:22    684s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:00:13 2024 Format: 20.1) ...
[11/13 09:38:22    685s] *** Total 41206 nets are successfully restored.
[11/13 09:38:22    685s] *** Completed restoreRoute (cpu=0:00:00.1 real=0:00:01.0 mem=4506.4M) ***
[11/13 09:38:22    685s] Change top cell from Silago_bot_right_corner to drra_wrapper.
[11/13 09:38:23    685s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[2][0]' has multiple drives(# of drive = 2).
[11/13 09:38:23    685s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[3][0]' has multiple drives(# of drive = 2).
[11/13 09:38:23    685s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[4][0]' has multiple drives(# of drive = 2).
[11/13 09:38:23    685s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[5][0]' has multiple drives(# of drive = 2).
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[6][0]' has multiple drives(# of drive = 2).
[11/13 09:38:23    685s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[1][0]' has multiple drives(# of drive = 2).
[11/13 09:38:23    685s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[0][0]' has multiple drives(# of drive = 2).
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:38:23    685s] Flattening partition Silago_bot_right_corner.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:38:23    686s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:38:23    686s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:38:24    687s] **WARN: (IMPPTN-3500):	For Net CTS_10, conflicting value found for attribute 'avoidDetour'. Its value on block-net clk of block Silago_bot_right_corner is 0 and value on top-net is 1. Setting its value as 1
[11/13 09:38:24    687s] **WARN: (IMPPTN-3506):	For Net CTS_10, conflicting value found for attribute 'preferredExtraSpace'. Its value on block-net clk of block Silago_bot_right_corner is 0 and value on top-net is 1. Preserving higher extra spacing value 1
[11/13 09:38:24    687s] **WARN: (IMPPTN-3513):	For Net CTS_10, conflicting value found for attribute 'weight'. Its value on block-net clk of block Silago_bot_right_corner is 2 and value on top-net is 20. Preserving higher weight value 20
[11/13 09:38:24    687s] Chip level rows are cut for partition [Silago_bot_right_corner] at boundary and are brought back from partition db.
[11/13 09:38:25    688s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:38:25    688s] 433 swires and 1002 svias were compressed
[11/13 09:38:25    688s] 186 swires and 261 svias were decompressed from small or sparse groups
[11/13 09:38:25    688s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_bot_right_corner.enc.dat//Silago_bot_right_corner.init' ...
[11/13 09:38:25    688s] #
[11/13 09:38:25    688s] # For new setDontUse flow and infrastructure
[11/13 09:38:25    688s] #
[11/13 09:38:25    688s] ### End verbose source output for '../phy/db/part/Silago_bot_right_corner.enc.dat//Silago_bot_right_corner.init'.
[11/13 09:38:25    688s] Start flatten ILMs from external command!

[11/13 09:38:25    688s] Multi-Corner mode Number of corners is 1
[11/13 09:38:26    688s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_best.spef.gz  for corner rc_best
[11/13 09:38:26    688s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_worst.spef.gz  for corner rc_worst
[11/13 09:38:26    688s] *** Switching instance Silago_top_r_corner_inst_7_0 to ILM view...
[11/13 09:38:26    688s] *Info: switch to global view
[11/13 09:38:26    689s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:38:28    690s] Restoring constraint mapping table...
[11/13 09:38:28    691s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_yJVhNG/modes/CM.sdc' ...
[11/13 09:38:29    691s] Current (total cpu=0:11:32, real=0:16:18, peak res=4400.9M, current mem=4244.1M)
[11/13 09:38:29    691s] drra_wrapper
[11/13 09:38:29    691s] INFO (CTE): Constraints read successfully.
[11/13 09:38:29    691s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4261.8M, current mem=4261.8M)
[11/13 09:38:29    691s] Current (total cpu=0:11:33, real=0:16:18, peak res=4400.9M, current mem=4261.8M)
[11/13 09:38:29    692s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_yJVhNG/modes/CM_AV_WC_RCWORST.sdc' ...
[11/13 09:38:30    692s] Current (total cpu=0:11:33, real=0:16:19, peak res=4400.9M, current mem=4261.8M)
[11/13 09:38:30    692s] drra_wrapper
[11/13 09:38:30    692s] INFO (CTE): Constraints read successfully.
[11/13 09:38:30    692s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4262.2M, current mem=4262.2M)
[11/13 09:38:30    692s] Current (total cpu=0:11:34, real=0:16:19, peak res=4400.9M, current mem=4262.2M)
[11/13 09:38:30    693s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_yJVhNG/views/AV_WC_RCWORST_latency.sdc' ...
[11/13 09:38:30    693s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_yJVhNG/views/AV_BC_RCBEST_latency.sdc' ...
[11/13 09:38:30    693s] Current (total cpu=0:11:34, real=0:16:19, peak res=4400.9M, current mem=4262.3M)
[11/13 09:38:34    696s] INFO (CTE): Constraints read successfully.
[11/13 09:38:34    696s] Ending "Constraint file reading stats" (total cpu=0:00:03.7, real=0:00:04.0, peak res=4291.2M, current mem=4291.2M)
[11/13 09:38:34    697s] Current (total cpu=0:11:38, real=0:16:23, peak res=4400.9M, current mem=4291.2M)
[11/13 09:38:34    697s] Current (total cpu=0:11:38, real=0:16:23, peak res=4400.9M, current mem=4291.3M)
[11/13 09:38:36    699s] INFO (CTE): Constraints read successfully.
[11/13 09:38:36    699s] Ending "Constraint file reading stats" (total cpu=0:00:02.0, real=0:00:02.0, peak res=4292.4M, current mem=4292.4M)
[11/13 09:38:36    699s] Current (total cpu=0:11:40, real=0:16:25, peak res=4400.9M, current mem=4292.4M)
[11/13 09:38:37    699s] Current (total cpu=0:11:40, real=0:16:26, peak res=4400.9M, current mem=4292.4M)
[11/13 09:38:37    699s] INFO (CTE): Constraints read successfully.
[11/13 09:38:37    699s] WARNING (CTE-25): Line: 1, 2 of File /tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_yJVhNG/.viewLessIlmSdcFile.sdc : Skipped unsupported command: setPathGroupOptions
[11/13 09:38:37    699s] 
[11/13 09:38:37    699s] 
[11/13 09:38:37    699s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4292.7M, current mem=4292.7M)
[11/13 09:38:37    699s] Current (total cpu=0:11:41, real=0:16:26, peak res=4400.9M, current mem=4292.7M)
[11/13 09:38:37    699s] ** info: After switch to ILM view
[11/13 09:38:37    699s] ** info: there are 2472 modules.
[11/13 09:38:37    699s] ** info: there are 611060 stdCell insts.
[11/13 09:38:37    699s] ** info: there are 1 macros.
[11/13 09:38:37    699s] Flatten ILMs Successfully!

[11/13 09:38:37    699s] Ending "flatten_ilm" (total cpu=0:00:11.3, real=0:00:12.0, peak res=4292.7M, current mem=4292.7M)
[11/13 09:38:37    699s] *** assembleDesign summary ***
[11/13 09:38:37    699s] * Assembled 1 partition(s): Silago_bot_right_corner
[11/13 09:38:37    699s] * The design drra_wrapper contains 5 partition(s).
[11/13 09:38:37    699s] 
[11/13 09:38:37    699s] Trim Metal Layers:
[11/13 09:38:39    701s] LayerId::1 widthSet size::1
[11/13 09:38:39    701s] LayerId::2 widthSet size::1
[11/13 09:38:39    701s] LayerId::3 widthSet size::1
[11/13 09:38:39    701s] LayerId::4 widthSet size::1
[11/13 09:38:39    701s] LayerId::5 widthSet size::1
[11/13 09:38:39    701s] LayerId::6 widthSet size::1
[11/13 09:38:39    701s] LayerId::7 widthSet size::1
[11/13 09:38:39    701s] LayerId::8 widthSet size::1
[11/13 09:38:39    701s] LayerId::9 widthSet size::1
[11/13 09:38:39    701s] eee: pegSigSF::1.070000
[11/13 09:38:39    701s] Updating RC grid for preRoute extraction ...
[11/13 09:38:39    701s] Initializing multi-corner resistance tables ...
[11/13 09:38:39    701s] eee: l::1 avDens::0.148681 usedTrk::130899.008175 availTrk::880399.928888 sigTrk::130899.008175
[11/13 09:38:39    701s] eee: l::2 avDens::0.222567 usedTrk::152381.922196 availTrk::684655.305317 sigTrk::152381.922196
[11/13 09:38:39    701s] eee: l::3 avDens::0.252240 usedTrk::191429.301624 availTrk::758915.872840 sigTrk::191429.301624
[11/13 09:38:39    701s] eee: l::4 avDens::0.207587 usedTrk::137040.910511 availTrk::660161.250000 sigTrk::137040.910511
[11/13 09:38:39    701s] eee: l::5 avDens::0.153405 usedTrk::97625.419612 availTrk::636390.000000 sigTrk::97625.419612
[11/13 09:38:39    701s] eee: l::6 avDens::0.128155 usedTrk::49159.055528 availTrk::383591.250000 sigTrk::49159.055528
[11/13 09:38:39    701s] eee: l::7 avDens::0.103474 usedTrk::18532.212689 availTrk::179100.000000 sigTrk::18532.212689
[11/13 09:38:39    701s] eee: l::8 avDens::0.129649 usedTrk::2654.560323 availTrk::20475.000000 sigTrk::2654.560323
[11/13 09:38:39    701s] eee: l::9 avDens::0.158735 usedTrk::1714.333336 availTrk::10800.000000 sigTrk::1714.333336
[11/13 09:38:39    701s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:38:39    702s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303646 uaWl=1.000000 uaWlH=0.451059 aWlH=0.000000 lMod=0 pMax=0.869000 pMod=80 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:38:44    707s] 
[11/13 09:38:44    707s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:38:44    707s] Severity  ID               Count  Summary                                  
[11/13 09:38:44    707s] WARNING   IMPPTN-3500          1  For Net %s, conflicting value found for ...
[11/13 09:38:44    707s] WARNING   IMPPTN-3506          1  For Net %s, conflicting value found for ...
[11/13 09:38:44    707s] WARNING   IMPPTN-3513          1  For Net %s, conflicting value found for ...
[11/13 09:38:44    707s] WARNING   IMPDB-2078         320  Output pin %s of instance %s is connecte...
[11/13 09:38:44    707s] WARNING   IMPECO-259           7  The restored assign net '%s' has multipl...
[11/13 09:38:44    707s] WARNING   IMPECO-560         418  The netlist is not unique, because the m...
[11/13 09:38:44    707s] *** Message Summary: 748 warning(s), 0 error(s)
[11/13 09:38:44    707s] 
[11/13 09:38:44    707s] #% End assemble_design (date=11/13 09:38:44, total cpu=0:00:46.4, real=0:00:47.0, peak res=4400.9M, current mem=4295.4M)
[11/13 09:38:44    707s] @ilmView 42> assemble_design -block_dir ../phy/db/part/Silago_bot_right_corner.enc.dat/pnr/ -encounter_format
#% Begin assemble_design (date=11/13 09:39:02, mem=4295.6M)
[11/13 09:39:02    714s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:39:24    737s] Start unflatten ILMs from external command!

[11/13 09:39:24    737s] **ERROR: (TA-965):	An internal error has  occurred due to the timing system not being properly initialized before being called internally. You should contact Cadence for assistance in resolving this issue.
[11/13 09:39:24    737s] **ERROR: (TA-965):	An internal error has  occurred due to the timing system not being properly initialized before being called internally. You should contact Cadence for assistance in resolving this issue.
[11/13 09:39:24    737s] **ERROR: (TA-965):	An internal error has  occurred due to the timing system not being properly initialized before being called internally. You should contact Cadence for assistance in resolving this issue.
[11/13 09:39:24    737s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:39:24    737s] *Info: switch to top level view
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:25    737s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:39:25    737s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:39:25    737s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:39:25    737s] Restoring constraint mapping table...
[11/13 09:39:25    737s] Clean up Top Level RC Database ....
[11/13 09:39:25    737s] Deleting spef ILM setup ...
[11/13 09:39:25    737s] Unflatten ILMs Successfully!

[11/13 09:39:25    737s] Ending "unflatten_ilm" (total cpu=0:00:01.0, real=0:00:01.0, peak res=4446.2M, current mem=4444.8M)
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[15]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[14]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[13]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[12]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[11]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[10]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[9]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[8]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[7]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[6]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[5]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[4]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[3]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[2]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[1]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out0_1_right[0]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out1_1_right[15]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out1_1_right[14]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out1_1_right[13]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1547):	Found a hierarchy violating inter-partition net 'Silago_bot_r_corner_inst_7_1/h_bus_reg_out_out1_1_right[12]'. This net is connected to an unplaced, or an internal pin, of partition 'Silago_bot_right_corner'. As a consequence of this unexpected situation, all wires of this net will be deleted. In order to preserve the wires of this net, place this partition pin on the partition boundary and re-run the command. It can also be repaired by eco_route.
[11/13 09:39:26    739s] **WARN: (EMS-27):	Message (IMPPTN-1547) has exceeded the current message display limit of 20.
[11/13 09:39:26    739s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6553_h_bus_reg_seg_0_15__1__8' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6552_h_bus_reg_seg_0_15__1__14' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6551_h_bus_reg_seg_1_15__1__8' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6550_h_bus_reg_seg_0_15__1__5' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6549_h_bus_reg_seg_0_15__1__11' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6548_h_bus_reg_seg_1_15__1__0' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6547_h_bus_reg_seg_1_15__1__1' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6546_h_bus_reg_seg_1_15__1__11' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6545_h_bus_reg_seg_1_15__1__14' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6544_h_bus_reg_seg_0_15__1__0' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6543_h_bus_reg_seg_1_15__1__6' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6542_h_bus_reg_seg_1_15__1__12' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6541_h_bus_reg_seg_0_15__1__6' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6540_h_bus_reg_seg_0_15__1__1' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6539_h_bus_reg_seg_1_15__1__10' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6538_h_bus_reg_seg_0_15__1__3' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6537_h_bus_reg_seg_1_15__1__5' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6536_h_bus_reg_seg_1_15__1__4' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6535_h_bus_reg_seg_0_15__1__2' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (IMPPTN-1560):	Inter-partition net 'FE_OFN6534_h_bus_reg_seg_0_15__1__15' is connected to two or more pins of the partition 'Silago_bot_right_corner' (Silago_bot_r_corner_inst_7_1). For such nets, it is generally not recommended to push down its wires into partition. The wires of this net are removed. It can be routed by eco_route.
[11/13 09:39:26    739s] **WARN: (EMS-27):	Message (IMPPTN-1560) has exceeded the current message display limit of 20.
[11/13 09:39:26    739s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:39:27    739s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:39:27    739s] 666 swires and 261 svias were compressed
[11/13 09:39:27    739s] 202 swires and 291 svias were decompressed from small or sparse groups
[11/13 09:39:27    739s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[7][0]' has multiple drives(# of drive = 2).
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:39:28    741s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:39:28    741s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:39:29    741s] Keeping previous port order for module Silago_bot_right_corner.
[11/13 09:39:29    741s] Redefined module cell_config_swb is renamed to cell_config_swb_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_11 is renamed to InputMux_BW16_M5_11_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_10 is renamed to InputMux_BW16_M5_10_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_9 is renamed to InputMux_BW16_M5_9_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_8 is renamed to InputMux_BW16_M5_8_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_7 is renamed to InputMux_BW16_M5_7_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_6 is renamed to InputMux_BW16_M5_6_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_5 is renamed to InputMux_BW16_M5_5_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_4 is renamed to InputMux_BW16_M5_4_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_3 is renamed to InputMux_BW16_M5_3_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_2 is renamed to InputMux_BW16_M5_2_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_1 is renamed to InputMux_BW16_M5_1_4.
[11/13 09:39:29    741s] Redefined module InputMux_BW16_M5_0 is renamed to InputMux_BW16_M5_0_4.
[11/13 09:39:29    741s] Redefined module switchbox_BW16_M5 is renamed to switchbox_BW16_M5_4.
[11/13 09:39:29    741s] Redefined module priorityComponent_No_Select2_1 is renamed to priorityComponent_No_Select2_1_4.
[11/13 09:39:29    741s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1_4.
[11/13 09:39:29    741s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1_4.
[11/13 09:39:29    741s] Redefined module priorityComponent_No_Select2_0 is renamed to priorityComponent_No_Select2_0_4.
[11/13 09:39:29    741s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0_4.
[11/13 09:39:29    741s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0_4.
[11/13 09:39:29    741s] Redefined module autoloop_DW01_add_0_DW01_add_33 is renamed to autoloop_DW01_add_0_DW01_add_33_4.
[11/13 09:39:29    741s] Redefined module autoloop_DW01_add_1_DW01_add_34 is renamed to autoloop_DW01_add_1_DW01_add_34_4.
[11/13 09:39:29    741s] Redefined module autoloop_DW01_add_2_DW01_add_35 is renamed to autoloop_DW01_add_2_DW01_add_35_4.
[11/13 09:39:29    741s] Redefined module autoloop_DW01_add_3_DW01_add_36 is renamed to autoloop_DW01_add_3_DW01_add_36_4.
[11/13 09:39:29    741s] Redefined module autoloop is renamed to autoloop_4.
[11/13 09:39:29    741s] Redefined module RACCU_DW01_sub_0_DW01_sub_10 is renamed to RACCU_DW01_sub_0_DW01_sub_10_4.
[11/13 09:39:29    741s] Redefined module RACCU_DW01_add_0_DW01_add_32 is renamed to RACCU_DW01_add_0_DW01_add_32_4.
[11/13 09:39:29    741s] Redefined module RACCU is renamed to RACCU_4.
[11/13 09:39:29    741s] Redefined module RaccuRF is renamed to RaccuRF_4.
[11/13 09:39:29    741s] Redefined module RaccuAndLoop is renamed to RaccuAndLoop_4.
[11/13 09:39:29    741s] Redefined module sequencer_DW01_inc_1_DW01_inc_37 is renamed to sequencer_DW01_inc_1_DW01_inc_37_4.
[11/13 09:39:29    741s] Redefined module sequencer is renamed to sequencer_4.
[11/13 09:39:29    741s] Redefined module shadowReg is renamed to shadowReg_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35 is renamed to twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_4 is renamed to twos_compl_b_width16_4_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34 is renamed to twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_3 is renamed to twos_compl_b_width16_3_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33 is renamed to twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_2 is renamed to twos_compl_b_width16_2_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32 is renamed to twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_1 is renamed to twos_compl_b_width16_1_4.
[11/13 09:39:29    741s] Redefined module divider_pipe_DW_div_6 is renamed to divider_pipe_DW_div_6_4.
[11/13 09:39:29    741s] Redefined module divider_pipe_DW_div_pipe_0 is renamed to divider_pipe_DW_div_pipe_0_4.
[11/13 09:39:29    741s] Redefined module divider_pipe is renamed to divider_pipe_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31 is renamed to twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31_4.
[11/13 09:39:29    741s] Redefined module twos_compl_b_width16_0 is renamed to twos_compl_b_width16_0_4.
[11/13 09:39:29    741s] Redefined module Q_format_n_to_one_Nb16_frac_part11_out_fp11 is renamed to Q_format_n_to_one_Nb16_frac_part11_out_fp11_4.
[11/13 09:39:29    741s] Redefined module offset_gen_Nb16_frac_part_lut11 is renamed to offset_gen_Nb16_frac_part_lut11_4.
[11/13 09:39:29    741s] Redefined module Squash_Unit_Nb16_frac_part11 is renamed to Squash_Unit_Nb16_frac_part11_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20 is renamed to adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21 is renamed to adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22 is renamed to adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23 is renamed to adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_1 is renamed to adder_nbits_width32_select_w2_1_4.
[11/13 09:39:29    741s] Redefined module Saturation_Unit_1 is renamed to Saturation_Unit_1_4.
[11/13 09:39:29    741s] Redefined module Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1 is renamed to Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_4.
[11/13 09:39:29    741s] Redefined module Maxmin_Unit_Nb16_1 is renamed to Maxmin_Unit_Nb16_1_4.
[11/13 09:39:29    741s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash1 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash1_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_4.
[11/13 09:39:29    741s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10 is renamed to adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11 is renamed to adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12 is renamed to adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13 is renamed to adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_4.
[11/13 09:39:29    741s] Redefined module adder_nbits_width32_select_w2_0 is renamed to adder_nbits_width32_select_w2_0_4.
[11/13 09:39:29    741s] Redefined module Saturation_Unit_0 is renamed to Saturation_Unit_0_4.
[11/13 09:39:29    741s] Redefined module Maxmin_Unit_Nb16_0_DW01_cmp6_0 is renamed to Maxmin_Unit_Nb16_0_DW01_cmp6_0_4.
[11/13 09:39:29    741s] Redefined module Maxmin_Unit_Nb16_0 is renamed to Maxmin_Unit_Nb16_0_4.
[11/13 09:39:29    741s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash0 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash0_4.
[11/13 09:39:29    741s] Redefined module Sat_n_round_1 is renamed to Sat_n_round_1_4.
[11/13 09:39:29    741s] Redefined module Sat_n_round_0 is renamed to Sat_n_round_0_4.
[11/13 09:39:29    741s] Redefined module scaler_DW_mult_tc_3 is renamed to scaler_DW_mult_tc_3_4.
[11/13 09:39:29    741s] Redefined module scaler_DW_mult_tc_2 is renamed to scaler_DW_mult_tc_2_4.
[11/13 09:39:29    741s] Redefined module scaler_DW_mult_tc_1 is renamed to scaler_DW_mult_tc_1_4.
[11/13 09:39:29    741s] Redefined module scaler_DW_mult_tc_4 is renamed to scaler_DW_mult_tc_4_4.
[11/13 09:39:29    741s] Redefined module scaler_DW_mult_tc_0 is renamed to scaler_DW_mult_tc_0_4.
[11/13 09:39:29    741s] Redefined module scaler is renamed to scaler_4.
[11/13 09:39:29    741s] Redefined module DPU is renamed to DPU_4.
[11/13 09:39:29    741s] Redefined module register_row_63 is renamed to register_row_63_4.
[11/13 09:39:29    741s] Redefined module register_row_62 is renamed to register_row_62_4.
[11/13 09:39:29    741s] Redefined module register_row_61 is renamed to register_row_61_4.
[11/13 09:39:29    741s] Redefined module register_row_60 is renamed to register_row_60_4.
[11/13 09:39:29    741s] Redefined module register_row_59 is renamed to register_row_59_4.
[11/13 09:39:29    741s] Redefined module register_row_58 is renamed to register_row_58_4.
[11/13 09:39:29    741s] Redefined module register_row_57 is renamed to register_row_57_4.
[11/13 09:39:29    741s] Redefined module register_row_56 is renamed to register_row_56_4.
[11/13 09:39:29    741s] Redefined module register_row_55 is renamed to register_row_55_4.
[11/13 09:39:29    741s] Redefined module register_row_54 is renamed to register_row_54_4.
[11/13 09:39:29    741s] Redefined module register_row_53 is renamed to register_row_53_4.
[11/13 09:39:29    741s] Redefined module register_row_52 is renamed to register_row_52_4.
[11/13 09:39:29    741s] Redefined module register_row_51 is renamed to register_row_51_4.
[11/13 09:39:29    741s] Redefined module register_row_50 is renamed to register_row_50_4.
[11/13 09:39:29    741s] Redefined module register_row_49 is renamed to register_row_49_4.
[11/13 09:39:29    741s] Redefined module register_row_48 is renamed to register_row_48_4.
[11/13 09:39:29    741s] Redefined module register_row_47 is renamed to register_row_47_4.
[11/13 09:39:29    741s] Redefined module register_row_46 is renamed to register_row_46_4.
[11/13 09:39:29    741s] Redefined module register_row_45 is renamed to register_row_45_4.
[11/13 09:39:29    741s] Redefined module register_row_44 is renamed to register_row_44_4.
[11/13 09:39:29    741s] Redefined module register_row_43 is renamed to register_row_43_4.
[11/13 09:39:29    741s] Redefined module register_row_42 is renamed to register_row_42_4.
[11/13 09:39:29    741s] Redefined module register_row_41 is renamed to register_row_41_4.
[11/13 09:39:29    741s] Redefined module register_row_40 is renamed to register_row_40_4.
[11/13 09:39:29    741s] Redefined module register_row_39 is renamed to register_row_39_4.
[11/13 09:39:29    741s] Redefined module register_row_38 is renamed to register_row_38_4.
[11/13 09:39:29    741s] Redefined module register_row_37 is renamed to register_row_37_4.
[11/13 09:39:29    741s] Redefined module register_row_36 is renamed to register_row_36_4.
[11/13 09:39:29    741s] Redefined module register_row_35 is renamed to register_row_35_4.
[11/13 09:39:29    741s] Redefined module register_row_34 is renamed to register_row_34_4.
[11/13 09:39:29    741s] Redefined module register_row_33 is renamed to register_row_33_4.
[11/13 09:39:29    741s] Redefined module register_row_32 is renamed to register_row_32_4.
[11/13 09:39:29    741s] Redefined module register_row_31 is renamed to register_row_31_4.
[11/13 09:39:29    741s] Redefined module register_row_30 is renamed to register_row_30_4.
[11/13 09:39:29    741s] Redefined module register_row_29 is renamed to register_row_29_4.
[11/13 09:39:29    741s] Redefined module register_row_28 is renamed to register_row_28_4.
[11/13 09:39:29    741s] Redefined module register_row_27 is renamed to register_row_27_4.
[11/13 09:39:29    741s] Redefined module register_row_26 is renamed to register_row_26_4.
[11/13 09:39:29    741s] Redefined module register_row_25 is renamed to register_row_25_4.
[11/13 09:39:29    741s] Redefined module register_row_24 is renamed to register_row_24_4.
[11/13 09:39:29    741s] Redefined module register_row_23 is renamed to register_row_23_4.
[11/13 09:39:29    741s] Redefined module register_row_22 is renamed to register_row_22_4.
[11/13 09:39:29    741s] Redefined module register_row_21 is renamed to register_row_21_4.
[11/13 09:39:29    741s] Redefined module register_row_20 is renamed to register_row_20_4.
[11/13 09:39:29    741s] Redefined module register_row_19 is renamed to register_row_19_4.
[11/13 09:39:29    741s] Redefined module register_row_18 is renamed to register_row_18_4.
[11/13 09:39:29    741s] Redefined module register_row_17 is renamed to register_row_17_4.
[11/13 09:39:29    741s] Redefined module register_row_16 is renamed to register_row_16_4.
[11/13 09:39:29    741s] Redefined module register_row_15 is renamed to register_row_15_4.
[11/13 09:39:29    741s] Redefined module register_row_14 is renamed to register_row_14_4.
[11/13 09:39:29    741s] Redefined module register_row_13 is renamed to register_row_13_4.
[11/13 09:39:29    741s] Redefined module register_row_12 is renamed to register_row_12_4.
[11/13 09:39:29    741s] Redefined module register_row_11 is renamed to register_row_11_4.
[11/13 09:39:29    741s] Redefined module register_row_10 is renamed to register_row_10_4.
[11/13 09:39:29    741s] Redefined module register_row_9 is renamed to register_row_9_4.
[11/13 09:39:29    741s] Redefined module register_row_8 is renamed to register_row_8_4.
[11/13 09:39:29    741s] Redefined module register_row_7 is renamed to register_row_7_4.
[11/13 09:39:29    741s] Redefined module register_row_6 is renamed to register_row_6_4.
[11/13 09:39:29    741s] Redefined module register_row_5 is renamed to register_row_5_4.
[11/13 09:39:29    741s] Redefined module register_row_4 is renamed to register_row_4_4.
[11/13 09:39:29    741s] Redefined module register_row_3 is renamed to register_row_3_4.
[11/13 09:39:29    741s] Redefined module register_row_2 is renamed to register_row_2_4.
[11/13 09:39:29    741s] Redefined module register_row_1 is renamed to register_row_1_4.
[11/13 09:39:29    741s] Redefined module register_row_0 is renamed to register_row_0_4.
[11/13 09:39:29    741s] Redefined module register_file is renamed to register_file_4.
[11/13 09:39:29    741s] Redefined module shadowReg_AGU_5 is renamed to shadowReg_AGU_5_4.
[11/13 09:39:29    741s] Redefined module shadowReg_AGU_4 is renamed to shadowReg_AGU_4_4.
[11/13 09:39:29    741s] Redefined module shadowReg_AGU_3 is renamed to shadowReg_AGU_3_4.
[11/13 09:39:29    741s] Redefined module shadowReg_AGU_2 is renamed to shadowReg_AGU_2_4.
[11/13 09:39:29    741s] Redefined module shadowReg_AGU_1 is renamed to shadowReg_AGU_1_4.
[11/13 09:39:29    741s] Redefined module shadowReg_AGU_0 is renamed to shadowReg_AGU_0_4.
[11/13 09:39:29    741s] Redefined module AGU_3_DW01_sub_0_DW01_sub_4 is renamed to AGU_3_DW01_sub_0_DW01_sub_4_4.
[11/13 09:39:29    741s] Redefined module AGU_3_DW01_add_0_DW01_add_8 is renamed to AGU_3_DW01_add_0_DW01_add_8_4.
[11/13 09:39:29    741s] Redefined module AGU_3_DW01_add_1_DW01_add_9 is renamed to AGU_3_DW01_add_1_DW01_add_9_4.
[11/13 09:39:29    741s] Redefined module AGU_3 is renamed to AGU_3_4.
[11/13 09:39:29    741s] Redefined module AGU_2_DW01_sub_0_DW01_sub_3 is renamed to AGU_2_DW01_sub_0_DW01_sub_3_4.
[11/13 09:39:29    741s] Redefined module AGU_2_DW01_add_0_DW01_add_6 is renamed to AGU_2_DW01_add_0_DW01_add_6_4.
[11/13 09:39:29    741s] Redefined module AGU_2_DW01_add_1_DW01_add_7 is renamed to AGU_2_DW01_add_1_DW01_add_7_4.
[11/13 09:39:29    741s] Redefined module AGU_2 is renamed to AGU_2_4.
[11/13 09:39:29    741s] Redefined module AGU_RFblock_1 is renamed to AGU_RFblock_1_4.
[11/13 09:39:29    741s] Redefined module AGU_1_DW01_sub_0_DW01_sub_2 is renamed to AGU_1_DW01_sub_0_DW01_sub_2_4.
[11/13 09:39:29    741s] Redefined module AGU_1_DW01_add_0_DW01_add_4 is renamed to AGU_1_DW01_add_0_DW01_add_4_4.
[11/13 09:39:29    741s] Redefined module AGU_1_DW01_add_1_DW01_add_5 is renamed to AGU_1_DW01_add_1_DW01_add_5_4.
[11/13 09:39:29    741s] Redefined module AGU_1 is renamed to AGU_1_4.
[11/13 09:39:29    741s] Redefined module AGU_0_DW01_sub_0_DW01_sub_1 is renamed to AGU_0_DW01_sub_0_DW01_sub_1_4.
[11/13 09:39:29    741s] Redefined module AGU_0_DW01_add_0_DW01_add_2 is renamed to AGU_0_DW01_add_0_DW01_add_2_4.
[11/13 09:39:29    741s] Redefined module AGU_0_DW01_add_1_DW01_add_3 is renamed to AGU_0_DW01_add_1_DW01_add_3_4.
[11/13 09:39:29    741s] Redefined module AGU_0 is renamed to AGU_0_4.
[11/13 09:39:29    741s] Redefined module AGU_RFblock_0 is renamed to AGU_RFblock_0_4.
[11/13 09:39:29    741s] Redefined module register_file_top is renamed to register_file_top_4.
[11/13 09:39:29    741s] Redefined module MTRF_cell is renamed to MTRF_cell_4.
[11/13 09:39:29    741s] Redefined module silego is renamed to silego_4.
[11/13 09:39:29    741s] Redefined module addr_assign is renamed to addr_assign_3.
[11/13 09:39:29    741s] Reading verilogBinary netlist '../phy/db/part/Silago_bot_right_corner.enc.dat/pnr/Silago_bot_right_corner.v.bin'.
[11/13 09:39:29    741s] Building hierarchical netlist for Cell Silago_bot_right_corner ...
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_bot' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'addr_assign_2' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'silego_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'MTRF_cell_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'register_file_top_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_0_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_1_DW01_add_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_0_DW01_add_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_sub_0_DW01_sub_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_1_DW01_add_5_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_0_DW01_add_4_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_sub_0_DW01_sub_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_1_DW01_add_7_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_0_DW01_add_6_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_sub_0_DW01_sub_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:39:29    741s] Type 'man IMPECO-560' for more detail.
[11/13 09:39:29    741s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[11/13 09:39:29    741s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:39:29    741s] *** Netlist is NOT unique.
[11/13 09:39:29    741s] Updating the floorplan ...
[11/13 09:39:29    741s] Change top cell from drra_wrapper to Silago_bot_right_corner.
[11/13 09:39:29    742s] Reading floorplan file - ../phy/db/part/Silago_bot_right_corner.enc.dat/pnr/Silago_bot_right_corner.fp.gz (mem = 4976.7M).
[11/13 09:39:29    742s] % Begin Load floorplan data ... (date=11/13 09:39:29, mem=4260.9M)
[11/13 09:39:30    742s] *info: reset 41358 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:39:30    742s] Set FPlanBox to (0 0 1200000 1199520)
[11/13 09:39:30    742s] Start create_tracks
[11/13 09:39:30    742s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:39:30    742s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:39:30    742s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:39:30    742s]  ... processed partition successfully.
[11/13 09:39:30    742s] Reading binary special route file ../phy/db/part/Silago_bot_right_corner.enc.dat/pnr/Silago_bot_right_corner.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:40:42 2024, version: 1)
[11/13 09:39:30    742s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4260.9M, current mem=4260.9M)
[11/13 09:39:30    742s] There are 51 nets with weight being set
[11/13 09:39:30    742s] There are 51 nets with bottomPreferredRoutingLayer being set
[11/13 09:39:30    742s] There are 51 nets with avoidDetour being set
[11/13 09:39:30    742s] Delete all existing relative floorplan constraints.
[11/13 09:39:30    742s] % End Load floorplan data ... (date=11/13 09:39:30, total cpu=0:00:00.3, real=0:00:01.0, peak res=4261.0M, current mem=4261.0M)
[11/13 09:39:30    742s] Reading placement file - ../phy/db/part/Silago_bot_right_corner.enc.dat/pnr//Silago_bot_right_corner.place.gz.
[11/13 09:39:30    742s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:40:42 2024, version# 2) ...
[11/13 09:39:30    742s] Read Views for adaptive view pruning ...
[11/13 09:39:30    742s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:39:30    742s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=4809.7M) ***
[11/13 09:39:30    742s] Total net length = 7.959e+05 (3.870e+05 4.089e+05) (ext = 2.477e+04)
[11/13 09:39:31    742s] Reading PG file ../phy/db/part/Silago_bot_right_corner.enc.dat/pnr//Silago_bot_right_corner.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Tue Nov 12 20:40:42 2024)
[11/13 09:39:31    742s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4809.7M) ***
[11/13 09:39:31    742s] Reading property file ../phy/db/part/Silago_bot_right_corner.enc.dat/pnr//Silago_bot_right_corner.prop
[11/13 09:39:31    742s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4809.7M) ***
[11/13 09:39:31    742s] Reading routing file - ../phy/db/part/Silago_bot_right_corner.enc.dat/pnr//Silago_bot_right_corner.route.gz.
[11/13 09:39:31    742s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:40:42 2024 Format: 20.1) ...
[11/13 09:39:31    743s] *** Total 39763 nets are successfully restored.
[11/13 09:39:31    743s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:00.0 mem=4809.7M) ***
[11/13 09:39:31    743s] Change top cell from Silago_bot_right_corner to drra_wrapper.
[11/13 09:39:32    743s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[2][0]' has multiple drives(# of drive = 2).
[11/13 09:39:32    743s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[3][0]' has multiple drives(# of drive = 2).
[11/13 09:39:32    743s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[4][0]' has multiple drives(# of drive = 2).
[11/13 09:39:32    744s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[5][0]' has multiple drives(# of drive = 2).
[11/13 09:39:32    744s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[6][0]' has multiple drives(# of drive = 2).
[11/13 09:39:32    744s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[1][0]' has multiple drives(# of drive = 2).
[11/13 09:39:32    744s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[0][0]' has multiple drives(# of drive = 2).
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:39:32    744s] Flattening partition Silago_bot_right_corner.
[11/13 09:39:34    745s] Chip level rows are cut for partition [Silago_bot_right_corner] at boundary and are brought back from partition db.
[11/13 09:39:35    747s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:39:35    747s] 433 swires and 1002 svias were compressed
[11/13 09:39:35    747s] 186 swires and 261 svias were decompressed from small or sparse groups
[11/13 09:39:35    747s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_bot_right_corner.enc.dat/pnr//Silago_bot_right_corner.init' ...
[11/13 09:39:35    747s] #
[11/13 09:39:35    747s] # For new setDontUse flow and infrastructure
[11/13 09:39:35    747s] #
[11/13 09:39:35    747s] ### End verbose source output for '../phy/db/part/Silago_bot_right_corner.enc.dat/pnr//Silago_bot_right_corner.init'.
[11/13 09:39:35    747s] Start flatten ILMs from external command!

[11/13 09:39:35    747s] Multi-Corner mode Number of corners is 1
[11/13 09:39:36    747s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_best.spef.gz  for corner rc_best
[11/13 09:39:36    747s] Using ILM spef(s) /home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/ilm/ilm.3/mmmc/ilm_data/Silago_top_right_corner/Silago_top_right_corner_postRoute_rc_worst.spef.gz  for corner rc_worst
[11/13 09:39:36    747s] *** Switching instance Silago_top_r_corner_inst_7_0 to ILM view...
[11/13 09:39:36    747s] *Info: switch to global view
[11/13 09:39:36    748s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:39:38    749s] Restoring constraint mapping table...
[11/13 09:39:38    749s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_miDUbL/modes/CM.sdc' ...
[11/13 09:39:38    750s] Current (total cpu=0:12:31, real=0:17:27, peak res=4461.4M, current mem=4326.4M)
[11/13 09:39:38    750s] Reading timing constraints file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_miDUbL/modes/CM_AV_WC_RCWORST.sdc' ...
[11/13 09:39:39    750s] Current (total cpu=0:12:31, real=0:17:28, peak res=4461.4M, current mem=4326.4M)
[11/13 09:39:39    750s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_miDUbL/views/AV_WC_RCWORST_latency.sdc' ...
[11/13 09:39:39    750s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_miDUbL/views/AV_BC_RCBEST_latency.sdc' ...
[11/13 09:39:39    750s] Current (total cpu=0:12:31, real=0:17:28, peak res=4461.4M, current mem=4336.9M)
[11/13 09:39:42    753s] INFO (CTE): Constraints read successfully.
[11/13 09:39:42    753s] Ending "Constraint file reading stats" (total cpu=0:00:03.7, real=0:00:03.0, peak res=4368.3M, current mem=4368.3M)
[11/13 09:39:42    754s] Current (total cpu=0:12:35, real=0:17:31, peak res=4461.4M, current mem=4368.3M)
[11/13 09:39:43    754s] Current (total cpu=0:12:35, real=0:17:32, peak res=4461.4M, current mem=4368.3M)
[11/13 09:39:45    756s] INFO (CTE): Constraints read successfully.
[11/13 09:39:45    756s] Ending "Constraint file reading stats" (total cpu=0:00:02.1, real=0:00:02.0, peak res=4370.0M, current mem=4370.0M)
[11/13 09:39:45    756s] Current (total cpu=0:12:37, real=0:17:34, peak res=4461.4M, current mem=4370.0M)
[11/13 09:39:45    756s] Current (total cpu=0:12:38, real=0:17:34, peak res=4461.4M, current mem=4370.0M)
[11/13 09:39:45    756s] ** info: After switch to ILM view
[11/13 09:39:45    756s] ** info: there are 2679 modules.
[11/13 09:39:45    756s] ** info: there are 609893 stdCell insts.
[11/13 09:39:45    756s] ** info: there are 1 macros.
[11/13 09:39:45    756s] Flatten ILMs Successfully!

[11/13 09:39:45    756s] Ending "flatten_ilm" (total cpu=0:00:09.4, real=0:00:10.0, peak res=4370.0M, current mem=4370.0M)
[11/13 09:39:45    756s] *** assembleDesign summary ***
[11/13 09:39:45    756s] * Assembled 1 partition(s): Silago_bot_right_corner
[11/13 09:39:45    756s] * The design drra_wrapper contains 5 partition(s).
[11/13 09:39:45    756s] 
[11/13 09:39:45    756s] Trim Metal Layers:
[11/13 09:39:47    758s] LayerId::1 widthSet size::1
[11/13 09:39:47    758s] LayerId::2 widthSet size::1
[11/13 09:39:47    758s] LayerId::3 widthSet size::1
[11/13 09:39:47    758s] LayerId::4 widthSet size::1
[11/13 09:39:47    758s] LayerId::5 widthSet size::1
[11/13 09:39:47    758s] LayerId::6 widthSet size::1
[11/13 09:39:47    758s] LayerId::7 widthSet size::1
[11/13 09:39:47    758s] LayerId::8 widthSet size::1
[11/13 09:39:47    758s] LayerId::9 widthSet size::1
[11/13 09:39:47    758s] eee: pegSigSF::1.070000
[11/13 09:39:47    758s] Updating RC grid for preRoute extraction ...
[11/13 09:39:47    758s] Initializing multi-corner resistance tables ...
[11/13 09:39:47    758s] eee: l::1 avDens::0.150459 usedTrk::132464.463345 availTrk::880399.928888 sigTrk::132464.463345
[11/13 09:39:47    758s] eee: l::2 avDens::0.224504 usedTrk::162618.686681 availTrk::724345.305317 sigTrk::162618.686681
[11/13 09:39:47    758s] eee: l::3 avDens::0.251520 usedTrk::204057.197091 availTrk::811295.872840 sigTrk::204057.197091
[11/13 09:39:47    758s] eee: l::4 avDens::0.207469 usedTrk::146374.090863 availTrk::705521.250000 sigTrk::146374.090863
[11/13 09:39:47    758s] eee: l::5 avDens::0.152823 usedTrk::103499.306919 availTrk::677250.000000 sigTrk::103499.306919
[11/13 09:39:47    758s] eee: l::6 avDens::0.127439 usedTrk::51654.399965 availTrk::405326.250000 sigTrk::51654.399965
[11/13 09:39:47    758s] eee: l::7 avDens::0.101578 usedTrk::18923.995233 availTrk::186300.000000 sigTrk::18923.995233
[11/13 09:39:47    758s] eee: l::8 avDens::0.129000 usedTrk::2661.592069 availTrk::20632.500000 sigTrk::2661.592069
[11/13 09:39:47    758s] eee: l::9 avDens::0.155744 usedTrk::1724.080955 availTrk::11070.000000 sigTrk::1724.080955
[11/13 09:39:47    758s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:39:47    759s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.303896 uaWl=1.000000 uaWlH=0.449229 aWlH=0.000000 lMod=0 pMax=0.868500 pMod=80 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:39:52    763s] 
[11/13 09:39:52    763s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:39:52    763s] Severity  ID               Count  Summary                                  
[11/13 09:39:52    763s] WARNING   IMPPTN-1547       1079  Found a hierarchy violating inter-partit...
[11/13 09:39:52    763s] WARNING   IMPPTN-1560         96  Inter-partition net '%s' is connected to...
[11/13 09:39:52    763s] WARNING   IMPDB-2078         384  Output pin %s of instance %s is connecte...
[11/13 09:39:52    763s] WARNING   IMPECO-259           8  The restored assign net '%s' has multipl...
[11/13 09:39:52    763s] WARNING   IMPECO-560         418  The netlist is not unique, because the m...
[11/13 09:39:52    763s] ERROR     TA-965               3  An internal error has  occurred due to t...
[11/13 09:39:52    763s] *** Message Summary: 1985 warning(s), 3 error(s)
[11/13 09:39:52    763s] 
[11/13 09:39:52    763s] #% End assemble_design (date=11/13 09:39:52, total cpu=0:00:48.8, real=0:00:50.0, peak res=4461.4M, current mem=4368.3M)
[11/13 09:39:52    763s] @ilmView 43> assemble_design -block_dir ../phy/db/part/Silago_top_right_corner.enc.dat/pnr/ -encounter_format
#% Begin assemble_design (date=11/13 09:40:00, mem=4368.1M)
[11/13 09:40:01    769s] Start unflatten ILMs from external command!

[11/13 09:40:01    769s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:40:18    787s] Saving constraint mapping table
[11/13 09:40:20    788s] *Info: switch to top level view
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[11] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][11].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[10] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[9] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[8] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[7] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[6] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[5] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[4] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[3] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[2] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[1] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out1_4_left[0] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_1[14][4][0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[15] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][15].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[14] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][14].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[13] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][13].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (IMPDB-2078):	Output pin h_bus_dpu_out_out0_4_left[12] of instance Silago_top_r_corner_inst_7_0 is connected to ground net h_bus_dpu_seg_0[14][4][12].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/13 09:40:21    789s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/13 09:40:21    789s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:40:21    789s] DeleteAaeDBForFlattenUnFlattenIlm -------------------------------
[11/13 09:40:21    789s] Restoring constraint mapping table...
[11/13 09:40:21    789s] Clean up Top Level RC Database ....
[11/13 09:40:21    789s] Deleting spef ILM setup ...
[11/13 09:40:21    789s] Unflatten ILMs Successfully!

[11/13 09:40:21    789s] Ending "unflatten_ilm" (total cpu=0:00:20.4, real=0:00:20.0, peak res=4535.6M, current mem=4526.7M)
[11/13 09:40:21    790s] *Info: unbind inst Silago_top_r_corner_inst_7_0 from cell Silago_top_right_corner (flat cell Silago_top_right_corner)
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] **DIAG[db/logical/dbNet.c:367:updateHierBoundaryInfo]: Assert "isSubNetInHier() || isPrimaryNetInHier()"
[11/13 09:40:21    790s] <INFO> timing_defer_mmmc_object_updates "false"
[11/13 09:40:22    790s] Reading timing constraints file '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/mmmc/drra_wrapper_AV_BC_RCBEST.top.constr' ...
[11/13 09:40:22    790s] Current (total cpu=0:13:12, real=0:18:11, peak res=4535.6M, current mem=4354.1M)
[11/13 09:40:22    791s] INFO (CTE): Constraints read successfully.
[11/13 09:40:22    791s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4371.8M, current mem=4371.8M)
[11/13 09:40:23    791s] Current (total cpu=0:13:12, real=0:18:12, peak res=4535.6M, current mem=4371.8M)
[11/13 09:40:23    791s] Reading timing constraints file '/home/ratnu/SiLagoNN_solution/phy/db/part/drra_wrapper/pnr/libs/mmmc/drra_wrapper_AV_WC_RCWORST.top.constr' ...
[11/13 09:40:23    791s] Current (total cpu=0:13:13, real=0:18:12, peak res=4535.6M, current mem=4371.8M)
[11/13 09:40:23    791s] INFO (CTE): Constraints read successfully.
[11/13 09:40:23    791s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4372.1M, current mem=4372.1M)
[11/13 09:40:23    792s] Current (total cpu=0:13:13, real=0:18:12, peak res=4535.6M, current mem=4372.1M)
[11/13 09:40:24    792s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_yP6S4f/views/AV_WC_RCWORST_latency.sdc' ...
[11/13 09:40:24    792s] Reading latency file '/tmp/innovus_temp_96419_5a3954e7b043_ratnu_iXmxOC/.updated_sdc_ilm_yP6S4f/views/AV_BC_RCBEST_latency.sdc' ...
[11/13 09:40:24    792s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_top_right_corner.enc.dat/pnr//root.init' ...
[11/13 09:40:24    792s] @if {![namespace exists ::IMEX]} { namespace eval ::IMEX {} }
[11/13 09:40:24    792s] @set ::IMEX::dataVar [file dirname [file normalize [info script]]]
[11/13 09:40:24    792s] @set ::IMEX::libVar ${::IMEX::dataVar}/libs
[11/13 09:40:24    792s] 
[11/13 09:40:24    792s] ###############################################################
[11/13 09:40:24    792s] #  Generated by:      Cadence Innovus 21.19-s058_1
[11/13 09:40:24    792s] #  OS:                Linux x86_64(Host ID 5a3954e7b043)
[11/13 09:40:24    792s] #  Generated on:      Tue Nov 12 20:36:42 2024
[11/13 09:40:24    792s] #  Design:            Silago_top_right_corner
[11/13 09:40:24    792s] #  Command:           write_db ./pnr/
[11/13 09:40:24    792s] ###############################################################
[11/13 09:40:24    792s] #
[11/13 09:40:24    792s] # Version 1.1
[11/13 09:40:24    792s] #
[11/13 09:40:24    792s] 
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_analysis_type single
[11/13 09:40:24    792s] @::db::check_and_set_root_attr _timing_constraint_enable_efficient_constant_update true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr delaycal_default_net_delay 1000ps
[11/13 09:40:24    792s] @::db::check_and_set_root_attr delaycal_default_net_load 0.5pf
[11/13 09:40:24    792s] @::db::check_and_set_root_attr delaycal_default_net_load_ignore_for_ilm 0
[11/13 09:40:24    792s] @::db::check_and_set_root_attr delaycal_input_transition_delay 0.1ps
[11/13 09:40:24    792s] @::db::check_and_set_root_attr delaycal_socv_accuracy_mode low
[11/13 09:40:24    792s] @::db::check_and_set_root_attr delaycal_use_default_delay_limit 1000
[11/13 09:40:24    792s] @::db::check_and_set_root_attr delaycal_use_elmore_delay_upper_threshold 10.0
[11/13 09:40:24    792s] @::db::check_and_set_root_attr distributed_client_message_echo 1
[11/13 09:40:24    792s] @::db::check_and_set_root_attr distributed_mmmc_disable_reports_auto_redirection 0
[11/13 09:40:24    792s] @::db::check_and_set_root_attr enable_ilm_dual_view_gui_and_attribute true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr extract_rc_shrink_factor 1.0
[11/13 09:40:24    792s] @::db::check_and_set_root_attr floorplan_default_site core
[11/13 09:40:24    792s] @::db::check_and_set_root_attr floorplan_is_max_io_height 0
[11/13 09:40:24    792s] @::db::check_and_set_root_attr floorplan_vertical_row 0
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_db_has_new_dont_preserves true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_delete_floating_hnets false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_design_netlist_type Verilog
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_ground_nets VSS
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_ignore_pg_pin_polarity_check {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_keep_empty_modules true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_lef_files ${::IMEX::libVar}/lef/tcbn90g_9lm.lef
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_mmmc_files [list ${::IMEX::dataVar}/viewDefinition.tcl]
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_mmmc_version 2
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_netlist_files ${::IMEX::dataVar}/Silago_top_right_corner.v.bin
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_abstract_views {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_default_rule {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_design_cell {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_design_lib {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_design_view {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_layout_views {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_ref_libs {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_search_libs *
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_special_rule {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_oa_tech_lib {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_power_nets VDD
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_read_netlist_allow_port_mismatch false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_read_netlist_allow_undefined_cells true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_read_netlist_files ../syn/db//drra_wrapper.v
[11/13 09:40:24    792s] @::db::check_and_set_root_attr init_read_netlist_tolerate_port_mismatch false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr latch_time_borrow_mode max_borrow
[11/13 09:40:24    792s] @::db::check_and_set_root_attr metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr pvs_fill_data {}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr read_db_tool_name Innovus
[11/13 09:40:24    792s] @::db::check_and_set_root_attr read_db_version 21.19-s058_1
[11/13 09:40:24    792s] @::db::check_and_set_root_attr read_physical_check_colored_shape false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr si_delay_separate_on_data true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr source_verbose true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_allow_useful_skew_latency_per_view true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_analysis_clock_propagation_mode sdc_control
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_analysis_clock_source_paths true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_analysis_honor_active_logic_view false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_case_analysis_for_sequential_propagation false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_constraint_enable_efficient_constant_update true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_constraint_enable_group_path_resetting true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_constraint_enable_write_exception_line_limit true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_continue_on_error false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_cppr_self_loop_mode true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_disable_backward_compatible_restore_clock_net_marking false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_disable_library_data_to_data_checks true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_disable_user_data_to_data_checks true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_enable_latch_borrow_mode_for_si_snalysis true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_enable_path_group_priority true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_enable_separate_device_slew_effect_sensitivities false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_library_ca_derate_data_consistency false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_property_enable_filter_mt_after_timing_update true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_report_create_flat_cte_pin_during_get_property false
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_report_enable_auto_column_width true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_report_enable_novus_format true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_report_fields {timing_point flags arc edge cell fanout transition delay arrival}
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_report_retime_formatting_mode retime_replace
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_save_source_latency_per_view 1
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_time_unit none
[11/13 09:40:24    792s] @::db::check_and_set_root_attr timing_use_latch_time_borrow true
[11/13 09:40:24    792s] @::db::check_and_set_root_attr write_def_hierarchy_delimiter /
[11/13 09:40:24    792s] @set ::CTE::timing_binary_constraint_incompatible_db_saved 1
[11/13 09:40:24    792s] @set ::CTE::timing_constraint_binary_compatibility_21_1_saved 1
[11/13 09:40:24    792s] @set ::DelayCal::PersistentAaeDataExist 1
[11/13 09:40:24    792s] @set ::MSV::initSNetPrimarySNetDone 1
[11/13 09:40:24    792s] @set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/13 09:40:24    792s] @set conf_ioOri {R0}
[11/13 09:40:24    792s] @set conf_row_height 2.52
[11/13 09:40:24    792s] @set dbgDBHasNoSingleInstGNC 1
[11/13 09:40:24    792s] @set dbgDBHasPGConnFile 1
[11/13 09:40:24    792s] @set dbgDualViewAwareXTree 1
[11/13 09:40:24    792s] @set dbgIsCheckLefDefColoredShapeSetByUser 1
[11/13 09:40:24    792s] @set dbgSavedDesignHasNewPreserves 1
[11/13 09:40:24    792s] @set dbgSupportPGTermUdm 1
[11/13 09:40:24    792s] @set dcgHonorSignalNetNDR 1
[11/13 09:40:24    792s] @set distributed_client_message_echo {1}
[11/13 09:40:24    792s] @set edi_pe::pegPreRouteXcapTimeCriticalityScale 0.0016
[11/13 09:40:24    792s] @set edi_pe::pegUnassignedWHLRatio 0.3858
[11/13 09:40:24    792s] @set edi_pe::pegWeightMultiplier2ForHLS 1.75
[11/13 09:40:24    792s] @set edi_pe::pegWireCapacityRatio 0.7
[11/13 09:40:24    792s] @set enable_ilm_dual_view_gui_and_attribute 1
[11/13 09:40:24    792s] @set floorplan_default_site {core}
[11/13 09:40:24    792s] @set fpIsMaxIoHeight 0
[11/13 09:40:24    792s] @set fp_core_height 599.76
[11/13 09:40:24    792s] @set fp_core_width 600
[11/13 09:40:24    792s] @set gpsPrivate::oigCGFixOutOfCoreChannels 1
[11/13 09:40:24    792s] @set gpsPrivate::oigPBAwareTopoMode 23
[11/13 09:40:24    792s] @set gpsPrivate::oigTopoBCMode 0
[11/13 09:40:24    792s] @set gpsPrivate::oigTopoUseBABInTopLvlNodesInOCP 1
[11/13 09:40:24    792s] @set gpsPrivate::oigUseNewMaxBufDistAPI 1
[11/13 09:40:24    792s] @set groute_exp_td_std_delay 22.8
[11/13 09:40:24    792s] @set init_mmmc_version 2
[11/13 09:40:24    792s] @set init_state {timing_initialized}
[11/13 09:40:24    792s] @set init_verilog [list ${::IMEX::dataVar}/Silago_top_right_corner.v.bin]
[11/13 09:40:24    792s] @set latch_time_borrow_mode max_borrow
[11/13 09:40:24    792s] @set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[11/13 09:40:24    792s] @set pegDefaultResScaleFactor 1
[11/13 09:40:24    792s] @set pegDetailResScaleFactor 1
[11/13 09:40:24    792s] @set pegEnableDualViewForTQuantus 1
[11/13 09:40:24    792s] @set ptngDBHasNoSingleInstGNC 1
[11/13 09:40:24    792s] @set report_inactive_arcs_format {from to when arc_type sense reason}
[11/13 09:40:24    792s] @set spgEnableMacroLayerMaskShift 1
[11/13 09:40:24    792s] @set spgLimitedSearchRadius 1
[11/13 09:40:24    792s] @set spgPersistentPaddingSavedInGP 1
[11/13 09:40:24    792s] @set spgTweakSwapNumGroup 6
[11/13 09:40:24    792s] @set spgUnflattenIlmInCheckPlace 2
[11/13 09:40:24    792s] @set timing_allow_useful_skew_latency_per_view 1
[11/13 09:40:24    792s] @set timing_enable_latch_borrow_mode_for_si_snalysis 1
[11/13 09:40:24    792s] @set timing_library_ca_derate_data_consistency 0
[11/13 09:40:24    792s] @set timing_property_enable_filter_mt_after_timing_update 1
[11/13 09:40:24    792s] @set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[11/13 09:40:24    792s] @set timing_report_create_flat_cte_pin_during_get_property 0
[11/13 09:40:24    792s] @set timing_report_enable_auto_column_width 1
[11/13 09:40:24    792s] @set timing_report_enable_novus_format 1
[11/13 09:40:24    792s] @set ttgWrSetupHoldVirClk 1
[11/13 09:40:24    792s] ### End verbose source output for '../phy/db/part/Silago_top_right_corner.enc.dat/pnr//root.init'.
[11/13 09:40:25    793s] Keeping previous port order for module Silago_top_right_corner.
[11/13 09:40:25    793s] Redefined module cell_config_swb is renamed to cell_config_swb_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_11 is renamed to InputMux_BW16_M5_11_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_10 is renamed to InputMux_BW16_M5_10_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_9 is renamed to InputMux_BW16_M5_9_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_8 is renamed to InputMux_BW16_M5_8_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_7 is renamed to InputMux_BW16_M5_7_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_6 is renamed to InputMux_BW16_M5_6_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_5 is renamed to InputMux_BW16_M5_5_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_4 is renamed to InputMux_BW16_M5_4_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_3 is renamed to InputMux_BW16_M5_3_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_2 is renamed to InputMux_BW16_M5_2_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_1 is renamed to InputMux_BW16_M5_1_5.
[11/13 09:40:25    793s] Redefined module InputMux_BW16_M5_0 is renamed to InputMux_BW16_M5_0_5.
[11/13 09:40:25    793s] Redefined module switchbox_BW16_M5 is renamed to switchbox_BW16_M5_5.
[11/13 09:40:25    793s] Redefined module priorityComponent_No_Select2_1 is renamed to priorityComponent_No_Select2_1_5.
[11/13 09:40:25    793s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_1_5.
[11/13 09:40:25    793s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_1_5.
[11/13 09:40:25    793s] Redefined module priorityComponent_No_Select2_0 is renamed to priorityComponent_No_Select2_0_5.
[11/13 09:40:25    793s] Redefined module priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0 is renamed to priorityMux_LEVELS2_i0_N_sel_in4_N_in2_N4_0_5.
[11/13 09:40:25    793s] Redefined module priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0 is renamed to priorityMux_LEVELS2_i1_N_sel_in4_N_in4_N4_0_5.
[11/13 09:40:25    793s] Redefined module autoloop_DW01_add_0_DW01_add_33 is renamed to autoloop_DW01_add_0_DW01_add_33_5.
[11/13 09:40:25    793s] Redefined module autoloop_DW01_add_1_DW01_add_34 is renamed to autoloop_DW01_add_1_DW01_add_34_5.
[11/13 09:40:25    793s] Redefined module autoloop_DW01_add_2_DW01_add_35 is renamed to autoloop_DW01_add_2_DW01_add_35_5.
[11/13 09:40:25    793s] Redefined module autoloop_DW01_add_3_DW01_add_36 is renamed to autoloop_DW01_add_3_DW01_add_36_5.
[11/13 09:40:25    793s] Redefined module autoloop is renamed to autoloop_5.
[11/13 09:40:25    793s] Redefined module RACCU_DW01_sub_0_DW01_sub_10 is renamed to RACCU_DW01_sub_0_DW01_sub_10_5.
[11/13 09:40:25    793s] Redefined module RACCU_DW01_add_0_DW01_add_32 is renamed to RACCU_DW01_add_0_DW01_add_32_5.
[11/13 09:40:25    793s] Redefined module RACCU is renamed to RACCU_5.
[11/13 09:40:25    793s] Redefined module RaccuRF is renamed to RaccuRF_5.
[11/13 09:40:25    793s] Redefined module RaccuAndLoop is renamed to RaccuAndLoop_5.
[11/13 09:40:25    793s] Redefined module sequencer_DW01_inc_1_DW01_inc_37 is renamed to sequencer_DW01_inc_1_DW01_inc_37_5.
[11/13 09:40:25    793s] Redefined module sequencer is renamed to sequencer_5.
[11/13 09:40:25    793s] Redefined module shadowReg is renamed to shadowReg_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35 is renamed to twos_compl_b_width16_4_DW01_inc_0_DW01_inc_35_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_4 is renamed to twos_compl_b_width16_4_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34 is renamed to twos_compl_b_width16_3_DW01_inc_0_DW01_inc_34_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_3 is renamed to twos_compl_b_width16_3_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33 is renamed to twos_compl_b_width16_2_DW01_inc_0_DW01_inc_33_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_2 is renamed to twos_compl_b_width16_2_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32 is renamed to twos_compl_b_width16_1_DW01_inc_0_DW01_inc_32_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_1 is renamed to twos_compl_b_width16_1_5.
[11/13 09:40:25    793s] Redefined module divider_pipe_DW_div_6 is renamed to divider_pipe_DW_div_6_5.
[11/13 09:40:25    793s] Redefined module divider_pipe_DW_div_pipe_0 is renamed to divider_pipe_DW_div_pipe_0_5.
[11/13 09:40:25    793s] Redefined module divider_pipe is renamed to divider_pipe_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31 is renamed to twos_compl_b_width16_0_DW01_inc_0_DW01_inc_31_5.
[11/13 09:40:25    793s] Redefined module twos_compl_b_width16_0 is renamed to twos_compl_b_width16_0_5.
[11/13 09:40:25    793s] Redefined module Q_format_n_to_one_Nb16_frac_part11_out_fp11 is renamed to Q_format_n_to_one_Nb16_frac_part11_out_fp11_5.
[11/13 09:40:25    793s] Redefined module offset_gen_Nb16_frac_part_lut11 is renamed to offset_gen_Nb16_frac_part_lut11_5.
[11/13 09:40:25    793s] Redefined module Squash_Unit_Nb16_frac_part11 is renamed to Squash_Unit_Nb16_frac_part11_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_0_DW01_add_28_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_3_DW_mult_tc_24_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_2_DW_mult_tc_23_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW01_add_2_DW01_add_42_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_1_DW_mult_tc_22_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_DW_mult_tc_0_DW_mult_tc_21_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_1 is renamed to conf_mul_Beh_WIDTH9_s_width1_1_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_0_DW01_add_26_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_3_DW_mult_tc_20_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_2_DW_mult_tc_19_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW01_add_2_DW01_add_41_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_1_DW_mult_tc_16_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_DW_mult_tc_0_DW_mult_tc_15_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_1 is renamed to conf_mul_Beh_WIDTH8_s_width1_1_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_0_DW01_add_24_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_1_DW_mult_tc_18_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW_mult_tc_0_DW_mult_tc_17_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_DW01_add_2_DW01_add_40_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_1 is renamed to conf_mul_Beh_WIDTH16_s_width2_1_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20 is renamed to adder_nbits_width32_select_w2_1_DW01_add_0_DW01_add_20_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21 is renamed to adder_nbits_width32_select_w2_1_DW01_add_1_DW01_add_21_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22 is renamed to adder_nbits_width32_select_w2_1_DW01_add_2_DW01_add_22_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23 is renamed to adder_nbits_width32_select_w2_1_DW01_add_3_DW01_add_23_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_1 is renamed to adder_nbits_width32_select_w2_1_5.
[11/13 09:40:25    793s] Redefined module Saturation_Unit_1 is renamed to Saturation_Unit_1_5.
[11/13 09:40:25    793s] Redefined module Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1 is renamed to Maxmin_Unit_Nb16_1_DW01_cmp6_0_DW01_cmp6_1_5.
[11/13 09:40:25    793s] Redefined module Maxmin_Unit_Nb16_1 is renamed to Maxmin_Unit_Nb16_1_5.
[11/13 09:40:25    793s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash1 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash1_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_0_DW01_add_18_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_3_DW_mult_tc_14_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_2_DW_mult_tc_13_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW01_add_2_DW01_add_39_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_0_DW_mult_tc_11_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_DW_mult_tc_1_DW_mult_tc_12_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH9_s_width1_0 is renamed to conf_mul_Beh_WIDTH9_s_width1_0_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_0_DW01_add_16_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_3_DW_mult_tc_10_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_2_DW_mult_tc_9_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW01_add_2_DW01_add_38_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_1_DW_mult_tc_8_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_DW_mult_tc_0_DW_mult_tc_5_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH8_s_width1_0 is renamed to conf_mul_Beh_WIDTH8_s_width1_0_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_0_DW01_add_14_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_1_DW_mult_tc_7_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW_mult_tc_0_DW_mult_tc_6_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_DW01_add_2_DW01_add_37_5.
[11/13 09:40:25    793s] Redefined module conf_mul_Beh_WIDTH16_s_width2_0 is renamed to conf_mul_Beh_WIDTH16_s_width2_0_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10 is renamed to adder_nbits_width32_select_w2_0_DW01_add_0_DW01_add_10_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11 is renamed to adder_nbits_width32_select_w2_0_DW01_add_1_DW01_add_11_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12 is renamed to adder_nbits_width32_select_w2_0_DW01_add_2_DW01_add_12_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13 is renamed to adder_nbits_width32_select_w2_0_DW01_add_3_DW01_add_13_5.
[11/13 09:40:25    793s] Redefined module adder_nbits_width32_select_w2_0 is renamed to adder_nbits_width32_select_w2_0_5.
[11/13 09:40:25    793s] Redefined module Saturation_Unit_0 is renamed to Saturation_Unit_0_5.
[11/13 09:40:25    793s] Redefined module Maxmin_Unit_Nb16_0_DW01_cmp6_0 is renamed to Maxmin_Unit_Nb16_0_DW01_cmp6_0_5.
[11/13 09:40:25    793s] Redefined module Maxmin_Unit_Nb16_0 is renamed to Maxmin_Unit_Nb16_0_5.
[11/13 09:40:25    793s] Redefined module NACU_mac_pipe0_squash_pipe0_div_n_squash0 is renamed to NACU_mac_pipe0_squash_pipe0_div_n_squash0_5.
[11/13 09:40:25    793s] Redefined module Sat_n_round_1 is renamed to Sat_n_round_1_5.
[11/13 09:40:25    793s] Redefined module Sat_n_round_0 is renamed to Sat_n_round_0_5.
[11/13 09:40:25    793s] Redefined module scaler_DW_mult_tc_3 is renamed to scaler_DW_mult_tc_3_5.
[11/13 09:40:25    793s] Redefined module scaler_DW_mult_tc_2 is renamed to scaler_DW_mult_tc_2_5.
[11/13 09:40:25    793s] Redefined module scaler_DW_mult_tc_1 is renamed to scaler_DW_mult_tc_1_5.
[11/13 09:40:25    793s] Redefined module scaler_DW_mult_tc_4 is renamed to scaler_DW_mult_tc_4_5.
[11/13 09:40:25    793s] Redefined module scaler_DW_mult_tc_0 is renamed to scaler_DW_mult_tc_0_5.
[11/13 09:40:25    793s] Redefined module scaler is renamed to scaler_5.
[11/13 09:40:25    793s] Redefined module DPU is renamed to DPU_5.
[11/13 09:40:25    793s] Redefined module register_row_63 is renamed to register_row_63_5.
[11/13 09:40:25    793s] Redefined module register_row_62 is renamed to register_row_62_5.
[11/13 09:40:25    793s] Redefined module register_row_61 is renamed to register_row_61_5.
[11/13 09:40:25    793s] Redefined module register_row_60 is renamed to register_row_60_5.
[11/13 09:40:25    793s] Redefined module register_row_59 is renamed to register_row_59_5.
[11/13 09:40:25    793s] Redefined module register_row_58 is renamed to register_row_58_5.
[11/13 09:40:25    793s] Redefined module register_row_57 is renamed to register_row_57_5.
[11/13 09:40:25    793s] Redefined module register_row_56 is renamed to register_row_56_5.
[11/13 09:40:25    793s] Redefined module register_row_55 is renamed to register_row_55_5.
[11/13 09:40:25    793s] Redefined module register_row_54 is renamed to register_row_54_5.
[11/13 09:40:25    793s] Redefined module register_row_53 is renamed to register_row_53_5.
[11/13 09:40:25    793s] Redefined module register_row_52 is renamed to register_row_52_5.
[11/13 09:40:25    793s] Redefined module register_row_51 is renamed to register_row_51_5.
[11/13 09:40:25    793s] Redefined module register_row_50 is renamed to register_row_50_5.
[11/13 09:40:25    793s] Redefined module register_row_49 is renamed to register_row_49_5.
[11/13 09:40:25    793s] Redefined module register_row_48 is renamed to register_row_48_5.
[11/13 09:40:25    793s] Redefined module register_row_47 is renamed to register_row_47_5.
[11/13 09:40:25    793s] Redefined module register_row_46 is renamed to register_row_46_5.
[11/13 09:40:25    793s] Redefined module register_row_45 is renamed to register_row_45_5.
[11/13 09:40:25    793s] Redefined module register_row_44 is renamed to register_row_44_5.
[11/13 09:40:25    793s] Redefined module register_row_43 is renamed to register_row_43_5.
[11/13 09:40:25    793s] Redefined module register_row_42 is renamed to register_row_42_5.
[11/13 09:40:25    793s] Redefined module register_row_41 is renamed to register_row_41_5.
[11/13 09:40:25    793s] Redefined module register_row_40 is renamed to register_row_40_5.
[11/13 09:40:25    793s] Redefined module register_row_39 is renamed to register_row_39_5.
[11/13 09:40:25    793s] Redefined module register_row_38 is renamed to register_row_38_5.
[11/13 09:40:25    793s] Redefined module register_row_37 is renamed to register_row_37_5.
[11/13 09:40:25    793s] Redefined module register_row_36 is renamed to register_row_36_5.
[11/13 09:40:25    793s] Redefined module register_row_35 is renamed to register_row_35_5.
[11/13 09:40:25    793s] Redefined module register_row_34 is renamed to register_row_34_5.
[11/13 09:40:25    793s] Redefined module register_row_33 is renamed to register_row_33_5.
[11/13 09:40:25    793s] Redefined module register_row_32 is renamed to register_row_32_5.
[11/13 09:40:25    793s] Redefined module register_row_31 is renamed to register_row_31_5.
[11/13 09:40:25    793s] Redefined module register_row_30 is renamed to register_row_30_5.
[11/13 09:40:25    793s] Redefined module register_row_29 is renamed to register_row_29_5.
[11/13 09:40:25    793s] Redefined module register_row_28 is renamed to register_row_28_5.
[11/13 09:40:25    793s] Redefined module register_row_27 is renamed to register_row_27_5.
[11/13 09:40:25    793s] Redefined module register_row_26 is renamed to register_row_26_5.
[11/13 09:40:25    793s] Redefined module register_row_25 is renamed to register_row_25_5.
[11/13 09:40:25    793s] Redefined module register_row_24 is renamed to register_row_24_5.
[11/13 09:40:25    793s] Redefined module register_row_23 is renamed to register_row_23_5.
[11/13 09:40:25    793s] Redefined module register_row_22 is renamed to register_row_22_5.
[11/13 09:40:25    793s] Redefined module register_row_21 is renamed to register_row_21_5.
[11/13 09:40:25    793s] Redefined module register_row_20 is renamed to register_row_20_5.
[11/13 09:40:25    793s] Redefined module register_row_19 is renamed to register_row_19_5.
[11/13 09:40:25    793s] Redefined module register_row_18 is renamed to register_row_18_5.
[11/13 09:40:25    793s] Redefined module register_row_17 is renamed to register_row_17_5.
[11/13 09:40:25    793s] Redefined module register_row_16 is renamed to register_row_16_5.
[11/13 09:40:25    793s] Redefined module register_row_15 is renamed to register_row_15_5.
[11/13 09:40:25    793s] Redefined module register_row_14 is renamed to register_row_14_5.
[11/13 09:40:25    793s] Redefined module register_row_13 is renamed to register_row_13_5.
[11/13 09:40:25    793s] Redefined module register_row_12 is renamed to register_row_12_5.
[11/13 09:40:25    793s] Redefined module register_row_11 is renamed to register_row_11_5.
[11/13 09:40:25    793s] Redefined module register_row_10 is renamed to register_row_10_5.
[11/13 09:40:25    793s] Redefined module register_row_9 is renamed to register_row_9_5.
[11/13 09:40:25    793s] Redefined module register_row_8 is renamed to register_row_8_5.
[11/13 09:40:25    793s] Redefined module register_row_7 is renamed to register_row_7_5.
[11/13 09:40:25    793s] Redefined module register_row_6 is renamed to register_row_6_5.
[11/13 09:40:25    793s] Redefined module register_row_5 is renamed to register_row_5_5.
[11/13 09:40:25    793s] Redefined module register_row_4 is renamed to register_row_4_5.
[11/13 09:40:25    793s] Redefined module register_row_3 is renamed to register_row_3_5.
[11/13 09:40:25    793s] Redefined module register_row_2 is renamed to register_row_2_5.
[11/13 09:40:25    793s] Redefined module register_row_1 is renamed to register_row_1_5.
[11/13 09:40:25    793s] Redefined module register_row_0 is renamed to register_row_0_5.
[11/13 09:40:25    793s] Redefined module register_file is renamed to register_file_5.
[11/13 09:40:25    793s] Redefined module shadowReg_AGU_5 is renamed to shadowReg_AGU_5_5.
[11/13 09:40:25    793s] Redefined module shadowReg_AGU_4 is renamed to shadowReg_AGU_4_5.
[11/13 09:40:25    793s] Redefined module shadowReg_AGU_3 is renamed to shadowReg_AGU_3_5.
[11/13 09:40:25    793s] Redefined module shadowReg_AGU_2 is renamed to shadowReg_AGU_2_5.
[11/13 09:40:25    793s] Redefined module shadowReg_AGU_1 is renamed to shadowReg_AGU_1_5.
[11/13 09:40:25    793s] Redefined module shadowReg_AGU_0 is renamed to shadowReg_AGU_0_5.
[11/13 09:40:25    793s] Redefined module AGU_3_DW01_sub_0_DW01_sub_4 is renamed to AGU_3_DW01_sub_0_DW01_sub_4_5.
[11/13 09:40:25    793s] Redefined module AGU_3_DW01_add_0_DW01_add_8 is renamed to AGU_3_DW01_add_0_DW01_add_8_5.
[11/13 09:40:25    793s] Redefined module AGU_3_DW01_add_1_DW01_add_9 is renamed to AGU_3_DW01_add_1_DW01_add_9_5.
[11/13 09:40:25    793s] Redefined module AGU_3 is renamed to AGU_3_5.
[11/13 09:40:25    793s] Redefined module AGU_2_DW01_sub_0_DW01_sub_3 is renamed to AGU_2_DW01_sub_0_DW01_sub_3_5.
[11/13 09:40:25    793s] Redefined module AGU_2_DW01_add_0_DW01_add_6 is renamed to AGU_2_DW01_add_0_DW01_add_6_5.
[11/13 09:40:25    793s] Redefined module AGU_2_DW01_add_1_DW01_add_7 is renamed to AGU_2_DW01_add_1_DW01_add_7_5.
[11/13 09:40:25    793s] Redefined module AGU_2 is renamed to AGU_2_5.
[11/13 09:40:25    793s] Redefined module AGU_RFblock_1 is renamed to AGU_RFblock_1_5.
[11/13 09:40:25    793s] Redefined module AGU_1_DW01_sub_0_DW01_sub_2 is renamed to AGU_1_DW01_sub_0_DW01_sub_2_5.
[11/13 09:40:25    793s] Redefined module AGU_1_DW01_add_0_DW01_add_4 is renamed to AGU_1_DW01_add_0_DW01_add_4_5.
[11/13 09:40:25    793s] Redefined module AGU_1_DW01_add_1_DW01_add_5 is renamed to AGU_1_DW01_add_1_DW01_add_5_5.
[11/13 09:40:25    793s] Redefined module AGU_1 is renamed to AGU_1_5.
[11/13 09:40:25    793s] Redefined module AGU_0_DW01_sub_0_DW01_sub_1 is renamed to AGU_0_DW01_sub_0_DW01_sub_1_5.
[11/13 09:40:25    793s] Redefined module AGU_0_DW01_add_0_DW01_add_2 is renamed to AGU_0_DW01_add_0_DW01_add_2_5.
[11/13 09:40:25    793s] Redefined module AGU_0_DW01_add_1_DW01_add_3 is renamed to AGU_0_DW01_add_1_DW01_add_3_5.
[11/13 09:40:25    793s] Redefined module AGU_0 is renamed to AGU_0_5.
[11/13 09:40:25    793s] Redefined module AGU_RFblock_0 is renamed to AGU_RFblock_0_5.
[11/13 09:40:25    793s] Redefined module register_file_top is renamed to register_file_top_5.
[11/13 09:40:25    793s] Redefined module MTRF_cell is renamed to MTRF_cell_5.
[11/13 09:40:25    793s] Redefined module silego is renamed to silego_5.
[11/13 09:40:25    793s] Redefined module data_selector is renamed to data_selector_1.
[11/13 09:40:25    793s] Redefined module bus_selector is renamed to bus_selector_1.
[11/13 09:40:25    793s] Redefined module addr_assign is renamed to addr_assign_4.
[11/13 09:40:25    793s] Reading verilogBinary netlist '../phy/db/part/Silago_top_right_corner.enc.dat/pnr/Silago_top_right_corner.v.bin'.
[11/13 09:40:25    793s] Building hierarchical netlist for Cell Silago_top_right_corner ...
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'Silago_bot' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'addr_assign_2' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'silego_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'MTRF_cell_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'register_file_top_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_0_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_1_DW01_add_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_add_0_DW01_add_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_0_DW01_sub_0_DW01_sub_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_1_DW01_add_5_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_add_0_DW01_add_4_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_1_DW01_sub_0_DW01_sub_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_RFblock_1_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_1_DW01_add_7_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_add_0_DW01_add_6_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_2_DW01_sub_0_DW01_sub_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'AGU_3_3' is instantiated multiple times. Make the netlist unique by running 'set_db init_design_uniquify true' before loading the design to avoid the problem.
[11/13 09:40:25    794s] Type 'man IMPECO-560' for more detail.
[11/13 09:40:25    794s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[11/13 09:40:25    794s] To increase the message display limit, refer to the product command reference manual.
[11/13 09:40:25    794s] *** Netlist is NOT unique.
[11/13 09:40:25    794s] Updating the floorplan ...
[11/13 09:40:25    794s] Change top cell from drra_wrapper to Silago_top_right_corner.
[11/13 09:40:25    794s] Reading floorplan file - ../phy/db/part/Silago_top_right_corner.enc.dat/pnr/Silago_top_right_corner.fp.gz (mem = 4909.9M).
[11/13 09:40:25    794s] % Begin Load floorplan data ... (date=11/13 09:40:25, mem=4094.5M)
[11/13 09:40:26    794s] *info: reset 42862 existing net BottomPreferredLayer and AvoidDetour
[11/13 09:40:26    794s] Set FPlanBox to (0 0 1200000 1199520)
[11/13 09:40:26    794s] Start create_tracks
[11/13 09:40:26    794s] Generated pitch 0.96 in M8 is different from 0.84 defined in technology file in preferred direction.
[11/13 09:40:26    794s] Generated pitch 0.32 in M6 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:40:26    794s] Generated pitch 0.32 in M4 is different from 0.28 defined in technology file in preferred direction.
[11/13 09:40:26    794s]  ... processed partition successfully.
[11/13 09:40:26    794s] Reading binary special route file ../phy/db/part/Silago_top_right_corner.enc.dat/pnr/Silago_top_right_corner.fp.spr.gz (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:36:43 2024, version: 1)
[11/13 09:40:26    794s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4094.5M, current mem=4094.5M)
[11/13 09:40:26    794s] There are 53 nets with weight being set
[11/13 09:40:26    794s] There are 53 nets with bottomPreferredRoutingLayer being set
[11/13 09:40:26    794s] There are 53 nets with avoidDetour being set
[11/13 09:40:26    794s] Delete all existing relative floorplan constraints.
[11/13 09:40:26    795s] % End Load floorplan data ... (date=11/13 09:40:26, total cpu=0:00:00.4, real=0:00:01.0, peak res=4094.7M, current mem=4094.7M)
[11/13 09:40:26    795s] Reading placement file - ../phy/db/part/Silago_top_right_corner.enc.dat/pnr//Silago_top_right_corner.place.gz.
[11/13 09:40:27    795s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:36:43 2024, version# 2) ...
[11/13 09:40:27    795s] Read Views for adaptive view pruning ...
[11/13 09:40:27    795s] Read 0 views from Binary DB for adaptive view pruning
[11/13 09:40:27    795s] *** Completed restorePlace (cpu=0:00:00.1 real=0:00:01.0 mem=4637.9M) ***
[11/13 09:40:27    795s] Total net length = 8.474e+05 (4.138e+05 4.336e+05) (ext = 2.704e+04)
[11/13 09:40:27    795s] Reading PG file ../phy/db/part/Silago_top_right_corner.enc.dat/pnr//Silago_top_right_corner.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on       Tue Nov 12 20:36:43 2024)
[11/13 09:40:27    795s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4637.9M) ***
[11/13 09:40:27    795s] Reading property file ../phy/db/part/Silago_top_right_corner.enc.dat/pnr//Silago_top_right_corner.prop
[11/13 09:40:27    795s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4637.9M) ***
[11/13 09:40:27    795s] Reading routing file - ../phy/db/part/Silago_top_right_corner.enc.dat/pnr//Silago_top_right_corner.route.gz.
[11/13 09:40:27    795s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Tue Nov 12 20:36:44 2024 Format: 20.1) ...
[11/13 09:40:27    795s] *** Total 41279 nets are successfully restored.
[11/13 09:40:27    795s] *** Completed restoreRoute (cpu=0:00:00.5 real=0:00:00.0 mem=4637.9M) ***
[11/13 09:40:27    795s] Change top cell from Silago_top_right_corner to drra_wrapper.
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[7][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[2][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[3][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[4][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[5][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[6][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[1][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **WARN: (IMPECO-259):	The restored assign net 'dimarch_silego_rd_out[0][0]' has multiple drives(# of drive = 2).
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] **DIAG[db/logical/dbECO.c:8422:dbiMoveHNet]: Assert "n0->getTermList() == t1"
[11/13 09:40:28    796s] Flattening partition Silago_top_right_corner.
[11/13 09:40:30    798s] Chip level rows are cut for partition [Silago_top_right_corner] at boundary and are brought back from partition db.
[11/13 09:40:31    799s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:40:31    799s] 417 swires and 972 svias were compressed
[11/13 09:40:31    799s] 180 swires and 261 svias were decompressed from small or sparse groups
[11/13 09:40:32    799s] ### Start verbose source output (echo_comments mode) for '../phy/db/part/Silago_top_right_corner.enc.dat/pnr//Silago_top_right_corner.init' ...
[11/13 09:40:32    799s] #
[11/13 09:40:32    799s] # For new setDontUse flow and infrastructure
[11/13 09:40:32    799s] #
[11/13 09:40:32    799s] ### End verbose source output for '../phy/db/part/Silago_top_right_corner.enc.dat/pnr//Silago_top_right_corner.init'.
[11/13 09:40:32    800s] Current (total cpu=0:13:22, real=0:18:21, peak res=4535.6M, current mem=4434.0M)
[11/13 09:40:33    801s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4451.5M, current mem=4451.5M)
[11/13 09:40:33    801s] Current (total cpu=0:13:22, real=0:18:22, peak res=4535.6M, current mem=4451.5M)
[11/13 09:40:34    801s] Current (total cpu=0:13:23, real=0:18:23, peak res=4535.6M, current mem=4451.5M)
[11/13 09:40:34    801s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4452.1M, current mem=4452.1M)
[11/13 09:40:34    802s] Current (total cpu=0:13:23, real=0:18:23, peak res=4535.6M, current mem=4452.1M)
[11/13 09:40:34    802s] *** assembleDesign summary ***
[11/13 09:40:34    802s] * Assembled 1 partition(s): Silago_top_right_corner
[11/13 09:40:34    802s] * The design drra_wrapper contains 6 partition(s).
[11/13 09:40:34    802s] 
[11/13 09:40:34    802s] Trim Metal Layers:
[11/13 09:40:36    804s] LayerId::1 widthSet size::1
[11/13 09:40:36    804s] LayerId::2 widthSet size::1
[11/13 09:40:36    804s] LayerId::3 widthSet size::1
[11/13 09:40:36    804s] LayerId::4 widthSet size::1
[11/13 09:40:36    804s] LayerId::5 widthSet size::1
[11/13 09:40:36    804s] LayerId::6 widthSet size::1
[11/13 09:40:36    804s] LayerId::7 widthSet size::1
[11/13 09:40:36    804s] LayerId::8 widthSet size::1
[11/13 09:40:36    804s] LayerId::9 widthSet size::1
[11/13 09:40:36    804s] eee: pegSigSF::1.070000
[11/13 09:40:36    804s] Updating RC grid for preRoute extraction ...
[11/13 09:40:36    804s] Initializing multi-corner resistance tables ...
[11/13 09:40:36    804s] eee: l::1 avDens::0.150592 usedTrk::140249.438753 availTrk::931320.000000 sigTrk::140249.438753
[11/13 09:40:36    804s] eee: l::2 avDens::0.225209 usedTrk::173450.517029 availTrk::770175.000000 sigTrk::173450.517029
[11/13 09:40:36    804s] eee: l::3 avDens::0.251284 usedTrk::217109.124864 availTrk::864000.000000 sigTrk::217109.124864
[11/13 09:40:36    804s] eee: l::4 avDens::0.207765 usedTrk::156056.284499 availTrk::751117.500000 sigTrk::156056.284499
[11/13 09:40:36    804s] eee: l::5 avDens::0.153449 usedTrk::110566.416438 availTrk::720540.000000 sigTrk::110566.416438
[11/13 09:40:36    804s] eee: l::6 avDens::0.128458 usedTrk::54920.055519 availTrk::427533.750000 sigTrk::54920.055519
[11/13 09:40:36    804s] eee: l::7 avDens::0.098411 usedTrk::19449.866663 availTrk::197640.000000 sigTrk::19449.866663
[11/13 09:40:36    804s] eee: l::8 avDens::0.128608 usedTrk::2768.284133 availTrk::21525.000000 sigTrk::2768.284133
[11/13 09:40:36    804s] eee: l::9 avDens::0.155744 usedTrk::1724.080955 availTrk::11070.000000 sigTrk::1724.080955
[11/13 09:40:36    804s] {RT rc_worst 0 9 9 {8 0} 1}
[11/13 09:40:37    805s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.304591 uaWl=1.000000 uaWlH=0.448911 aWlH=0.000000 lMod=0 pMax=0.868400 pMod=80 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[11/13 09:40:42    810s] 
[11/13 09:40:42    810s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:40:42    810s] Severity  ID               Count  Summary                                  
[11/13 09:40:42    810s] WARNING   IMPDB-2078          64  Output pin %s of instance %s is connecte...
[11/13 09:40:42    810s] WARNING   IMPECO-259           8  The restored assign net '%s' has multipl...
[11/13 09:40:42    810s] WARNING   IMPECO-560         418  The netlist is not unique, because the m...
[11/13 09:40:42    810s] *** Message Summary: 490 warning(s), 0 error(s)
[11/13 09:40:42    810s] 
[11/13 09:40:43    810s] #% End assemble_design (date=11/13 09:40:42, total cpu=0:00:41.9, real=0:00:43.0, peak res=4535.6M, current mem=4457.2M)
[11/13 09:40:43    810s] @innovus 44> write_db ../phy/db/
[11/13 09:41:29    826s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin save design ... (date=11/13 09:41:29, mem=4460.4M)
[11/13 09:41:30    826s] % Begin Save ccopt configuration ... (date=11/13 09:41:30, mem=4460.4M)
[11/13 09:41:30    826s] % End Save ccopt configuration ... (date=11/13 09:41:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=4461.8M, current mem=4461.8M)
[11/13 09:41:30    826s] % Begin Save netlist data ... (date=11/13 09:41:30, mem=4461.8M)
[11/13 09:41:30    826s] Writing Binary DB to ../phy/db.tmp/drra_wrapper.v.bin in single-threaded mode...
[11/13 09:41:31    827s] % End Save netlist data ... (date=11/13 09:41:31, total cpu=0:00:00.8, real=0:00:01.0, peak res=4461.9M, current mem=4461.9M)
[11/13 09:41:31    827s] Saving symbol-table file ...
[11/13 09:41:32    828s] Saving congestion map file ../phy/db.tmp/drra_wrapper.route.congmap.gz ...
[11/13 09:41:32    828s] % Begin Save AAE data ... (date=11/13 09:41:32, mem=4471.9M)
[11/13 09:41:32    828s] Saving AAE Data ...
[11/13 09:41:34    830s] AAE DB initialization (MEM=5152.73 CPU=0:00:01.8 REAL=0:00:02.0) 
[11/13 09:41:34    830s] % End Save AAE data ... (date=11/13 09:41:34, total cpu=0:00:02.1, real=0:00:02.0, peak res=4616.8M, current mem=4616.8M)
[11/13 09:41:57    853s] Saving preference file ../phy/db.tmp/gui.pref.tcl ...
[11/13 09:41:57    853s] Saving mode setting ...
[11/13 09:41:57    853s] Saving root attributes to be loaded post write_db ...
[11/13 09:41:58    854s] Saving global file ...
[11/13 09:41:58    854s] Saving root attributes to be loaded previous write_db ...
[11/13 09:41:59    855s] % Begin Save floorplan data ... (date=11/13 09:41:59, mem=4777.3M)
[11/13 09:41:59    855s] Saving floorplan file ...
[11/13 09:41:59    855s] Convert 0 swires and 0 svias from compressed groups
[11/13 09:42:01    856s] % End Save floorplan data ... (date=11/13 09:42:00, total cpu=0:00:01.5, real=0:00:02.0, peak res=4777.7M, current mem=4777.7M)
[11/13 09:42:01    856s] Saving PG file ../phy/db.tmp/drra_wrapper.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Wed Nov 13 09:42:01 2024)
[11/13 09:42:01    856s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=5329.8M) ***
[11/13 09:42:01    856s] Saving Drc markers ...
[11/13 09:42:01    856s] ... No Drc file written since there is no markers found.
[11/13 09:42:01    856s] % Begin Save placement data ... (date=11/13 09:42:01, mem=4774.6M)
[11/13 09:42:01    856s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/13 09:42:01    857s] Save Adaptive View Pruning View Names to Binary file
[11/13 09:42:01    857s] *** Completed savePlace (cpu=0:00:00.4 real=0:00:00.0 mem=5312.8M) ***
[11/13 09:42:01    857s] % End Save placement data ... (date=11/13 09:42:01, total cpu=0:00:00.5, real=0:00:00.0, peak res=4779.0M, current mem=4779.0M)
[11/13 09:42:02    857s] % Begin Save routing data ... (date=11/13 09:42:01, mem=4779.0M)
[11/13 09:42:02    857s] Saving route file ...
[11/13 09:42:08    864s] *** Completed saveRoute (cpu=0:00:06.5 real=0:00:06.0 mem=5312.8M) ***
[11/13 09:42:08    864s] % End Save routing data ... (date=11/13 09:42:08, total cpu=0:00:06.7, real=0:00:06.0, peak res=4782.6M, current mem=4782.6M)
[11/13 09:42:08    864s] Saving property file ../phy/db.tmp/drra_wrapper.prop
[11/13 09:42:09    864s] *** Completed saveProperty (cpu=0:00:00.5 real=0:00:01.0 mem=5315.8M) ***
[11/13 09:42:09    864s] #Saving pin access data to file ../phy/db.tmp/drra_wrapper.apa ...
[11/13 09:42:09    864s] % Begin Save power constraints data ... (date=11/13 09:42:09, mem=4783.5M)
[11/13 09:42:10    865s] % End Save power constraints data ... (date=11/13 09:42:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=4783.5M, current mem=4783.5M)
[11/13 09:42:11    865s] Generated self-contained design db.tmp
[11/13 09:42:12    866s] #% End save design ... (date=11/13 09:42:12, total cpu=0:00:39.8, real=0:00:43.0, peak res=4797.9M, current mem=4784.4M)
[11/13 09:42:12    866s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/13 09:42:12    866s] *** Message Summary: 0 warning(s), 0 error(s)
[11/13 09:42:12    866s] 
[11/13 09:42:12    866s] 0
[11/13 09:42:12    866s] @innovus 45> ls ../phy/db
[11/13 09:42:55    876s] @innovus 46> [11/13 09:43:43    887s] 
[11/13 09:43:43    887s] *** Summary of all messages that are not suppressed in this session:
[11/13 09:43:43    887s] Severity  ID               Count  Summary                                  
[11/13 09:43:43    887s] WARNING   IMPLF-200         6676  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/13 09:43:43    887s] WARNING   IMPLF-201         5990  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/13 09:43:43    887s] WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
[11/13 09:43:43    887s] WARNING   IMPPTN-1547       1079  Found a hierarchy violating inter-partit...
[11/13 09:43:43    887s] WARNING   IMPPTN-1560         96  Inter-partition net '%s' is connected to...
[11/13 09:43:43    887s] WARNING   IMPPTN-3167          1  CCOpt clock trees currently exist. The c...
[11/13 09:43:43    887s] WARNING   IMPPTN-3500          1  For Net %s, conflicting value found for ...
[11/13 09:43:43    887s] WARNING   IMPPTN-3506          1  For Net %s, conflicting value found for ...
[11/13 09:43:43    887s] WARNING   IMPPTN-3513          1  For Net %s, conflicting value found for ...
[11/13 09:43:43    887s] WARNING   IMPEXT-2766         18  The sheet resistance for layer %s is not...
[11/13 09:43:43    887s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[11/13 09:43:43    887s] WARNING   IMPEXT-2776         16  The via resistance between layers %s and...
[11/13 09:43:43    887s] WARNING   IMPVL-159         1200  Pin '%s' of cell '%s' is defined in LEF ...
[11/13 09:43:43    887s] WARNING   IMPDB-2078        8266  Output pin %s of instance %s is connecte...
[11/13 09:43:43    887s] WARNING   IMPECO-259          24  The restored assign net '%s' has multipl...
[11/13 09:43:43    887s] WARNING   IMPECO-560        2376  The netlist is not unique, because the m...
[11/13 09:43:43    887s] WARNING   IMPTB-413            2  Option "%s" of the set_db command doesn'...
[11/13 09:43:43    887s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[11/13 09:43:43    887s] WARNING   IMPCCOPT-2332       48  The attribute %s is deprecated. It still...
[11/13 09:43:43    887s] WARNING   IMPTR-9998           2  The mode setting command for route_trial...
[11/13 09:43:43    887s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/13 09:43:43    887s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[11/13 09:43:43    887s] ERROR     TA-965               3  An internal error has  occurred due to t...
[11/13 09:43:43    887s] WARNING   TECHLIB-905       2496  Found a function attribute specified on ...
[11/13 09:43:43    887s] WARNING   TECHLIB-1442     25971  The timing arc defined for cell '%s' and...
