Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b5d82f6a652468faa7effabb8e08d5c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_behavioral_testbench_behav xil_defaultlib.decoder_behavioral_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral_arch of entity xil_defaultlib.decoder_behavioral [decoder_behavioral_default]
Compiling architecture test of entity xil_defaultlib.decoder_behavioral_testbench
Built simulation snapshot decoder_behavioral_testbench_behav
