-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity covariance is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    data_ce0 : OUT STD_LOGIC;
    data_we0 : OUT STD_LOGIC;
    data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    data_ce1 : OUT STD_LOGIC;
    data_we1 : OUT STD_LOGIC;
    data_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    cov_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    cov_ce0 : OUT STD_LOGIC;
    cov_we0 : OUT STD_LOGIC;
    cov_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of covariance is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "covariance_covariance,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu35p-fsvh2104-1-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.181571,HLS_SYN_LAT=27365,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=11586,HLS_SYN_LUT=9548,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv11_20 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln22_fu_101_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln22_reg_165 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal data_load_32_reg_181 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ii_load_reg_186 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln22_1_fu_131_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln22_1_reg_191 : STD_LOGIC_VECTOR (9 downto 0);
    signal bitcast_ln28_fu_136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln28_reg_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_done : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_idle : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_ready : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_ce : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_ce : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_done : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_idle : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_ready : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce1 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_ce0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_we0 : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_ce : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_ce : STD_LOGIC;
    signal grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln22_fu_117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln22_fu_105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ii_fu_46 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln34_fu_140_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal j_fu_50 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal add_ln22_fu_111_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_201_ce : STD_LOGIC;
    signal grp_fu_205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component covariance_covariance_Pipeline_VITIS_LOOP_10_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_we0 : OUT STD_LOGIC;
        data_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_we1 : OUT STD_LOGIC;
        data_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_201_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_ce : OUT STD_LOGIC;
        grp_fu_205_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_ce : OUT STD_LOGIC );
    end component;


    component covariance_covariance_Pipeline_VITIS_LOOP_24_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i : IN STD_LOGIC_VECTOR (4 downto 0);
        jj_2 : IN STD_LOGIC_VECTOR (10 downto 0);
        data_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce0 : OUT STD_LOGIC;
        data_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        data_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        data_ce1 : OUT STD_LOGIC;
        data_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        bitcast_ln28 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln22_2 : IN STD_LOGIC_VECTOR (4 downto 0);
        zext_ln22_3 : IN STD_LOGIC_VECTOR (4 downto 0);
        zext_ln22_1 : IN STD_LOGIC_VECTOR (4 downto 0);
        empty : IN STD_LOGIC_VECTOR (9 downto 0);
        cov_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        cov_ce0 : OUT STD_LOGIC;
        cov_we0 : OUT STD_LOGIC;
        cov_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_201_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_201_p_ce : OUT STD_LOGIC;
        grp_fu_205_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_205_p_ce : OUT STD_LOGIC );
    end component;


    component covariance_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component covariance_fdiv_32ns_32ns_32_10_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67 : component covariance_covariance_Pipeline_VITIS_LOOP_10_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start,
        ap_done => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_done,
        ap_idle => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_idle,
        ap_ready => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_ready,
        data_address0 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address0,
        data_ce0 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce0,
        data_we0 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we0,
        data_d0 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_d0,
        data_q0 => data_q0,
        data_address1 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address1,
        data_ce1 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce1,
        data_we1 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we1,
        data_d1 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_d1,
        data_q1 => data_q1,
        grp_fu_201_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din0,
        grp_fu_201_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din1,
        grp_fu_201_p_opcode => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_opcode,
        grp_fu_201_p_dout0 => grp_fu_201_p2,
        grp_fu_201_p_ce => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_ce,
        grp_fu_205_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din0,
        grp_fu_205_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din1,
        grp_fu_205_p_dout0 => grp_fu_205_p2,
        grp_fu_205_p_ce => grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_ce);

    grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73 : component covariance_covariance_Pipeline_VITIS_LOOP_24_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start,
        ap_done => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_done,
        ap_idle => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_idle,
        ap_ready => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_ready,
        i => trunc_ln22_reg_165,
        jj_2 => ii_load_reg_186,
        data_address0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address0,
        data_ce0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce0,
        data_q0 => data_q0,
        data_address1 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address1,
        data_ce1 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce1,
        data_q1 => data_q1,
        bitcast_ln28 => bitcast_ln28_reg_196,
        zext_ln22_2 => trunc_ln22_reg_165,
        zext_ln22_3 => trunc_ln22_reg_165,
        zext_ln22_1 => trunc_ln22_reg_165,
        empty => trunc_ln22_1_reg_191,
        cov_address0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_address0,
        cov_ce0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_ce0,
        cov_we0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_we0,
        cov_d0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_d0,
        grp_fu_201_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din0,
        grp_fu_201_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din1,
        grp_fu_201_p_opcode => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_opcode,
        grp_fu_201_p_dout0 => grp_fu_201_p2,
        grp_fu_201_p_ce => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_ce,
        grp_fu_205_p_din0 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din0,
        grp_fu_205_p_din1 => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din1,
        grp_fu_205_p_dout0 => grp_fu_205_p2,
        grp_fu_205_p_ce => grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_ce);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U41 : component covariance_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_201_p0,
        din1 => grp_fu_201_p1,
        opcode => grp_fu_201_opcode,
        ce => grp_fu_201_ce,
        dout => grp_fu_201_p2);

    fdiv_32ns_32ns_32_10_no_dsp_1_U42 : component covariance_fdiv_32ns_32ns_32_10_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 10,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_205_p0,
        din1 => grp_fu_205_p1,
        ce => grp_fu_205_ce,
        dout => grp_fu_205_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_ready = ap_const_logic_1)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_ready = ap_const_logic_1)) then 
                    grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ii_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ii_fu_46 <= ap_const_lv11_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                ii_fu_46 <= add_ln34_fu_140_p2;
            end if; 
        end if;
    end process;

    j_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_50 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln22_fu_105_p2 = ap_const_lv1_0))) then 
                j_fu_50 <= add_ln22_fu_111_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                bitcast_ln28_reg_196 <= bitcast_ln28_fu_136_p1;
                ii_load_reg_186 <= ii_fu_46;
                trunc_ln22_1_reg_191 <= trunc_ln22_1_fu_131_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                data_load_32_reg_181 <= data_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln22_reg_165 <= trunc_ln22_fu_101_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_done, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state6, icmp_ln22_fu_105_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln22_fu_105_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln22_fu_111_p2 <= std_logic_vector(unsigned(j_fu_50) + unsigned(ap_const_lv6_1));
    add_ln34_fu_140_p2 <= std_logic_vector(unsigned(ii_fu_46) + unsigned(ap_const_lv11_20));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_done)
    begin
        if ((grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_done)
    begin
        if ((grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state3, icmp_ln22_fu_105_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln22_fu_105_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln22_fu_105_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln22_fu_105_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln28_fu_136_p1 <= data_load_32_reg_181;
    cov_address0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_address0;
    cov_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_ce0;
    cov_d0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_d0;
    cov_we0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_cov_we0;

    data_address0_assign_proc : process(ap_CS_fsm_state3, grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address0, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, zext_ln22_fu_117_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_address0 <= zext_ln22_fu_117_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_address0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address0 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address0;
        else 
            data_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    data_address1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address1, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_address1 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_address1 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_address1;
        else 
            data_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    data_ce0_assign_proc : process(ap_CS_fsm_state3, grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce0, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            data_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce0 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce0;
        else 
            data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_ce1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce1, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            data_ce1 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_data_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_ce1 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_ce1;
        else 
            data_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    data_d0 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_d0;
    data_d1 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_d1;

    data_we0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_we0 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we0;
        else 
            data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_we1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            data_we1 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_data_we1;
        else 
            data_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_ap_start_reg;
    grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_ap_start_reg;

    grp_fu_201_ce_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_ce, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_201_ce <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_201_ce <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_ce;
        else 
            grp_fu_201_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_201_opcode_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_opcode, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_201_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_201_opcode <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_opcode;
        else 
            grp_fu_201_opcode <= "XX";
        end if; 
    end process;


    grp_fu_201_p0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din0, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_201_p0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_201_p0 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din0;
        else 
            grp_fu_201_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_201_p1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din1, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_201_p1 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_201_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_201_p1 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_201_p_din1;
        else 
            grp_fu_201_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_205_ce_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_ce, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_205_ce <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_205_ce <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_ce;
        else 
            grp_fu_205_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_205_p0_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din0, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_205_p0 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_205_p0 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din0;
        else 
            grp_fu_205_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_205_p1_assign_proc : process(grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din1, grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_205_p1 <= grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73_grp_fu_205_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_205_p1 <= grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67_grp_fu_205_p_din1;
        else 
            grp_fu_205_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln22_fu_105_p2 <= "1" when (j_fu_50 = ap_const_lv6_20) else "0";
    trunc_ln22_1_fu_131_p1 <= ii_fu_46(10 - 1 downto 0);
    trunc_ln22_fu_101_p1 <= j_fu_50(5 - 1 downto 0);
    zext_ln22_fu_117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_50),64));
end behav;
