module module_0 (
    output id_1,
    output logic id_2,
    output [id_1 : id_2] id_3,
    output logic id_4,
    output [id_3 : id_1] id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output [id_7 : id_1] id_9,
    input id_10,
    output logic [id_4 : id_8] id_11
);
  id_12 id_13 (
      .id_3 (id_11),
      .id_10(id_5)
  );
  assign id_10[id_5] = id_1;
  id_14 id_15 (
      .id_13(id_4),
      .id_3 (id_3)
  );
endmodule
