// Seed: 1518029830
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1'b0] = id_3;
  wire id_5;
  tri0 id_6, id_7;
  tri id_8;
  always if (id_8) id_7 = 1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    input wand id_10,
    output supply1 id_11
);
  always @(1) id_0 <= 1'b0 - id_7;
  module_0 modCall_1 (
      id_10,
      id_4
  );
endmodule
