vhdl xil_defaultlib  \
"../../../bd/designLS/ip/designLS_axi_dma_0_0/sim/designLS_axi_dma_0_0.vhd" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_1/sim/bd_edf3_psr_aclk_0.vhd" \
"../../../bd/designLS/ip/designLS_rst_ps7_0_100M_0/sim/designLS_rst_ps7_0_100M_0.vhd" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/ip/LS_estimator_ap_fadd_3_full_dsp_32.vhd" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/ip/LS_estimator_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/ip/LS_estimator_ap_fmul_2_max_dsp_32.vhd" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/ip/LS_estimator_ap_fsub_3_full_dsp_32.vhd" \
"../../../bd/designLS/ip/designLS_LS_estimator_0_0/sim/designLS_LS_estimator_0_0.vhd" \

nosort
