#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 21 19:48:14 2019
# Process ID: 22028
# Current directory: C:/Verilog/04_03/combinational_ch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9704 C:\Verilog\04_03\combinational_ch\combinational_ch.xpr
# Log file: C:/Verilog/04_03/combinational_ch/vivado.log
# Journal file: C:/Verilog/04_03/combinational_ch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/04_03/combinational_ch/combinational_ch.xpr
INFO: [Project 1-313] Project file moved from 'C:/Verilog/04_02/combinational_ch' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 711.387 ; gain = 74.723
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Verilog/04_03/combinational_ch/combinational_ch.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Verilog/04_03/combinational_ch/combinational_ch.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/04_03/combinational_ch/combinational_ch.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/04_03/combinational_ch/combinational_ch.srcs/sim_1/new/ALU_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/04_03/combinational_ch/combinational_ch.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Verilog/04_03/combinational_ch/combinational_ch.sim/sim_1/behav/xsim'
"xelab -wto 90a438d98dac4c78a4c44c4f9f5d7061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90a438d98dac4c78a4c44c4f9f5d7061 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Verilog/04_03/combinational_ch/combinational_ch.sim/sim_1/behav/xsim/xsim.dir/ALU_TB_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 108.996 ; gain = 17.488
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 21 19:59:10 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 724.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Verilog/04_03/combinational_ch/combinational_ch.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns

 2 +  3 =   5


 3 +  4 =   7


10 +  9 =  19


15 + 15 =  30


 2 *  3 =   6


 3 *  4 =  12


10 *  9 =  90


15 * 15 = 225


 2 %  3 =   2


 3 %  4 =   3


10 %  9 =   1


15 % 15 =   0


 2 &  3 =   2


 3 &  4 =   0


10 &  9 =   8


15 & 15 =  15

$stop called at time : 160 ns : File "C:/Verilog/04_03/combinational_ch/combinational_ch.srcs/sim_1/new/ALU_TB.v" Line 54
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 747.824 ; gain = 15.043
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 747.824 ; gain = 23.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 754.184 ; gain = 6.359
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 20:07:57 2019...
