{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 12:21:59 2011 " "Info: Processing started: Fri May 27 12:21:59 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ISEProject -c ISEProject " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ISEProject -c ISEProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ISEProject EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ISEProject\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "PIN_N2 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Promoted node PIN_N2 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_N2 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_N2" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 580 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_N2 } "NODE_NAME" } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PIN_D13 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Automatically promoted node PIN_D13 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|send_data " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|send_data" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 47 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|send_data } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_D13 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_D13" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 578 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_D13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|send_data  " "Info: Automatically promoted node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|send_data " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|Selector6~19 " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|Selector6~19" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 79 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|Selector6~19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[3\]~head_lut " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[3\]~head_lut" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 190 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|SHIFTOUT[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[5\]~head_lut " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[5\]~head_lut" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 190 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|SHIFTOUT[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[6\]~head_lut " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[6\]~head_lut" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 190 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|SHIFTOUT[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[7\]~head_lut " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[7\]~head_lut" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 190 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|SHIFTOUT[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[8\]~head_lut " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[8\]~head_lut" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 190 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|SHIFTOUT[8]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[9\]~head_lut " "Info: Destination node MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|SHIFTOUT\[9\]~head_lut" {  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 190 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|SHIFTOUT[9]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../de2lib/MOUSE.vhd" "" { Text "H:/de2lib/MOUSE.vhd" 47 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2|send_data } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 Embedded multiplier output " "Extra Info: Packed 100 registers into blocks of type Embedded multiplier output" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Info: Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "43.518 ns register register " "Info: Estimated most critical path is register to register delay of 43.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns B266_ISEProject_hcc_60_DTYPE0IR_gameFlowCounter_bit_3_ 1 REG LAB_X42_Y22 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y22; Fanout = 16; REG Node = 'B266_ISEProject_hcc_60_DTYPE0IR_gameFlowCounter_bit_3_'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { B266_ISEProject_hcc_60_DTYPE0IR_gameFlowCounter_bit_3_ } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 1486 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.438 ns) 0.893 ns W539_ISEProject_hcc_246_BallUpdate_combout 2 COMB LAB_X42_Y22 6 " "Info: 2: + IC(0.455 ns) + CELL(0.438 ns) = 0.893 ns; Loc. = LAB_X42_Y22; Fanout = 6; COMB Node = 'W539_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { B266_ISEProject_hcc_60_DTYPE0IR_gameFlowCounter_bit_3_ W539_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57272 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 1.895 ns B620_ISEProject_hcc_246_BallUpdate_LCELL~3 3 COMB LAB_X43_Y22 2 " "Info: 3: + IC(0.588 ns) + CELL(0.414 ns) = 1.895 ns; Loc. = LAB_X43_Y22; Fanout = 2; COMB Node = 'B620_ISEProject_hcc_246_BallUpdate_LCELL~3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { W539_ISEProject_hcc_246_BallUpdate_combout B620_ISEProject_hcc_246_BallUpdate_LCELL~3 } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 20241 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.966 ns W620_ISEProject_hcc_246_BallUpdate_cout 4 COMB LAB_X43_Y22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.966 ns; Loc. = LAB_X43_Y22; Fanout = 1; COMB Node = 'W620_ISEProject_hcc_246_BallUpdate_cout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { B620_ISEProject_hcc_246_BallUpdate_LCELL~3 W620_ISEProject_hcc_246_BallUpdate_cout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56631 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.376 ns W620_ISEProject_hcc_246_BallUpdate_cout~2 5 COMB LAB_X43_Y22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.376 ns; Loc. = LAB_X43_Y22; Fanout = 2; COMB Node = 'W620_ISEProject_hcc_246_BallUpdate_cout~2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { W620_ISEProject_hcc_246_BallUpdate_cout W620_ISEProject_hcc_246_BallUpdate_cout~2 } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56631 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.941 ns W581_ISEProject_hcc_246_BallUpdate_combout 6 COMB LAB_X43_Y22 3 " "Info: 6: + IC(0.127 ns) + CELL(0.438 ns) = 2.941 ns; Loc. = LAB_X43_Y22; Fanout = 3; COMB Node = 'W581_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W620_ISEProject_hcc_246_BallUpdate_cout~2 W581_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56935 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.506 ns W584_ISEProject_hcc_246_BallUpdate_combout 7 COMB LAB_X43_Y22 2 " "Info: 7: + IC(0.290 ns) + CELL(0.275 ns) = 3.506 ns; Loc. = LAB_X43_Y22; Fanout = 2; COMB Node = 'W584_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W581_ISEProject_hcc_246_BallUpdate_combout W584_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56945 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.071 ns W586_ISEProject_hcc_246_BallUpdate_combout 8 COMB LAB_X43_Y22 2 " "Info: 8: + IC(0.290 ns) + CELL(0.275 ns) = 4.071 ns; Loc. = LAB_X43_Y22; Fanout = 2; COMB Node = 'W586_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W584_ISEProject_hcc_246_BallUpdate_combout W586_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56954 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 4.827 ns W588_ISEProject_hcc_246_BallUpdate_combout 9 COMB LAB_X42_Y22 2 " "Info: 9: + IC(0.481 ns) + CELL(0.275 ns) = 4.827 ns; Loc. = LAB_X42_Y22; Fanout = 2; COMB Node = 'W588_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { W586_ISEProject_hcc_246_BallUpdate_combout W588_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56963 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.392 ns W590_ISEProject_hcc_246_BallUpdate_combout 10 COMB LAB_X42_Y22 2 " "Info: 10: + IC(0.290 ns) + CELL(0.275 ns) = 5.392 ns; Loc. = LAB_X42_Y22; Fanout = 2; COMB Node = 'W590_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W588_ISEProject_hcc_246_BallUpdate_combout W590_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56972 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.275 ns) 6.433 ns W592_ISEProject_hcc_246_BallUpdate_combout 11 COMB LAB_X42_Y23 2 " "Info: 11: + IC(0.766 ns) + CELL(0.275 ns) = 6.433 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W592_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { W590_ISEProject_hcc_246_BallUpdate_combout W592_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56982 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 6.998 ns W594_ISEProject_hcc_246_BallUpdate_combout 12 COMB LAB_X42_Y23 2 " "Info: 12: + IC(0.290 ns) + CELL(0.275 ns) = 6.998 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W594_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W592_ISEProject_hcc_246_BallUpdate_combout W594_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56992 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 7.563 ns W596_ISEProject_hcc_246_BallUpdate_combout 13 COMB LAB_X42_Y23 2 " "Info: 13: + IC(0.290 ns) + CELL(0.275 ns) = 7.563 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W596_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W594_ISEProject_hcc_246_BallUpdate_combout W596_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57002 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.128 ns W598_ISEProject_hcc_246_BallUpdate_combout 14 COMB LAB_X42_Y23 2 " "Info: 14: + IC(0.290 ns) + CELL(0.275 ns) = 8.128 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W598_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W596_ISEProject_hcc_246_BallUpdate_combout W598_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57012 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 8.693 ns W600_ISEProject_hcc_246_BallUpdate_combout 15 COMB LAB_X42_Y23 2 " "Info: 15: + IC(0.290 ns) + CELL(0.275 ns) = 8.693 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W600_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W598_ISEProject_hcc_246_BallUpdate_combout W600_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57022 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 9.258 ns W602_ISEProject_hcc_246_BallUpdate_combout 16 COMB LAB_X42_Y23 2 " "Info: 16: + IC(0.290 ns) + CELL(0.275 ns) = 9.258 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W602_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W600_ISEProject_hcc_246_BallUpdate_combout W602_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57032 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 9.823 ns W604_ISEProject_hcc_246_BallUpdate_combout 17 COMB LAB_X42_Y23 2 " "Info: 17: + IC(0.290 ns) + CELL(0.275 ns) = 9.823 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W604_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W602_ISEProject_hcc_246_BallUpdate_combout W604_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57042 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.388 ns W606_ISEProject_hcc_246_BallUpdate_combout 18 COMB LAB_X42_Y23 2 " "Info: 18: + IC(0.145 ns) + CELL(0.420 ns) = 10.388 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W606_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W604_ISEProject_hcc_246_BallUpdate_combout W606_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57052 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 10.953 ns W608_ISEProject_hcc_246_BallUpdate_combout 19 COMB LAB_X42_Y23 2 " "Info: 19: + IC(0.145 ns) + CELL(0.420 ns) = 10.953 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W608_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W606_ISEProject_hcc_246_BallUpdate_combout W608_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57062 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 11.518 ns W610_ISEProject_hcc_246_BallUpdate_combout 20 COMB LAB_X42_Y23 2 " "Info: 20: + IC(0.145 ns) + CELL(0.420 ns) = 11.518 ns; Loc. = LAB_X42_Y23; Fanout = 2; COMB Node = 'W610_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W608_ISEProject_hcc_246_BallUpdate_combout W610_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57072 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.420 ns) 12.829 ns W611_ISEProject_hcc_246_BallUpdate_combout 21 COMB LAB_X44_Y24 2 " "Info: 21: + IC(0.891 ns) + CELL(0.420 ns) = 12.829 ns; Loc. = LAB_X44_Y24; Fanout = 2; COMB Node = 'W611_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { W610_ISEProject_hcc_246_BallUpdate_combout W611_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57087 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.420 ns) 13.854 ns W648_ISEProject_hcc_246_BallUpdate_combout 22 COMB LAB_X42_Y24 2 " "Info: 22: + IC(0.605 ns) + CELL(0.420 ns) = 13.854 ns; Loc. = LAB_X42_Y24; Fanout = 2; COMB Node = 'W648_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { W611_ISEProject_hcc_246_BallUpdate_combout W648_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56888 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 14.419 ns W650_ISEProject_hcc_246_BallUpdate_combout 23 COMB LAB_X42_Y24 2 " "Info: 23: + IC(0.145 ns) + CELL(0.420 ns) = 14.419 ns; Loc. = LAB_X42_Y24; Fanout = 2; COMB Node = 'W650_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W648_ISEProject_hcc_246_BallUpdate_combout W650_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56898 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 15.175 ns W652_ISEProject_hcc_246_BallUpdate_combout 24 COMB LAB_X43_Y24 2 " "Info: 24: + IC(0.318 ns) + CELL(0.438 ns) = 15.175 ns; Loc. = LAB_X43_Y24; Fanout = 2; COMB Node = 'W652_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { W650_ISEProject_hcc_246_BallUpdate_combout W652_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56908 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 15.740 ns W655_ISEProject_hcc_246_BallUpdate_combout 25 COMB LAB_X43_Y24 2 " "Info: 25: + IC(0.127 ns) + CELL(0.438 ns) = 15.740 ns; Loc. = LAB_X43_Y24; Fanout = 2; COMB Node = 'W655_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W652_ISEProject_hcc_246_BallUpdate_combout W655_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56922 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.275 ns) 16.796 ns W679_ISEProject_hcc_246_BallUpdate_combout 26 COMB LAB_X43_Y27 8 " "Info: 26: + IC(0.781 ns) + CELL(0.275 ns) = 16.796 ns; Loc. = LAB_X43_Y27; Fanout = 8; COMB Node = 'W679_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { W655_ISEProject_hcc_246_BallUpdate_combout W679_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56748 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 17.552 ns W515_ISEProject_hcc_246_BallUpdate_combout 27 COMB LAB_X44_Y27 2 " "Info: 27: + IC(0.481 ns) + CELL(0.275 ns) = 17.552 ns; Loc. = LAB_X44_Y27; Fanout = 2; COMB Node = 'W515_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { W679_ISEProject_hcc_246_BallUpdate_combout W515_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56549 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.420 ns) 18.846 ns W534_ISEProject_hcc_246_BallUpdate_combout 28 COMB LAB_X42_Y27 2 " "Info: 28: + IC(0.874 ns) + CELL(0.420 ns) = 18.846 ns; Loc. = LAB_X42_Y27; Fanout = 2; COMB Node = 'W534_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { W515_ISEProject_hcc_246_BallUpdate_combout W534_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 56450 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.437 ns) 19.601 ns W483_ISEProject_hcc_246_BallUpdate_combout 29 COMB LAB_X41_Y27 2 " "Info: 29: + IC(0.318 ns) + CELL(0.437 ns) = 19.601 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W483_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { W534_ISEProject_hcc_246_BallUpdate_combout W483_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57525 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 20.166 ns W485_ISEProject_hcc_246_BallUpdate_combout 30 COMB LAB_X41_Y27 2 " "Info: 30: + IC(0.290 ns) + CELL(0.275 ns) = 20.166 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W485_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W483_ISEProject_hcc_246_BallUpdate_combout W485_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57534 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 20.731 ns W487_ISEProject_hcc_246_BallUpdate_combout 31 COMB LAB_X41_Y27 2 " "Info: 31: + IC(0.290 ns) + CELL(0.275 ns) = 20.731 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W487_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W485_ISEProject_hcc_246_BallUpdate_combout W487_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57543 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 21.296 ns W489_ISEProject_hcc_246_BallUpdate_combout 32 COMB LAB_X41_Y27 2 " "Info: 32: + IC(0.290 ns) + CELL(0.275 ns) = 21.296 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W489_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W487_ISEProject_hcc_246_BallUpdate_combout W489_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57552 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 21.861 ns W491_ISEProject_hcc_246_BallUpdate_combout 33 COMB LAB_X41_Y27 2 " "Info: 33: + IC(0.290 ns) + CELL(0.275 ns) = 21.861 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W491_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W489_ISEProject_hcc_246_BallUpdate_combout W491_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57561 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 22.426 ns W493_ISEProject_hcc_246_BallUpdate_combout 34 COMB LAB_X41_Y27 2 " "Info: 34: + IC(0.290 ns) + CELL(0.275 ns) = 22.426 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W493_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W491_ISEProject_hcc_246_BallUpdate_combout W493_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57570 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 22.991 ns W496_ISEProject_hcc_246_BallUpdate_combout 35 COMB LAB_X41_Y27 2 " "Info: 35: + IC(0.290 ns) + CELL(0.275 ns) = 22.991 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W496_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W493_ISEProject_hcc_246_BallUpdate_combout W496_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57579 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 23.556 ns W498_ISEProject_hcc_246_BallUpdate_combout 36 COMB LAB_X41_Y27 2 " "Info: 36: + IC(0.290 ns) + CELL(0.275 ns) = 23.556 ns; Loc. = LAB_X41_Y27; Fanout = 2; COMB Node = 'W498_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W496_ISEProject_hcc_246_BallUpdate_combout W498_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57588 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 24.121 ns W500_ISEProject_hcc_246_BallUpdate_combout 37 COMB LAB_X41_Y27 1 " "Info: 37: + IC(0.290 ns) + CELL(0.275 ns) = 24.121 ns; Loc. = LAB_X41_Y27; Fanout = 1; COMB Node = 'W500_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W498_ISEProject_hcc_246_BallUpdate_combout W500_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57597 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 24.686 ns W501_ISEProject_hcc_246_BallUpdate_combout 38 COMB LAB_X41_Y27 1 " "Info: 38: + IC(0.145 ns) + CELL(0.420 ns) = 24.686 ns; Loc. = LAB_X41_Y27; Fanout = 1; COMB Node = 'W501_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W500_ISEProject_hcc_246_BallUpdate_combout W501_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 57605 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.242 ns) 25.218 ns W473_ISEProject_hcc_246_BallUpdate_combout 39 COMB LAB_X41_Y27 1 " "Info: 39: + IC(0.290 ns) + CELL(0.242 ns) = 25.218 ns; Loc. = LAB_X41_Y27; Fanout = 1; COMB Node = 'W473_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { W501_ISEProject_hcc_246_BallUpdate_combout W473_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 74595 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.149 ns) 25.973 ns W469_ISEProject_hcc_246_BallUpdate_combout 40 COMB LAB_X40_Y27 1 " "Info: 40: + IC(0.606 ns) + CELL(0.149 ns) = 25.973 ns; Loc. = LAB_X40_Y27; Fanout = 1; COMB Node = 'W469_ISEProject_hcc_246_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { W473_ISEProject_hcc_246_BallUpdate_combout W469_ISEProject_hcc_246_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 74611 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 26.538 ns WG1125_ISEProject_hcc_246_BallUpdate_BinOpOut_combout 41 COMB LAB_X40_Y27 9 " "Info: 41: + IC(0.290 ns) + CELL(0.275 ns) = 26.538 ns; Loc. = LAB_X40_Y27; Fanout = 9; COMB Node = 'WG1125_ISEProject_hcc_246_BallUpdate_BinOpOut_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W469_ISEProject_hcc_246_BallUpdate_combout WG1125_ISEProject_hcc_246_BallUpdate_BinOpOut_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35104 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.150 ns) 28.165 ns W1113_ISEProject_hcc_248_BallUpdate_WireFalse_combout 42 COMB LAB_X36_Y21 1 " "Info: 42: + IC(1.477 ns) + CELL(0.150 ns) = 28.165 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'W1113_ISEProject_hcc_248_BallUpdate_WireFalse_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { WG1125_ISEProject_hcc_246_BallUpdate_BinOpOut_combout W1113_ISEProject_hcc_248_BallUpdate_WireFalse_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35125 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 28.730 ns W1114_ISEProject_hcc_248_BallUpdate_SeqChain_combout 43 COMB LAB_X36_Y21 2 " "Info: 43: + IC(0.145 ns) + CELL(0.420 ns) = 28.730 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'W1114_ISEProject_hcc_248_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1113_ISEProject_hcc_248_BallUpdate_WireFalse_combout W1114_ISEProject_hcc_248_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35120 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 29.295 ns W1102_ISEProject_hcc_252_BallUpdate_WireFalse_combout 44 COMB LAB_X36_Y21 1 " "Info: 44: + IC(0.415 ns) + CELL(0.150 ns) = 29.295 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'W1102_ISEProject_hcc_252_BallUpdate_WireFalse_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1114_ISEProject_hcc_248_BallUpdate_SeqChain_combout W1102_ISEProject_hcc_252_BallUpdate_WireFalse_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35149 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 29.860 ns W1103_ISEProject_hcc_252_BallUpdate_SeqChain_combout 45 COMB LAB_X36_Y21 2 " "Info: 45: + IC(0.145 ns) + CELL(0.420 ns) = 29.860 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'W1103_ISEProject_hcc_252_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1102_ISEProject_hcc_252_BallUpdate_WireFalse_combout W1103_ISEProject_hcc_252_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35144 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 30.425 ns W1093_ISEProject_hcc_256_BallUpdate_WireFalse_combout 46 COMB LAB_X36_Y21 1 " "Info: 46: + IC(0.415 ns) + CELL(0.150 ns) = 30.425 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'W1093_ISEProject_hcc_256_BallUpdate_WireFalse_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1103_ISEProject_hcc_252_BallUpdate_SeqChain_combout W1093_ISEProject_hcc_256_BallUpdate_WireFalse_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35177 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 30.990 ns W1094_ISEProject_hcc_256_BallUpdate_SeqChain_combout 47 COMB LAB_X36_Y21 2 " "Info: 47: + IC(0.145 ns) + CELL(0.420 ns) = 30.990 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'W1094_ISEProject_hcc_256_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1093_ISEProject_hcc_256_BallUpdate_WireFalse_combout W1094_ISEProject_hcc_256_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35168 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 31.555 ns W1056_ISEProject_hcc_260_BallUpdate_WireFalse_combout 48 COMB LAB_X36_Y21 2 " "Info: 48: + IC(0.415 ns) + CELL(0.150 ns) = 31.555 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'W1056_ISEProject_hcc_260_BallUpdate_WireFalse_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1094_ISEProject_hcc_256_BallUpdate_SeqChain_combout W1056_ISEProject_hcc_260_BallUpdate_WireFalse_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35201 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 32.120 ns W1057_ISEProject_hcc_260_BallUpdate_SeqChain_combout 49 COMB LAB_X36_Y21 2 " "Info: 49: + IC(0.145 ns) + CELL(0.420 ns) = 32.120 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'W1057_ISEProject_hcc_260_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1056_ISEProject_hcc_260_BallUpdate_WireFalse_combout W1057_ISEProject_hcc_260_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35196 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 32.685 ns W1046_ISEProject_hcc_264_BallUpdate_SeqChain_combout 50 COMB LAB_X36_Y21 1 " "Info: 50: + IC(0.415 ns) + CELL(0.150 ns) = 32.685 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'W1046_ISEProject_hcc_264_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1057_ISEProject_hcc_260_BallUpdate_SeqChain_combout W1046_ISEProject_hcc_264_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35222 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 33.250 ns W1029_ISEProject_hcc_268_BallUpdate_SeqChain_combout 51 COMB LAB_X36_Y21 3 " "Info: 51: + IC(0.415 ns) + CELL(0.150 ns) = 33.250 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'W1029_ISEProject_hcc_268_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1046_ISEProject_hcc_264_BallUpdate_SeqChain_combout W1029_ISEProject_hcc_268_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35242 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 33.815 ns W850_ISEProject_hcc_276_BallUpdate_WireTrue_combout 52 COMB LAB_X36_Y21 3 " "Info: 52: + IC(0.290 ns) + CELL(0.275 ns) = 33.815 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'W850_ISEProject_hcc_276_BallUpdate_WireTrue_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W1029_ISEProject_hcc_268_BallUpdate_SeqChain_combout W850_ISEProject_hcc_276_BallUpdate_WireTrue_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35284 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.420 ns) 34.871 ns W864_ISEProject_hcc_283_BallUpdate_WireFalse_combout 53 COMB LAB_X35_Y18 1 " "Info: 53: + IC(0.636 ns) + CELL(0.420 ns) = 34.871 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'W864_ISEProject_hcc_283_BallUpdate_WireFalse_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { W850_ISEProject_hcc_276_BallUpdate_WireTrue_combout W864_ISEProject_hcc_283_BallUpdate_WireFalse_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35311 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.245 ns) 35.406 ns W852_ISEProject_hcc_276_BallUpdate_SeqChain_combout 54 COMB LAB_X35_Y18 3 " "Info: 54: + IC(0.290 ns) + CELL(0.245 ns) = 35.406 ns; Loc. = LAB_X35_Y18; Fanout = 3; COMB Node = 'W852_ISEProject_hcc_276_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { W864_ISEProject_hcc_283_BallUpdate_WireFalse_combout W852_ISEProject_hcc_276_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35274 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 35.971 ns W788_ISEProject_hcc_290_BallUpdate_WireTrue_combout 55 COMB LAB_X35_Y18 2 " "Info: 55: + IC(0.290 ns) + CELL(0.275 ns) = 35.971 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'W788_ISEProject_hcc_290_BallUpdate_WireTrue_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W852_ISEProject_hcc_276_BallUpdate_SeqChain_combout W788_ISEProject_hcc_290_BallUpdate_WireTrue_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35342 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 36.536 ns W802_ISEProject_hcc_297_BallUpdate_WireFalse_combout 56 COMB LAB_X35_Y18 2 " "Info: 56: + IC(0.290 ns) + CELL(0.275 ns) = 36.536 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'W802_ISEProject_hcc_297_BallUpdate_WireFalse_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W788_ISEProject_hcc_290_BallUpdate_WireTrue_combout W802_ISEProject_hcc_297_BallUpdate_WireFalse_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35368 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.245 ns) 37.071 ns W790_ISEProject_hcc_290_BallUpdate_SeqChain_combout 57 COMB LAB_X35_Y18 2 " "Info: 57: + IC(0.290 ns) + CELL(0.245 ns) = 37.071 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'W790_ISEProject_hcc_290_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { W802_ISEProject_hcc_297_BallUpdate_WireFalse_combout W790_ISEProject_hcc_290_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35332 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 37.635 ns W295_ISEProject_hcc_170_BallUpdate_combout 58 COMB LAB_X35_Y18 1 " "Info: 58: + IC(0.145 ns) + CELL(0.419 ns) = 37.635 ns; Loc. = LAB_X35_Y18; Fanout = 1; COMB Node = 'W295_ISEProject_hcc_170_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { W790_ISEProject_hcc_290_BallUpdate_SeqChain_combout W295_ISEProject_hcc_170_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 74539 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 38.199 ns W294_ISEProject_hcc_170_BallUpdate_combout 59 COMB LAB_X35_Y18 2 " "Info: 59: + IC(0.415 ns) + CELL(0.149 ns) = 38.199 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'W294_ISEProject_hcc_170_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { W295_ISEProject_hcc_170_BallUpdate_combout W294_ISEProject_hcc_170_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 74543 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 38.764 ns W304_ISEProject_hcc_170_BallUpdate_combout 60 COMB LAB_X35_Y18 2 " "Info: 60: + IC(0.415 ns) + CELL(0.150 ns) = 38.764 ns; Loc. = LAB_X35_Y18; Fanout = 2; COMB Node = 'W304_ISEProject_hcc_170_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W294_ISEProject_hcc_170_BallUpdate_combout W304_ISEProject_hcc_170_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 74548 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 39.329 ns W303_ISEProject_hcc_170_BallUpdate_combout 61 COMB LAB_X35_Y18 10 " "Info: 61: + IC(0.415 ns) + CELL(0.150 ns) = 39.329 ns; Loc. = LAB_X35_Y18; Fanout = 10; COMB Node = 'W303_ISEProject_hcc_170_BallUpdate_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W304_ISEProject_hcc_170_BallUpdate_combout W303_ISEProject_hcc_170_BallUpdate_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 74553 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 39.894 ns W280_ISEProject_hcc_372_BallUpdate_WireFalse_combout 62 COMB LAB_X35_Y18 4 " "Info: 62: + IC(0.290 ns) + CELL(0.275 ns) = 39.894 ns; Loc. = LAB_X35_Y18; Fanout = 4; COMB Node = 'W280_ISEProject_hcc_372_BallUpdate_WireFalse_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W303_ISEProject_hcc_170_BallUpdate_combout W280_ISEProject_hcc_372_BallUpdate_WireFalse_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35567 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.420 ns) 40.950 ns W281_ISEProject_hcc_372_BallUpdate_SeqChain_combout 63 COMB LAB_X36_Y21 2 " "Info: 63: + IC(0.636 ns) + CELL(0.420 ns) = 40.950 ns; Loc. = LAB_X36_Y21; Fanout = 2; COMB Node = 'W281_ISEProject_hcc_372_BallUpdate_SeqChain_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { W280_ISEProject_hcc_372_BallUpdate_WireFalse_combout W281_ISEProject_hcc_372_BallUpdate_SeqChain_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35562 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 41.515 ns WG61_ISEProject_hcc_380_BallUpdate_WireTrue_combout 64 COMB LAB_X36_Y21 4 " "Info: 64: + IC(0.415 ns) + CELL(0.150 ns) = 41.515 ns; Loc. = LAB_X36_Y21; Fanout = 4; COMB Node = 'WG61_ISEProject_hcc_380_BallUpdate_WireTrue_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { W281_ISEProject_hcc_372_BallUpdate_SeqChain_combout WG61_ISEProject_hcc_380_BallUpdate_WireTrue_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 35636 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.242 ns) 42.047 ns W13_ISEProject_hcc_49_combout 65 COMB LAB_X36_Y21 1 " "Info: 65: + IC(0.290 ns) + CELL(0.242 ns) = 42.047 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'W13_ISEProject_hcc_49_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { WG61_ISEProject_hcc_380_BallUpdate_WireTrue_combout W13_ISEProject_hcc_49_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 72935 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 42.611 ns W12_ISEProject_hcc_49_combout 66 COMB LAB_X36_Y21 1 " "Info: 66: + IC(0.415 ns) + CELL(0.149 ns) = 42.611 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'W12_ISEProject_hcc_49_combout'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { W13_ISEProject_hcc_49_combout W12_ISEProject_hcc_49_combout } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 72939 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 43.518 ns B14_ISEProject_hcc_49_DTYPE0IR_thirdBallOn_bit_0_ 67 REG LAB_X36_Y21 41 " "Info: 67: + IC(0.247 ns) + CELL(0.660 ns) = 43.518 ns; Loc. = LAB_X36_Y21; Fanout = 41; REG Node = 'B14_ISEProject_hcc_49_DTYPE0IR_thirdBallOn_bit_0_'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { W12_ISEProject_hcc_49_combout B14_ISEProject_hcc_49_DTYPE0IR_thirdBallOn_bit_0_ } "NODE_NAME" } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 769 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.964 ns ( 45.88 % ) " "Info: Total cell delay = 19.964 ns ( 45.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.554 ns ( 54.12 % ) " "Info: Total interconnect delay = 23.554 ns ( 54.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "43.518 ns" { B266_ISEProject_hcc_60_DTYPE0IR_gameFlowCounter_bit_3_ W539_ISEProject_hcc_246_BallUpdate_combout B620_ISEProject_hcc_246_BallUpdate_LCELL~3 W620_ISEProject_hcc_246_BallUpdate_cout W620_ISEProject_hcc_246_BallUpdate_cout~2 W581_ISEProject_hcc_246_BallUpdate_combout W584_ISEProject_hcc_246_BallUpdate_combout W586_ISEProject_hcc_246_BallUpdate_combout W588_ISEProject_hcc_246_BallUpdate_combout W590_ISEProject_hcc_246_BallUpdate_combout W592_ISEProject_hcc_246_BallUpdate_combout W594_ISEProject_hcc_246_BallUpdate_combout W596_ISEProject_hcc_246_BallUpdate_combout W598_ISEProject_hcc_246_BallUpdate_combout W600_ISEProject_hcc_246_BallUpdate_combout W602_ISEProject_hcc_246_BallUpdate_combout W604_ISEProject_hcc_246_BallUpdate_combout W606_ISEProject_hcc_246_BallUpdate_combout W608_ISEProject_hcc_246_BallUpdate_combout W610_ISEProject_hcc_246_BallUpdate_combout W611_ISEProject_hcc_246_BallUpdate_combout W648_ISEProject_hcc_246_BallUpdate_combout W650_ISEProject_hcc_246_BallUpdate_combout W652_ISEProject_hcc_246_BallUpdate_combout W655_ISEProject_hcc_246_BallUpdate_combout W679_ISEProject_hcc_246_BallUpdate_combout W515_ISEProject_hcc_246_BallUpdate_combout W534_ISEProject_hcc_246_BallUpdate_combout W483_ISEProject_hcc_246_BallUpdate_combout W485_ISEProject_hcc_246_BallUpdate_combout W487_ISEProject_hcc_246_BallUpdate_combout W489_ISEProject_hcc_246_BallUpdate_combout W491_ISEProject_hcc_246_BallUpdate_combout W493_ISEProject_hcc_246_BallUpdate_combout W496_ISEProject_hcc_246_BallUpdate_combout W498_ISEProject_hcc_246_BallUpdate_combout W500_ISEProject_hcc_246_BallUpdate_combout W501_ISEProject_hcc_246_BallUpdate_combout W473_ISEProject_hcc_246_BallUpdate_combout W469_ISEProject_hcc_246_BallUpdate_combout WG1125_ISEProject_hcc_246_BallUpdate_BinOpOut_combout W1113_ISEProject_hcc_248_BallUpdate_WireFalse_combout W1114_ISEProject_hcc_248_BallUpdate_SeqChain_combout W1102_ISEProject_hcc_252_BallUpdate_WireFalse_combout W1103_ISEProject_hcc_252_BallUpdate_SeqChain_combout W1093_ISEProject_hcc_256_BallUpdate_WireFalse_combout W1094_ISEProject_hcc_256_BallUpdate_SeqChain_combout W1056_ISEProject_hcc_260_BallUpdate_WireFalse_combout W1057_ISEProject_hcc_260_BallUpdate_SeqChain_combout W1046_ISEProject_hcc_264_BallUpdate_SeqChain_combout W1029_ISEProject_hcc_268_BallUpdate_SeqChain_combout W850_ISEProject_hcc_276_BallUpdate_WireTrue_combout W864_ISEProject_hcc_283_BallUpdate_WireFalse_combout W852_ISEProject_hcc_276_BallUpdate_SeqChain_combout W788_ISEProject_hcc_290_BallUpdate_WireTrue_combout W802_ISEProject_hcc_297_BallUpdate_WireFalse_combout W790_ISEProject_hcc_290_BallUpdate_SeqChain_combout W295_ISEProject_hcc_170_BallUpdate_combout W294_ISEProject_hcc_170_BallUpdate_combout W304_ISEProject_hcc_170_BallUpdate_combout W303_ISEProject_hcc_170_BallUpdate_combout W280_ISEProject_hcc_372_BallUpdate_WireFalse_combout W281_ISEProject_hcc_372_BallUpdate_SeqChain_combout WG61_ISEProject_hcc_380_BallUpdate_WireTrue_combout W13_ISEProject_hcc_49_combout W12_ISEProject_hcc_49_combout B14_ISEProject_hcc_49_DTYPE0IR_thirdBallOn_bit_0_ } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "143 " "Warning: Found 143 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA10 0 " "Info: Pin \"PIN_AA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA11 0 " "Info: Pin \"PIN_AA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA9 0 " "Info: Pin \"PIN_AA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB10 0 " "Info: Pin \"PIN_AB10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC10 0 " "Info: Pin \"PIN_AC10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC9 0 " "Info: Pin \"PIN_AC9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD8 0 " "Info: Pin \"PIN_AD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE6 0 " "Info: Pin \"PIN_AE6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE7 0 " "Info: Pin \"PIN_AE7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE8 0 " "Info: Pin \"PIN_AE8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF6 0 " "Info: Pin \"PIN_AF6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF7 0 " "Info: Pin \"PIN_AF7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF8 0 " "Info: Pin \"PIN_AF8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_C24 0 " "Info: Pin \"PIN_C24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_D26 0 " "Info: Pin \"PIN_D26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W11 0 " "Info: Pin \"PIN_W11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W12 0 " "Info: Pin \"PIN_W12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y11 0 " "Info: Pin \"PIN_Y11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_A10 0 " "Info: Pin \"PIN_A10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_A7 0 " "Info: Pin \"PIN_A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_A8 0 " "Info: Pin \"PIN_A8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_A9 0 " "Info: Pin \"PIN_A9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA15 0 " "Info: Pin \"PIN_AA15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA16 0 " "Info: Pin \"PIN_AA16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA17 0 " "Info: Pin \"PIN_AA17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA18 0 " "Info: Pin \"PIN_AA18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA23 0 " "Info: Pin \"PIN_AA23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA24 0 " "Info: Pin \"PIN_AA24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA25 0 " "Info: Pin \"PIN_AA25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AA26 0 " "Info: Pin \"PIN_AA26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB12 0 " "Info: Pin \"PIN_AB12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB15 0 " "Info: Pin \"PIN_AB15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB18 0 " "Info: Pin \"PIN_AB18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB23 0 " "Info: Pin \"PIN_AB23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB24 0 " "Info: Pin \"PIN_AB24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB25 0 " "Info: Pin \"PIN_AB25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB26 0 " "Info: Pin \"PIN_AB26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AB8 0 " "Info: Pin \"PIN_AB8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC11 0 " "Info: Pin \"PIN_AC11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC12 0 " "Info: Pin \"PIN_AC12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC15 0 " "Info: Pin \"PIN_AC15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC16 0 " "Info: Pin \"PIN_AC16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC17 0 " "Info: Pin \"PIN_AC17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC18 0 " "Info: Pin \"PIN_AC18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC25 0 " "Info: Pin \"PIN_AC25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC26 0 " "Info: Pin \"PIN_AC26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC5 0 " "Info: Pin \"PIN_AC5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC6 0 " "Info: Pin \"PIN_AC6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC7 0 " "Info: Pin \"PIN_AC7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AC8 0 " "Info: Pin \"PIN_AC8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD10 0 " "Info: Pin \"PIN_AD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD11 0 " "Info: Pin \"PIN_AD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD16 0 " "Info: Pin \"PIN_AD16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD17 0 " "Info: Pin \"PIN_AD17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD4 0 " "Info: Pin \"PIN_AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD5 0 " "Info: Pin \"PIN_AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD6 0 " "Info: Pin \"PIN_AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AD7 0 " "Info: Pin \"PIN_AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE10 0 " "Info: Pin \"PIN_AE10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE11 0 " "Info: Pin \"PIN_AE11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE16 0 " "Info: Pin \"PIN_AE16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE17 0 " "Info: Pin \"PIN_AE17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE18 0 " "Info: Pin \"PIN_AE18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE19 0 " "Info: Pin \"PIN_AE19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE4 0 " "Info: Pin \"PIN_AE4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE5 0 " "Info: Pin \"PIN_AE5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AE9 0 " "Info: Pin \"PIN_AE9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF10 0 " "Info: Pin \"PIN_AF10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF17 0 " "Info: Pin \"PIN_AF17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF18 0 " "Info: Pin \"PIN_AF18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF19 0 " "Info: Pin \"PIN_AF19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF4 0 " "Info: Pin \"PIN_AF4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF5 0 " "Info: Pin \"PIN_AF5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_AF9 0 " "Info: Pin \"PIN_AF9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_B10 0 " "Info: Pin \"PIN_B10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_B11 0 " "Info: Pin \"PIN_B11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_B12 0 " "Info: Pin \"PIN_B12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_B8 0 " "Info: Pin \"PIN_B8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_B9 0 " "Info: Pin \"PIN_B9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_C10 0 " "Info: Pin \"PIN_C10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_C11 0 " "Info: Pin \"PIN_C11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_C12 0 " "Info: Pin \"PIN_C12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_C8 0 " "Info: Pin \"PIN_C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_C9 0 " "Info: Pin \"PIN_C9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_D10 0 " "Info: Pin \"PIN_D10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_D11 0 " "Info: Pin \"PIN_D11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_D12 0 " "Info: Pin \"PIN_D12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_D6 0 " "Info: Pin \"PIN_D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_D8 0 " "Info: Pin \"PIN_D8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_D9 0 " "Info: Pin \"PIN_D9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_E10 0 " "Info: Pin \"PIN_E10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_E12 0 " "Info: Pin \"PIN_E12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_F10 0 " "Info: Pin \"PIN_F10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_F11 0 " "Info: Pin \"PIN_F11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_F12 0 " "Info: Pin \"PIN_F12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_G10 0 " "Info: Pin \"PIN_G10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_G11 0 " "Info: Pin \"PIN_G11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_G12 0 " "Info: Pin \"PIN_G12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_H11 0 " "Info: Pin \"PIN_H11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_H12 0 " "Info: Pin \"PIN_H12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_J10 0 " "Info: Pin \"PIN_J10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_J11 0 " "Info: Pin \"PIN_J11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_J13 0 " "Info: Pin \"PIN_J13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_J14 0 " "Info: Pin \"PIN_J14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_P6 0 " "Info: Pin \"PIN_P6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_P7 0 " "Info: Pin \"PIN_P7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_R3 0 " "Info: Pin \"PIN_R3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_R4 0 " "Info: Pin \"PIN_R4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_R5 0 " "Info: Pin \"PIN_R5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_R6 0 " "Info: Pin \"PIN_R6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_R7 0 " "Info: Pin \"PIN_R7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_T2 0 " "Info: Pin \"PIN_T2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_T3 0 " "Info: Pin \"PIN_T3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_T4 0 " "Info: Pin \"PIN_T4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_T9 0 " "Info: Pin \"PIN_T9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_U1 0 " "Info: Pin \"PIN_U1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_U2 0 " "Info: Pin \"PIN_U2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_U22 0 " "Info: Pin \"PIN_U22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_U9 0 " "Info: Pin \"PIN_U9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V10 0 " "Info: Pin \"PIN_V10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V13 0 " "Info: Pin \"PIN_V13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V14 0 " "Info: Pin \"PIN_V14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V17 0 " "Info: Pin \"PIN_V17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V20 0 " "Info: Pin \"PIN_V20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V21 0 " "Info: Pin \"PIN_V21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V22 0 " "Info: Pin \"PIN_V22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_V9 0 " "Info: Pin \"PIN_V9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W10 0 " "Info: Pin \"PIN_W10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W15 0 " "Info: Pin \"PIN_W15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W16 0 " "Info: Pin \"PIN_W16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W17 0 " "Info: Pin \"PIN_W17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W21 0 " "Info: Pin \"PIN_W21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W24 0 " "Info: Pin \"PIN_W24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_W8 0 " "Info: Pin \"PIN_W8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y10 0 " "Info: Pin \"PIN_Y10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y14 0 " "Info: Pin \"PIN_Y14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y15 0 " "Info: Pin \"PIN_Y15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y16 0 " "Info: Pin \"PIN_Y16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y22 0 " "Info: Pin \"PIN_Y22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y23 0 " "Info: Pin \"PIN_Y23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y24 0 " "Info: Pin \"PIN_Y24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y25 0 " "Info: Pin \"PIN_Y25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIN_Y26 0 " "Info: Pin \"PIN_Y26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PIN_AA17 VCC " "Info: Pin PIN_AA17 has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AA17 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AA17" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 590 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AA17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PIN_AA18 VCC " "Info: Pin PIN_AA18 has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AA18 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AA18" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 591 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AA18 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PIN_AC11 GND " "Info: Pin PIN_AC11 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AC11 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AC11" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 604 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AC11 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PIN_AE9 GND " "Info: Pin PIN_AE9 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AE9 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AE9" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 632 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AE9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PIN_AF9 GND " "Info: Pin PIN_AF9 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AF9 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AF9" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 639 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AF9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PIN_V17 GND " "Info: Pin PIN_V17 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_V17 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_V17" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 688 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_V17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PIN_W17 GND " "Info: Pin PIN_W17 has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_W17 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_W17" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 696 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_W17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "B179_ISEProject_hcc_132_preLoadColourImg_DTYPE0IR " "Info: Following pins have the same output enable: B179_ISEProject_hcc_132_preLoadColourImg_DTYPE0IR" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AA10 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AA10 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AA10 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AA10" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 709 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AA10 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AA9 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AA9 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AA9 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AA9" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 711 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AA9 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AC10 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AC10 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AC10 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AC10" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 713 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AC10 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AD8 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AD8 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AD8 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AD8" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 715 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AD8 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AE7 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AE7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AE7 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AE7" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 717 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AE7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AF6 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AF6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AF6 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AF6" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 719 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AF6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AF8 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AF8 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AF8 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AF8" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 721 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AF8 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_W12 3.3-V LVTTL " "Info: Type bidirectional pin PIN_W12 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_W12 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_W12" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 725 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_W12 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AA11 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AA11 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AA11 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AA11" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 710 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AA11 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AB10 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AB10 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AB10 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AB10" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 712 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AB10 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AC9 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AC9 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AC9 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AC9" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 714 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AC9 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AE6 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AE6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AE6 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AE6" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 716 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AE6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AE8 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AE8 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AE8 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AE8" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 718 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AE8 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_AF7 3.3-V LVTTL " "Info: Type bidirectional pin PIN_AF7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_AF7 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_AF7" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 720 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_AF7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_W11 3.3-V LVTTL " "Info: Type bidirectional pin PIN_W11 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_W11 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_W11" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 724 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_W11 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_Y11 3.3-V LVTTL " "Info: Type bidirectional pin PIN_Y11 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_Y11 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_Y11" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 726 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_Y11 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|WideOr4 " "Info: Following pins have the same output enable: MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|WideOr4" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_D26 3.3-V LVTTL " "Info: Type bidirectional pin PIN_D26 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_D26 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_D26" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 723 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_D26 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|mouse_state.wait_output_ready " "Info: Following pins have the same output enable: MOUSE:B5_de2_hcc_371_DE2PS2MouseDriver_ps2\|mouse_state.wait_output_ready" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PIN_C24 3.3-V LVTTL " "Info: Type bidirectional pin PIN_C24 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PIN_C24 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PIN_C24" } } } } { "EDIF/ISEProject.edf" "" { Text "H:/ISEProject/EDIF/ISEProject.edf" 722 12 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIN_C24 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ISEProject/ISEProject.fit.smsg " "Info: Generated suppressed messages file H:/ISEProject/ISEProject.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 12:22:30 2011 " "Info: Processing ended: Fri May 27 12:22:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Info: Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
