Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto be8988690327494fa1d6b52dfbe52ff3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decrypt_top_tb_behav xil_defaultlib.decrypt_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 10 for port C_addr [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Decrypt/ROLLO-III-Decrypt/Verilog/decrypt_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl_top
Compiling module xil_defaultlib.shift_x_by_i(i=1)
Compiling module xil_defaultlib.shift_x_by_i(i=2)
Compiling module xil_defaultlib.shift_x_by_i(i=3)
Compiling module xil_defaultlib.shift_x_by_i(i=4)
Compiling module xil_defaultlib.shift_x_by_i(i=5)
Compiling module xil_defaultlib.shift_x_by_i(i=6)
Compiling module xil_defaultlib.shift_x_by_i(i=7)
Compiling module xil_defaultlib.shift_x_by_i(i=8)
Compiling module xil_defaultlib.shift_x_by_i(i=9)
Compiling module xil_defaultlib.shift_x_by_i(i=10)
Compiling module xil_defaultlib.shift_x_by_i(i=11)
Compiling module xil_defaultlib.shift_x_by_i(i=12)
Compiling module xil_defaultlib.shift_x_by_i(i=13)
Compiling module xil_defaultlib.shift_x_by_i(i=14)
Compiling module xil_defaultlib.shift_x_by_i(i=15)
Compiling module xil_defaultlib.shift_x_by_i(i=16)
Compiling module xil_defaultlib.gf2m_mul(WIDTH=101,k3=7,k2=6,k1=...
Compiling module xil_defaultlib.mul_ctrl(WIDTH=606,DEPTH=32'b010...
Compiling module xil_defaultlib.gf2mz_top_default
Compiling module xil_defaultlib.gf2mz_add_default
Compiling module xil_defaultlib.gf2m_mul_default
Compiling module xil_defaultlib.S1S2_gen(m=101,d=6,DELAY_mul=8,D...
Compiling module xil_defaultlib.gs_elim_ctrl(k=94,l=202,d=6)
Compiling module xil_defaultlib.processor_AB
Compiling module xil_defaultlib.comb_SA
Compiling module xil_defaultlib.gs_elim_top(DAT_W=202,DAT_D=94)
Compiling module xil_defaultlib.padder(m=101,digit=1)
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.f_permutation(DELAY_rd=2)
Compiling module xil_defaultlib.keccak(DELAY_rd=2)
Compiling module xil_defaultlib.mem_sp(WIDTH=606,DEPTH=32'b01000...
Compiling module xil_defaultlib.mem_sp(WIDTH=606,DEPTH=32'b01000...
Compiling module xil_defaultlib.mem_dp(WIDTH=606,DEPTH=32'b01000...
Compiling module xil_defaultlib.mem_sp(WIDTH=606,DEPTH=32'b01000...
Compiling module xil_defaultlib.mem_sp(WIDTH=101,DEPTH=2,FILE="....
Compiling module xil_defaultlib.mem_sp(WIDTH=202,DEPTH=94,FILE="...
Compiling module xil_defaultlib.decrypt_top_default
Compiling module xil_defaultlib.decrypt_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decrypt_top_tb_behav
