{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 22:50:40 2018 " "Info: Processing started: Tue Dec 11 22:50:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myalu -c myalu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myalu -c myalu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[0\]\$latch " "Warning: Node \"rout\[0\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[1\]\$latch " "Warning: Node \"rout\[1\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[2\]\$latch " "Warning: Node \"rout\[2\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[3\]\$latch " "Warning: Node \"rout\[3\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[4\]\$latch " "Warning: Node \"rout\[4\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[5\]\$latch " "Warning: Node \"rout\[5\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[6\]\$latch " "Warning: Node \"rout\[6\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "rout\[7\]\$latch " "Warning: Node \"rout\[7\]\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "c\$latch " "Warning: Node \"c\$latch\" is a latch" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[4\] " "Info: Assuming node \"s\[4\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[7\] " "Info: Assuming node \"s\[7\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[6\] " "Info: Assuming node \"s\[6\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[5\] " "Info: Assuming node \"s\[5\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[0\] " "Info: Assuming node \"s\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "s\[1\] " "Info: Assuming node \"s\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rout\[7\]~57 " "Info: Detected gated clock \"rout\[7\]~57\" as buffer" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rout\[7\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rout\[0\]~56 " "Info: Detected gated clock \"rout\[0\]~56\" as buffer" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rout\[0\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rout\[7\]~53 " "Info: Detected gated clock \"rout\[7\]~53\" as buffer" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rout\[7\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rout\[3\]\$latch s\[4\] s\[5\] 5.631 ns register " "Info: tsu for register \"rout\[3\]\$latch\" (data pin = \"s\[4\]\", clock pin = \"s\[5\]\") is 5.631 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.065 ns + Longest pin register " "Info: + Longest pin to register delay is 10.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns s\[4\] 1 CLK PIN_Y20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y20; Fanout = 8; CLK Node = 's\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[4] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.860 ns) + CELL(0.366 ns) 5.083 ns Equal0~0 2 COMB LCCOMB_X1_Y4_N22 16 " "Info: 2: + IC(3.860 ns) + CELL(0.366 ns) = 5.083 ns; Loc. = LCCOMB_X1_Y4_N22; Fanout = 16; COMB Node = 'Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.226 ns" { s[4] Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.516 ns) 6.394 ns Add0~3 3 COMB LCCOMB_X9_Y4_N0 2 " "Info: 3: + IC(0.795 ns) + CELL(0.516 ns) = 6.394 ns; Loc. = LCCOMB_X9_Y4_N0; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { Equal0~0 Add0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.429 ns Add0~7 4 COMB LCCOMB_X9_Y4_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.429 ns; Loc. = LCCOMB_X9_Y4_N2; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~3 Add0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.464 ns Add0~11 5 COMB LCCOMB_X9_Y4_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.464 ns; Loc. = LCCOMB_X9_Y4_N4; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~7 Add0~11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.499 ns Add0~15 6 COMB LCCOMB_X9_Y4_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.499 ns; Loc. = LCCOMB_X9_Y4_N6; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~11 Add0~15 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.624 ns Add0~18 7 COMB LCCOMB_X9_Y4_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.125 ns) = 6.624 ns; Loc. = LCCOMB_X9_Y4_N8; Fanout = 1; COMB Node = 'Add0~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~15 Add0~18 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.378 ns) 7.896 ns rout\[3\]~62 8 COMB LCCOMB_X7_Y8_N14 1 " "Info: 8: + IC(0.894 ns) + CELL(0.378 ns) = 7.896 ns; Loc. = LCCOMB_X7_Y8_N14; Fanout = 1; COMB Node = 'rout\[3\]~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { Add0~18 rout[3]~62 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.897 ns) + CELL(0.272 ns) 10.065 ns rout\[3\]\$latch 9 REG LCCOMB_X33_Y15_N16 1 " "Info: 9: + IC(1.897 ns) + CELL(0.272 ns) = 10.065 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 1; REG Node = 'rout\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { rout[3]~62 rout[3]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.619 ns ( 26.02 % ) " "Info: Total cell delay = 2.619 ns ( 26.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.446 ns ( 73.98 % ) " "Info: Total interconnect delay = 7.446 ns ( 73.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { s[4] Equal0~0 Add0~3 Add0~7 Add0~11 Add0~15 Add0~18 rout[3]~62 rout[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { s[4] {} s[4]~combout {} Equal0~0 {} Add0~3 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~18 {} rout[3]~62 {} rout[3]$latch {} } { 0.000ns 0.000ns 3.860ns 0.795ns 0.000ns 0.000ns 0.000ns 0.000ns 0.894ns 1.897ns } { 0.000ns 0.857ns 0.366ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.412 ns + " "Info: + Micro setup delay of destination is 0.412 ns" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[5\] destination 4.846 ns - Shortest register " "Info: - Shortest clock path from clock \"s\[5\]\" to destination register is 4.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns s\[5\] 1 CLK PIN_U17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U17; Fanout = 8; CLK Node = 's\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[5] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.346 ns) 1.799 ns rout\[0\]~56 2 COMB LCCOMB_X1_Y4_N10 10 " "Info: 2: + IC(0.643 ns) + CELL(0.346 ns) = 1.799 ns; Loc. = LCCOMB_X1_Y4_N10; Fanout = 10; COMB Node = 'rout\[0\]~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { s[5] rout[0]~56 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.070 ns rout\[7\]~44 3 COMB LCCOMB_X1_Y4_N20 1 " "Info: 3: + IC(0.218 ns) + CELL(0.053 ns) = 2.070 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'rout\[7\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { rout[0]~56 rout[7]~44 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.000 ns) 3.791 ns rout\[7\]~44clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.721 ns) + CELL(0.000 ns) = 3.791 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'rout\[7\]~44clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { rout[7]~44 rout[7]~44clkctrl } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.154 ns) 4.846 ns rout\[3\]\$latch 5 REG LCCOMB_X33_Y15_N16 1 " "Info: 5: + IC(0.901 ns) + CELL(0.154 ns) = 4.846 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 1; REG Node = 'rout\[3\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { rout[7]~44clkctrl rout[3]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 28.13 % ) " "Info: Total cell delay = 1.363 ns ( 28.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.483 ns ( 71.87 % ) " "Info: Total interconnect delay = 3.483 ns ( 71.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { s[5] rout[0]~56 rout[7]~44 rout[7]~44clkctrl rout[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.846 ns" { s[5] {} s[5]~combout {} rout[0]~56 {} rout[7]~44 {} rout[7]~44clkctrl {} rout[3]$latch {} } { 0.000ns 0.000ns 0.643ns 0.218ns 1.721ns 0.901ns } { 0.000ns 0.810ns 0.346ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { s[4] Equal0~0 Add0~3 Add0~7 Add0~11 Add0~15 Add0~18 rout[3]~62 rout[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.065 ns" { s[4] {} s[4]~combout {} Equal0~0 {} Add0~3 {} Add0~7 {} Add0~11 {} Add0~15 {} Add0~18 {} rout[3]~62 {} rout[3]$latch {} } { 0.000ns 0.000ns 3.860ns 0.795ns 0.000ns 0.000ns 0.000ns 0.000ns 0.894ns 1.897ns } { 0.000ns 0.857ns 0.366ns 0.516ns 0.035ns 0.035ns 0.035ns 0.125ns 0.378ns 0.272ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { s[5] rout[0]~56 rout[7]~44 rout[7]~44clkctrl rout[3]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.846 ns" { s[5] {} s[5]~combout {} rout[0]~56 {} rout[7]~44 {} rout[7]~44clkctrl {} rout[3]$latch {} } { 0.000ns 0.000ns 0.643ns 0.218ns 1.721ns 0.901ns } { 0.000ns 0.810ns 0.346ns 0.053ns 0.000ns 0.154ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "s\[7\] rout\[7\] rout\[7\]\$latch 10.299 ns register " "Info: tco from clock \"s\[7\]\" to destination pin \"rout\[7\]\" through register \"rout\[7\]\$latch\" is 10.299 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[7\] source 5.111 ns + Longest register " "Info: + Longest clock path from clock \"s\[7\]\" to source register is 5.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns s\[7\] 1 CLK PIN_R19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R19; Fanout = 8; CLK Node = 's\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.272 ns) 2.010 ns rout\[7\]~57 2 COMB LCCOMB_X1_Y4_N12 2 " "Info: 2: + IC(0.928 ns) + CELL(0.272 ns) = 2.010 ns; Loc. = LCCOMB_X1_Y4_N12; Fanout = 2; COMB Node = 'rout\[7\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { s[7] rout[7]~57 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.225 ns) 2.448 ns rout\[7\]~44 3 COMB LCCOMB_X1_Y4_N20 1 " "Info: 3: + IC(0.213 ns) + CELL(0.225 ns) = 2.448 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'rout\[7\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { rout[7]~57 rout[7]~44 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.000 ns) 4.169 ns rout\[7\]~44clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.721 ns) + CELL(0.000 ns) = 4.169 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'rout\[7\]~44clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { rout[7]~44 rout[7]~44clkctrl } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.053 ns) 5.111 ns rout\[7\]\$latch 5 REG LCCOMB_X9_Y5_N16 1 " "Info: 5: + IC(0.889 ns) + CELL(0.053 ns) = 5.111 ns; Loc. = LCCOMB_X9_Y5_N16; Fanout = 1; REG Node = 'rout\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { rout[7]~44clkctrl rout[7]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 26.61 % ) " "Info: Total cell delay = 1.360 ns ( 26.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.751 ns ( 73.39 % ) " "Info: Total interconnect delay = 3.751 ns ( 73.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { s[7] rout[7]~57 rout[7]~44 rout[7]~44clkctrl rout[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.111 ns" { s[7] {} s[7]~combout {} rout[7]~57 {} rout[7]~44 {} rout[7]~44clkctrl {} rout[7]$latch {} } { 0.000ns 0.000ns 0.928ns 0.213ns 1.721ns 0.889ns } { 0.000ns 0.810ns 0.272ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.188 ns + Longest register pin " "Info: + Longest register to pin delay is 5.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rout\[7\]\$latch 1 REG LCCOMB_X9_Y5_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y5_N16; Fanout = 1; REG Node = 'rout\[7\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rout[7]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.216 ns) + CELL(1.972 ns) 5.188 ns rout\[7\] 2 PIN PIN_C8 0 " "Info: 2: + IC(3.216 ns) + CELL(1.972 ns) = 5.188 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'rout\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { rout[7]$latch rout[7] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.972 ns ( 38.01 % ) " "Info: Total cell delay = 1.972 ns ( 38.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.216 ns ( 61.99 % ) " "Info: Total interconnect delay = 3.216 ns ( 61.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { rout[7]$latch rout[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { rout[7]$latch {} rout[7] {} } { 0.000ns 3.216ns } { 0.000ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { s[7] rout[7]~57 rout[7]~44 rout[7]~44clkctrl rout[7]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.111 ns" { s[7] {} s[7]~combout {} rout[7]~57 {} rout[7]~44 {} rout[7]~44clkctrl {} rout[7]$latch {} } { 0.000ns 0.000ns 0.928ns 0.213ns 1.721ns 0.889ns } { 0.000ns 0.810ns 0.272ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.188 ns" { rout[7]$latch rout[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.188 ns" { rout[7]$latch {} rout[7] {} } { 0.000ns 3.216ns } { 0.000ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rout\[0\]\$latch s\[5\] s\[7\] 1.722 ns register " "Info: th for register \"rout\[0\]\$latch\" (data pin = \"s\[5\]\", clock pin = \"s\[7\]\") is 1.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "s\[7\] destination 5.120 ns + Longest register " "Info: + Longest clock path from clock \"s\[7\]\" to destination register is 5.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns s\[7\] 1 CLK PIN_R19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R19; Fanout = 8; CLK Node = 's\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[7] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.272 ns) 2.010 ns rout\[7\]~57 2 COMB LCCOMB_X1_Y4_N12 2 " "Info: 2: + IC(0.928 ns) + CELL(0.272 ns) = 2.010 ns; Loc. = LCCOMB_X1_Y4_N12; Fanout = 2; COMB Node = 'rout\[7\]~57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { s[7] rout[7]~57 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.225 ns) 2.448 ns rout\[7\]~44 3 COMB LCCOMB_X1_Y4_N20 1 " "Info: 3: + IC(0.213 ns) + CELL(0.225 ns) = 2.448 ns; Loc. = LCCOMB_X1_Y4_N20; Fanout = 1; COMB Node = 'rout\[7\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.438 ns" { rout[7]~57 rout[7]~44 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.721 ns) + CELL(0.000 ns) 4.169 ns rout\[7\]~44clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(1.721 ns) + CELL(0.000 ns) = 4.169 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'rout\[7\]~44clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { rout[7]~44 rout[7]~44clkctrl } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 5.120 ns rout\[0\]\$latch 5 REG LCCOMB_X9_Y4_N26 1 " "Info: 5: + IC(0.898 ns) + CELL(0.053 ns) = 5.120 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 1; REG Node = 'rout\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { rout[7]~44clkctrl rout[0]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 26.56 % ) " "Info: Total cell delay = 1.360 ns ( 26.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.760 ns ( 73.44 % ) " "Info: Total interconnect delay = 3.760 ns ( 73.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.120 ns" { s[7] rout[7]~57 rout[7]~44 rout[7]~44clkctrl rout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.120 ns" { s[7] {} s[7]~combout {} rout[7]~57 {} rout[7]~44 {} rout[7]~44clkctrl {} rout[0]$latch {} } { 0.000ns 0.000ns 0.928ns 0.213ns 1.721ns 0.898ns } { 0.000ns 0.810ns 0.272ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.398 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns s\[5\] 1 CLK PIN_U17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U17; Fanout = 8; CLK Node = 's\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[5] } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.346 ns) 1.792 ns rout\[7\]~53 2 COMB LCCOMB_X1_Y4_N26 9 " "Info: 2: + IC(0.636 ns) + CELL(0.346 ns) = 1.792 ns; Loc. = LCCOMB_X1_Y4_N26; Fanout = 9; COMB Node = 'rout\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { s[5] rout[7]~53 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.366 ns) 2.934 ns rout\[0\]~55 3 COMB LCCOMB_X9_Y4_N24 1 " "Info: 3: + IC(0.776 ns) + CELL(0.366 ns) = 2.934 ns; Loc. = LCCOMB_X9_Y4_N24; Fanout = 1; COMB Node = 'rout\[0\]~55'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { rout[7]~53 rout[0]~55 } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.228 ns) 3.398 ns rout\[0\]\$latch 4 REG LCCOMB_X9_Y4_N26 1 " "Info: 4: + IC(0.236 ns) + CELL(0.228 ns) = 3.398 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 1; REG Node = 'rout\[0\]\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { rout[0]~55 rout[0]$latch } "NODE_NAME" } } { "myalu.vhd" "" { Text "D:/CODES/Quartus/experiment/exp3/alu/myalu.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 51.50 % ) " "Info: Total cell delay = 1.750 ns ( 51.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.648 ns ( 48.50 % ) " "Info: Total interconnect delay = 1.648 ns ( 48.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { s[5] rout[7]~53 rout[0]~55 rout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { s[5] {} s[5]~combout {} rout[7]~53 {} rout[0]~55 {} rout[0]$latch {} } { 0.000ns 0.000ns 0.636ns 0.776ns 0.236ns } { 0.000ns 0.810ns 0.346ns 0.366ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.120 ns" { s[7] rout[7]~57 rout[7]~44 rout[7]~44clkctrl rout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.120 ns" { s[7] {} s[7]~combout {} rout[7]~57 {} rout[7]~44 {} rout[7]~44clkctrl {} rout[0]$latch {} } { 0.000ns 0.000ns 0.928ns 0.213ns 1.721ns 0.898ns } { 0.000ns 0.810ns 0.272ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.398 ns" { s[5] rout[7]~53 rout[0]~55 rout[0]$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.398 ns" { s[5] {} s[5]~combout {} rout[7]~53 {} rout[0]~55 {} rout[0]$latch {} } { 0.000ns 0.000ns 0.636ns 0.776ns 0.236ns } { 0.000ns 0.810ns 0.346ns 0.366ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 22:50:41 2018 " "Info: Processing ended: Tue Dec 11 22:50:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
