-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
-- Date        : Mon Aug 29 12:27:41 2022
-- Host        : benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_3a92_csc_0_sim_netlist.vhdl
-- Design      : bd_3a92_csc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_Block_entry3_proc is
  port (
    ap_return_34_preg : out STD_LOGIC;
    ap_return_35_preg : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel : out STD_LOGIC;
    ap_return_0_preg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_1_preg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_2_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_3_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_4_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_5_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_6_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_7_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_8_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_9_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_10_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_11_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_12_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_13_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_14_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_15_preg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_16_preg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_17_preg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_18_preg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_19_preg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_20_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_21_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_22_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_23_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_24_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_25_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_26_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_27_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_28_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_29_preg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_30_preg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_31_preg : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_32_preg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_33_preg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_36_preg : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_return_37_preg : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_return_35_preg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_1_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_2_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_3_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_4_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_5_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_6_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_7_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_8_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_9_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_12_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_13_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_14_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_15_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_16_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_17_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_18_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_19_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_20_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_21_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_22_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_23_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_24_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_25_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_26_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_27_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_28_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_29_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_30_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_31_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_32_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_33_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_36_preg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_return_37_preg_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_Block_entry3_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_Block_entry3_proc is
  signal \^ap_done_reg\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(0),
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(1),
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(2),
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(3),
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(4),
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(5),
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(6),
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => Q(7),
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(0),
      Q => ap_return_10_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(10),
      Q => ap_return_10_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(11),
      Q => ap_return_10_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(12),
      Q => ap_return_10_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(13),
      Q => ap_return_10_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(14),
      Q => ap_return_10_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(15),
      Q => ap_return_10_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(1),
      Q => ap_return_10_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(2),
      Q => ap_return_10_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(3),
      Q => ap_return_10_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(4),
      Q => ap_return_10_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(5),
      Q => ap_return_10_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(6),
      Q => ap_return_10_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(7),
      Q => ap_return_10_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(8),
      Q => ap_return_10_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_10_preg_reg[15]_0\(9),
      Q => ap_return_10_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(0),
      Q => ap_return_11_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(10),
      Q => ap_return_11_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(11),
      Q => ap_return_11_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(12),
      Q => ap_return_11_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(13),
      Q => ap_return_11_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(14),
      Q => ap_return_11_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(15),
      Q => ap_return_11_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(1),
      Q => ap_return_11_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(2),
      Q => ap_return_11_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(3),
      Q => ap_return_11_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(4),
      Q => ap_return_11_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(5),
      Q => ap_return_11_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(6),
      Q => ap_return_11_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(7),
      Q => ap_return_11_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(8),
      Q => ap_return_11_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_11_preg_reg[15]_0\(9),
      Q => ap_return_11_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(0),
      Q => ap_return_12_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(10),
      Q => ap_return_12_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(11),
      Q => ap_return_12_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(12),
      Q => ap_return_12_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(13),
      Q => ap_return_12_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(14),
      Q => ap_return_12_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(15),
      Q => ap_return_12_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(1),
      Q => ap_return_12_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(2),
      Q => ap_return_12_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(3),
      Q => ap_return_12_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(4),
      Q => ap_return_12_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(5),
      Q => ap_return_12_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(6),
      Q => ap_return_12_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(7),
      Q => ap_return_12_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(8),
      Q => ap_return_12_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_12_preg_reg[15]_0\(9),
      Q => ap_return_12_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(0),
      Q => ap_return_13_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(10),
      Q => ap_return_13_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(11),
      Q => ap_return_13_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(12),
      Q => ap_return_13_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(13),
      Q => ap_return_13_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(14),
      Q => ap_return_13_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(15),
      Q => ap_return_13_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(1),
      Q => ap_return_13_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(2),
      Q => ap_return_13_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(3),
      Q => ap_return_13_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(4),
      Q => ap_return_13_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(5),
      Q => ap_return_13_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(6),
      Q => ap_return_13_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(7),
      Q => ap_return_13_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(8),
      Q => ap_return_13_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_13_preg_reg[15]_0\(9),
      Q => ap_return_13_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(0),
      Q => ap_return_14_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(10),
      Q => ap_return_14_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(11),
      Q => ap_return_14_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(12),
      Q => ap_return_14_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(13),
      Q => ap_return_14_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(14),
      Q => ap_return_14_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(15),
      Q => ap_return_14_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(1),
      Q => ap_return_14_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(2),
      Q => ap_return_14_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(3),
      Q => ap_return_14_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(4),
      Q => ap_return_14_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(5),
      Q => ap_return_14_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(6),
      Q => ap_return_14_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(7),
      Q => ap_return_14_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(8),
      Q => ap_return_14_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_14_preg_reg[15]_0\(9),
      Q => ap_return_14_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(0),
      Q => ap_return_15_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(1),
      Q => ap_return_15_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(2),
      Q => ap_return_15_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(3),
      Q => ap_return_15_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(4),
      Q => ap_return_15_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(5),
      Q => ap_return_15_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(6),
      Q => ap_return_15_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(7),
      Q => ap_return_15_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(8),
      Q => ap_return_15_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_15_preg_reg[9]_0\(9),
      Q => ap_return_15_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(0),
      Q => ap_return_16_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(1),
      Q => ap_return_16_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(2),
      Q => ap_return_16_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(3),
      Q => ap_return_16_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(4),
      Q => ap_return_16_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(5),
      Q => ap_return_16_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(6),
      Q => ap_return_16_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(7),
      Q => ap_return_16_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(8),
      Q => ap_return_16_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_16_preg_reg[9]_0\(9),
      Q => ap_return_16_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(0),
      Q => ap_return_17_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(1),
      Q => ap_return_17_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(2),
      Q => ap_return_17_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(3),
      Q => ap_return_17_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(4),
      Q => ap_return_17_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(5),
      Q => ap_return_17_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(6),
      Q => ap_return_17_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(7),
      Q => ap_return_17_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(8),
      Q => ap_return_17_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_17_preg_reg[9]_0\(9),
      Q => ap_return_17_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(0),
      Q => ap_return_18_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(1),
      Q => ap_return_18_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(2),
      Q => ap_return_18_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(3),
      Q => ap_return_18_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(4),
      Q => ap_return_18_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(5),
      Q => ap_return_18_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(6),
      Q => ap_return_18_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_18_preg_reg[7]_0\(7),
      Q => ap_return_18_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(0),
      Q => ap_return_19_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(1),
      Q => ap_return_19_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(2),
      Q => ap_return_19_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(3),
      Q => ap_return_19_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(4),
      Q => ap_return_19_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(5),
      Q => ap_return_19_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(6),
      Q => ap_return_19_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_19_preg_reg[7]_0\(7),
      Q => ap_return_19_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(0),
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(1),
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(2),
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(3),
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(4),
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(5),
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(6),
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_1_preg_reg[7]_0\(7),
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(0),
      Q => ap_return_20_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(10),
      Q => ap_return_20_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(11),
      Q => ap_return_20_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(12),
      Q => ap_return_20_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(13),
      Q => ap_return_20_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(14),
      Q => ap_return_20_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(15),
      Q => ap_return_20_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(1),
      Q => ap_return_20_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(2),
      Q => ap_return_20_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(3),
      Q => ap_return_20_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(4),
      Q => ap_return_20_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(5),
      Q => ap_return_20_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(6),
      Q => ap_return_20_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(7),
      Q => ap_return_20_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(8),
      Q => ap_return_20_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_20_preg_reg[15]_0\(9),
      Q => ap_return_20_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(0),
      Q => ap_return_21_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(10),
      Q => ap_return_21_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(11),
      Q => ap_return_21_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(12),
      Q => ap_return_21_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(13),
      Q => ap_return_21_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(14),
      Q => ap_return_21_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(15),
      Q => ap_return_21_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(1),
      Q => ap_return_21_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(2),
      Q => ap_return_21_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(3),
      Q => ap_return_21_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(4),
      Q => ap_return_21_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(5),
      Q => ap_return_21_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(6),
      Q => ap_return_21_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(7),
      Q => ap_return_21_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(8),
      Q => ap_return_21_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_21_preg_reg[15]_0\(9),
      Q => ap_return_21_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(0),
      Q => ap_return_22_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(10),
      Q => ap_return_22_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(11),
      Q => ap_return_22_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(12),
      Q => ap_return_22_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(13),
      Q => ap_return_22_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(14),
      Q => ap_return_22_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(15),
      Q => ap_return_22_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(1),
      Q => ap_return_22_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(2),
      Q => ap_return_22_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(3),
      Q => ap_return_22_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(4),
      Q => ap_return_22_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(5),
      Q => ap_return_22_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(6),
      Q => ap_return_22_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(7),
      Q => ap_return_22_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(8),
      Q => ap_return_22_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_22_preg_reg[15]_0\(9),
      Q => ap_return_22_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(0),
      Q => ap_return_23_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(10),
      Q => ap_return_23_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(11),
      Q => ap_return_23_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(12),
      Q => ap_return_23_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(13),
      Q => ap_return_23_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(14),
      Q => ap_return_23_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(15),
      Q => ap_return_23_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(1),
      Q => ap_return_23_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(2),
      Q => ap_return_23_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(3),
      Q => ap_return_23_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(4),
      Q => ap_return_23_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(5),
      Q => ap_return_23_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(6),
      Q => ap_return_23_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(7),
      Q => ap_return_23_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(8),
      Q => ap_return_23_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_23_preg_reg[15]_0\(9),
      Q => ap_return_23_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(0),
      Q => ap_return_24_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(10),
      Q => ap_return_24_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(11),
      Q => ap_return_24_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(12),
      Q => ap_return_24_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(13),
      Q => ap_return_24_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(14),
      Q => ap_return_24_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(15),
      Q => ap_return_24_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(1),
      Q => ap_return_24_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(2),
      Q => ap_return_24_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(3),
      Q => ap_return_24_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(4),
      Q => ap_return_24_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(5),
      Q => ap_return_24_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(6),
      Q => ap_return_24_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(7),
      Q => ap_return_24_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(8),
      Q => ap_return_24_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_24_preg_reg[15]_0\(9),
      Q => ap_return_24_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(0),
      Q => ap_return_25_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(10),
      Q => ap_return_25_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(11),
      Q => ap_return_25_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(12),
      Q => ap_return_25_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(13),
      Q => ap_return_25_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(14),
      Q => ap_return_25_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(15),
      Q => ap_return_25_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(1),
      Q => ap_return_25_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(2),
      Q => ap_return_25_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(3),
      Q => ap_return_25_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(4),
      Q => ap_return_25_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(5),
      Q => ap_return_25_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(6),
      Q => ap_return_25_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(7),
      Q => ap_return_25_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(8),
      Q => ap_return_25_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_25_preg_reg[15]_0\(9),
      Q => ap_return_25_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(0),
      Q => ap_return_26_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(10),
      Q => ap_return_26_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(11),
      Q => ap_return_26_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(12),
      Q => ap_return_26_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(13),
      Q => ap_return_26_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(14),
      Q => ap_return_26_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(15),
      Q => ap_return_26_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(1),
      Q => ap_return_26_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(2),
      Q => ap_return_26_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(3),
      Q => ap_return_26_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(4),
      Q => ap_return_26_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(5),
      Q => ap_return_26_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(6),
      Q => ap_return_26_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(7),
      Q => ap_return_26_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(8),
      Q => ap_return_26_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_26_preg_reg[15]_0\(9),
      Q => ap_return_26_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(0),
      Q => ap_return_27_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(10),
      Q => ap_return_27_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(11),
      Q => ap_return_27_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(12),
      Q => ap_return_27_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(13),
      Q => ap_return_27_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(14),
      Q => ap_return_27_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(15),
      Q => ap_return_27_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(1),
      Q => ap_return_27_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(2),
      Q => ap_return_27_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(3),
      Q => ap_return_27_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(4),
      Q => ap_return_27_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(5),
      Q => ap_return_27_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(6),
      Q => ap_return_27_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(7),
      Q => ap_return_27_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(8),
      Q => ap_return_27_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_27_preg_reg[15]_0\(9),
      Q => ap_return_27_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(0),
      Q => ap_return_28_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(10),
      Q => ap_return_28_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(11),
      Q => ap_return_28_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(12),
      Q => ap_return_28_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(13),
      Q => ap_return_28_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(14),
      Q => ap_return_28_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(15),
      Q => ap_return_28_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(1),
      Q => ap_return_28_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(2),
      Q => ap_return_28_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(3),
      Q => ap_return_28_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(4),
      Q => ap_return_28_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(5),
      Q => ap_return_28_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(6),
      Q => ap_return_28_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(7),
      Q => ap_return_28_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(8),
      Q => ap_return_28_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_28_preg_reg[15]_0\(9),
      Q => ap_return_28_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(0),
      Q => ap_return_29_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(1),
      Q => ap_return_29_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(2),
      Q => ap_return_29_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(3),
      Q => ap_return_29_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(4),
      Q => ap_return_29_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(5),
      Q => ap_return_29_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(6),
      Q => ap_return_29_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(7),
      Q => ap_return_29_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(8),
      Q => ap_return_29_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_29_preg_reg[9]_0\(9),
      Q => ap_return_29_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(0),
      Q => ap_return_2_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(10),
      Q => ap_return_2_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(11),
      Q => ap_return_2_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(12),
      Q => ap_return_2_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(13),
      Q => ap_return_2_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(14),
      Q => ap_return_2_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(15),
      Q => ap_return_2_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(1),
      Q => ap_return_2_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(2),
      Q => ap_return_2_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(3),
      Q => ap_return_2_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(4),
      Q => ap_return_2_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(5),
      Q => ap_return_2_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(6),
      Q => ap_return_2_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(7),
      Q => ap_return_2_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(8),
      Q => ap_return_2_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_2_preg_reg[15]_0\(9),
      Q => ap_return_2_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(0),
      Q => ap_return_30_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(1),
      Q => ap_return_30_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(2),
      Q => ap_return_30_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(3),
      Q => ap_return_30_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(4),
      Q => ap_return_30_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(5),
      Q => ap_return_30_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(6),
      Q => ap_return_30_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(7),
      Q => ap_return_30_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(8),
      Q => ap_return_30_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_30_preg_reg[9]_0\(9),
      Q => ap_return_30_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(0),
      Q => ap_return_31_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(1),
      Q => ap_return_31_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(2),
      Q => ap_return_31_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(3),
      Q => ap_return_31_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(4),
      Q => ap_return_31_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(5),
      Q => ap_return_31_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(6),
      Q => ap_return_31_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(7),
      Q => ap_return_31_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(8),
      Q => ap_return_31_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_31_preg_reg[9]_0\(9),
      Q => ap_return_31_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(0),
      Q => ap_return_32_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(1),
      Q => ap_return_32_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(2),
      Q => ap_return_32_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(3),
      Q => ap_return_32_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(4),
      Q => ap_return_32_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(5),
      Q => ap_return_32_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(6),
      Q => ap_return_32_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_32_preg_reg[7]_0\(7),
      Q => ap_return_32_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(0),
      Q => ap_return_33_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(1),
      Q => ap_return_33_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(2),
      Q => ap_return_33_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(3),
      Q => ap_return_33_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(4),
      Q => ap_return_33_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(5),
      Q => ap_return_33_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(6),
      Q => ap_return_33_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_33_preg_reg[7]_0\(7),
      Q => ap_return_33_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => if_din(0),
      Q => ap_return_34_preg,
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_35_preg_reg[0]_0\(0),
      Q => ap_return_35_preg,
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(0),
      Q => ap_return_36_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(10),
      Q => ap_return_36_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(1),
      Q => ap_return_36_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(2),
      Q => ap_return_36_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(3),
      Q => ap_return_36_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(4),
      Q => ap_return_36_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(5),
      Q => ap_return_36_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(6),
      Q => ap_return_36_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(7),
      Q => ap_return_36_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(8),
      Q => ap_return_36_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_36_preg_reg[10]_0\(9),
      Q => ap_return_36_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(0),
      Q => ap_return_37_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(10),
      Q => ap_return_37_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(1),
      Q => ap_return_37_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(2),
      Q => ap_return_37_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(3),
      Q => ap_return_37_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(4),
      Q => ap_return_37_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(5),
      Q => ap_return_37_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(6),
      Q => ap_return_37_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(7),
      Q => ap_return_37_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(8),
      Q => ap_return_37_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_37_preg_reg[10]_0\(9),
      Q => ap_return_37_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(0),
      Q => ap_return_3_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(10),
      Q => ap_return_3_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(11),
      Q => ap_return_3_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(12),
      Q => ap_return_3_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(13),
      Q => ap_return_3_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(14),
      Q => ap_return_3_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(15),
      Q => ap_return_3_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(1),
      Q => ap_return_3_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(2),
      Q => ap_return_3_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(3),
      Q => ap_return_3_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(4),
      Q => ap_return_3_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(5),
      Q => ap_return_3_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(6),
      Q => ap_return_3_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(7),
      Q => ap_return_3_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(8),
      Q => ap_return_3_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_3_preg_reg[15]_0\(9),
      Q => ap_return_3_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(0),
      Q => ap_return_4_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(10),
      Q => ap_return_4_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(11),
      Q => ap_return_4_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(12),
      Q => ap_return_4_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(13),
      Q => ap_return_4_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(14),
      Q => ap_return_4_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(15),
      Q => ap_return_4_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(1),
      Q => ap_return_4_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(2),
      Q => ap_return_4_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(3),
      Q => ap_return_4_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(4),
      Q => ap_return_4_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(5),
      Q => ap_return_4_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(6),
      Q => ap_return_4_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(7),
      Q => ap_return_4_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(8),
      Q => ap_return_4_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_4_preg_reg[15]_0\(9),
      Q => ap_return_4_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(0),
      Q => ap_return_5_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(10),
      Q => ap_return_5_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(11),
      Q => ap_return_5_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(12),
      Q => ap_return_5_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(13),
      Q => ap_return_5_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(14),
      Q => ap_return_5_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(15),
      Q => ap_return_5_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(1),
      Q => ap_return_5_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(2),
      Q => ap_return_5_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(3),
      Q => ap_return_5_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(4),
      Q => ap_return_5_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(5),
      Q => ap_return_5_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(6),
      Q => ap_return_5_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(7),
      Q => ap_return_5_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(8),
      Q => ap_return_5_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_5_preg_reg[15]_0\(9),
      Q => ap_return_5_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(0),
      Q => ap_return_6_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(10),
      Q => ap_return_6_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(11),
      Q => ap_return_6_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(12),
      Q => ap_return_6_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(13),
      Q => ap_return_6_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(14),
      Q => ap_return_6_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(15),
      Q => ap_return_6_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(1),
      Q => ap_return_6_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(2),
      Q => ap_return_6_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(3),
      Q => ap_return_6_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(4),
      Q => ap_return_6_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(5),
      Q => ap_return_6_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(6),
      Q => ap_return_6_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(7),
      Q => ap_return_6_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(8),
      Q => ap_return_6_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_6_preg_reg[15]_0\(9),
      Q => ap_return_6_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(0),
      Q => ap_return_7_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(10),
      Q => ap_return_7_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(11),
      Q => ap_return_7_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(12),
      Q => ap_return_7_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(13),
      Q => ap_return_7_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(14),
      Q => ap_return_7_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(15),
      Q => ap_return_7_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(1),
      Q => ap_return_7_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(2),
      Q => ap_return_7_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(3),
      Q => ap_return_7_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(4),
      Q => ap_return_7_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(5),
      Q => ap_return_7_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(6),
      Q => ap_return_7_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(7),
      Q => ap_return_7_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(8),
      Q => ap_return_7_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_7_preg_reg[15]_0\(9),
      Q => ap_return_7_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(0),
      Q => ap_return_8_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(10),
      Q => ap_return_8_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(11),
      Q => ap_return_8_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(12),
      Q => ap_return_8_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(13),
      Q => ap_return_8_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(14),
      Q => ap_return_8_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(15),
      Q => ap_return_8_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(1),
      Q => ap_return_8_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(2),
      Q => ap_return_8_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(3),
      Q => ap_return_8_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(4),
      Q => ap_return_8_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(5),
      Q => ap_return_8_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(6),
      Q => ap_return_8_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(7),
      Q => ap_return_8_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(8),
      Q => ap_return_8_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_8_preg_reg[15]_0\(9),
      Q => ap_return_8_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(0),
      Q => ap_return_9_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(10),
      Q => ap_return_9_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(11),
      Q => ap_return_9_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(12),
      Q => ap_return_9_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(13),
      Q => ap_return_9_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(14),
      Q => ap_return_9_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(15),
      Q => ap_return_9_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(1),
      Q => ap_return_9_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(2),
      Q => ap_return_9_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(3),
      Q => ap_return_9_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(4),
      Q => ap_return_9_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(5),
      Q => ap_return_9_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(6),
      Q => ap_return_9_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(7),
      Q => ap_return_9_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(8),
      Q => ap_return_9_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry3_proc_U0_ap_ready,
      D => \ap_return_9_preg_reg[15]_0\(9),
      Q => ap_return_9_preg(9),
      R => ap_rst_n_inv
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry3_proc_U0_ap_start,
      I2 => bPassThru_422_or_420_In_loc_channel_full_n,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      O => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Block_entry3_proc_U0_ap_start,
      I2 => bPassThru_422_or_420_Out_loc_channel_full_n,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
      O => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_CTRL_s_axi is
  port (
    ap_sync_channel_write_HwReg_BOffset_V_channel0 : out STD_LOGIC;
    Block_entry3_proc_U0_ap_start : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ColStart_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_2_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_RowStart_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_height_c22_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_width_c18_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_RowEnd_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_2_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_InVideoFormat_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_2_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ColEnd_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_2_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_2_V_channel0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    K33_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    interrupt : out STD_LOGIC;
    InVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    OutVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_ap_start_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    Block_entry3_proc_U0_ap_done : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_ready : out STD_LOGIC;
    \ap_return_34_preg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_OutVideoFormat_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ColStart_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ColStart : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ColEnd_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ColEnd : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_RowStart_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RowStart : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_RowEnd_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RowEnd : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K11_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K12_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K13_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K21_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K22_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K23_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K31_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K31 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K32_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K32 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K33_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K33 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ROffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ROffset : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_GOffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    GOffset : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_BOffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    BOffset : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_ClampMin_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ClampMin : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ClipMax_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ClipMax : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_K11_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K11_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K12_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K12_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K13_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K13_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K21_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K21_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K22_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K22_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K23_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K23_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K31_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K31_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K32_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K32_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_K33_2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ROffset_2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ROffset_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_GOffset_2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    GOffset_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_BOffset_2_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    BOffset_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_ClampMin_2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ClampMin_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ClipMax_2_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ClipMax_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_width_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    width : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_height_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    height : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_BOffset_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_V_channel : in STD_LOGIC;
    HwReg_ClampMin_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel : in STD_LOGIC;
    HwReg_ClipMax_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColStart_channel : in STD_LOGIC;
    HwReg_ColStart_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel : in STD_LOGIC;
    HwReg_GOffset_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_2_channel : in STD_LOGIC;
    HwReg_K11_2_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    ap_done_reg_i_2_1 : in STD_LOGIC;
    HwReg_K12_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    HwReg_K13_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    HwReg_K21_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    HwReg_K22_2_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    ap_done_reg_i_2_3 : in STD_LOGIC;
    HwReg_K23_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    HwReg_K31_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    HwReg_K32_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    HwReg_K33_2_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2_4 : in STD_LOGIC;
    ap_done_reg_i_2_5 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowStart_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c22_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_V_channel : in STD_LOGIC;
    HwReg_ROffset_V_channel_full_n : in STD_LOGIC;
    HwReg_RowStart_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c18_channel : in STD_LOGIC;
    HwReg_width_c18_channel_full_n : in STD_LOGIC;
    HwReg_height_c22_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    HwReg_RowEnd_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel : in STD_LOGIC;
    HwReg_ROffset_2_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    HwReg_K33_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    HwReg_K31_channel_full_n : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    HwReg_K22_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    HwReg_K13_channel_full_n : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel : in STD_LOGIC;
    HwReg_GOffset_2_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    HwReg_ColEnd_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel : in STD_LOGIC;
    HwReg_ClipMax_2_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel : in STD_LOGIC;
    HwReg_ClampMin_2_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel : in STD_LOGIC;
    HwReg_BOffset_2_V_channel_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_return_35_preg : in STD_LOGIC;
    ap_return_34_preg : in STD_LOGIC;
    ap_return_0_preg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_1_preg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_2_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_3_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_4_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_5_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_6_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_7_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_8_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_9_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_10_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_11_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_12_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_13_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_14_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_15_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_16_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_17_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_18_preg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_19_preg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_20_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_21_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_22_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_23_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_24_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_25_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_26_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_27_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_28_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_return_29_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_30_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_31_preg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_return_32_preg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_33_preg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_return_36_preg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_return_37_preg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_CTRL_s_axi is
  signal \^boffset\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^boffset_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_continue : STD_LOGIC;
  signal \^block_entry3_proc_u0_ap_ready\ : STD_LOGIC;
  signal \^block_entry3_proc_u0_ap_start\ : STD_LOGIC;
  signal \^clampmin\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^clampmin_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^clipmax\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^clipmax_2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^colend\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^colstart\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^goffset\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^goffset_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^invideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^k11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k11_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k12_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k13_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k21_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k22_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k23_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k31_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k32_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k33_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^outvideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^roffset\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^roffset_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rowend\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rowstart\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_reg_i_4_n_5 : STD_LOGIC;
  signal ap_done_reg_i_5_n_5 : STD_LOGIC;
  signal ap_done_reg_i_8_n_5 : STD_LOGIC;
  signal \ap_return_34_preg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_return_35_preg[0]_i_2_n_5\ : STD_LOGIC;
  signal \^ap_sync_channel_write_hwreg_k12_2_channel0\ : STD_LOGIC;
  signal \^ap_sync_channel_write_hwreg_k12_channel0\ : STD_LOGIC;
  signal \^ap_sync_channel_write_hwreg_k23_2_channel0\ : STD_LOGIC;
  signal \^ap_sync_channel_write_hwreg_k23_channel0\ : STD_LOGIC;
  signal \^ap_sync_channel_write_hwreg_rowstart_channel0\ : STD_LOGIC;
  signal \^ap_sync_channel_write_hwreg_height_c22_channel0\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^height\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal int_BOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_BOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_BOffset_20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_BOffset_2[9]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClampMin[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin_20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClampMin_2[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ClipMax0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClipMax[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ClipMax_20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClipMax_2[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ColEnd0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ColEnd[15]_i_1_n_5\ : STD_LOGIC;
  signal int_ColStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ColStart[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_ColStart[15]_i_3_n_5\ : STD_LOGIC;
  signal int_GOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_GOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_GOffset_20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_GOffset_2[9]_i_1_n_5\ : STD_LOGIC;
  signal int_InVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_InVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_InVideoFormat[7]_i_3_n_5\ : STD_LOGIC;
  signal int_K110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K11_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11_2[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K11_2[15]_i_3_n_5\ : STD_LOGIC;
  signal int_K120 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K12_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K13_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K210 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K21_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K220 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K22_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K23_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K310 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K31[15]_i_3_n_5\ : STD_LOGIC;
  signal int_K31_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K320 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K32_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K330 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K33_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33_2[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K33_2[15]_i_3_n_5\ : STD_LOGIC;
  signal int_OutVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_OutVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_ROffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset_20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_ROffset_2[9]_i_1_n_5\ : STD_LOGIC;
  signal int_RowEnd0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_RowEnd[15]_i_1_n_5\ : STD_LOGIC;
  signal int_RowStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_RowStart[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_RowStart[15]_i_3_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_ap_start_i_2_n_5 : STD_LOGIC;
  signal int_ap_start_i_3_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_height_reg_n_5_[11]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[15]\ : STD_LOGIC;
  signal \int_ier[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[0]_i_3_n_5\ : STD_LOGIC;
  signal \int_isr[0]_i_4_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_width[15]_i_3_n_5\ : STD_LOGIC;
  signal \int_width_reg_n_5_[11]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[15]\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_36_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_20_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_21_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_22_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_20_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_21_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_22_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[13]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[14]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_11_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_12_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_13_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_14_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_12_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[8]\ : STD_LOGIC;
  signal \^width\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair33";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_2\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_2__0\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__10\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__11\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__12\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__13\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__14\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__15\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__16\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__17\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__18\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__19\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__20\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__21\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__22\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__23\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__24\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__25\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__26\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__27\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__28\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__29\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__30\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__7\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__8\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__9\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__10\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__11\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__12\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__13\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__14\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__15\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__16\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__17\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__18\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__19\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__20\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__6\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__8\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][10]_srl4_i_1__9\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__10\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__11\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__12\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__13\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__14\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__15\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__16\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__17\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__18\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__19\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__20\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__6\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__7\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__8\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][11]_srl4_i_1__9\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__10\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__11\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__12\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__13\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__14\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__15\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__16\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__17\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__18\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__19\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__20\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__8\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][12]_srl4_i_1__9\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__10\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__11\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__12\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__13\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__14\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__15\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__16\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__17\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__18\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__19\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__20\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__7\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__8\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][13]_srl4_i_1__9\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__10\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__11\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__12\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__13\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__14\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__15\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__16\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__17\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__18\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__19\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__20\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__7\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__8\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][14]_srl4_i_1__9\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__10\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__11\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__12\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__13\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__14\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__15\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__16\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__17\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__18\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__19\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__20\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__7\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][15]_srl4_i_1__9\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__10\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__11\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__12\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__13\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__14\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__15\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__16\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__17\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__18\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__19\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__20\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__21\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__22\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__23\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__24\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__25\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__26\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__27\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__28\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__29\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__30\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__5\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__6\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__8\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][1]_srl4_i_1__9\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__10\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__11\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__12\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__13\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__14\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__15\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__16\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__17\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__18\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__19\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__20\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__21\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__22\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__23\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__24\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__25\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__26\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__27\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__28\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__29\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__30\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__5\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__8\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][2]_srl4_i_1__9\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__10\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__11\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__12\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__13\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__14\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__15\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__16\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__17\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__18\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__19\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__20\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__21\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__22\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__23\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__24\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__25\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__26\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__27\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__28\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__29\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__30\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__4\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__8\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][3]_srl4_i_1__9\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__10\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__11\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__12\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__13\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__14\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__15\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__16\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__17\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__18\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__19\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__20\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__21\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__22\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__23\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__24\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__25\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__26\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__27\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__28\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__29\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__30\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__4\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__5\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__6\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__8\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][4]_srl4_i_1__9\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__10\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__11\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__12\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__13\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__14\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__15\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__16\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__17\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__18\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__19\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__20\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__21\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__22\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__23\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__24\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__25\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__26\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__27\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__28\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__29\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__30\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__6\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__8\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][5]_srl4_i_1__9\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__10\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__11\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__12\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__13\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__14\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__15\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__16\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__17\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__18\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__19\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__20\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__21\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__22\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__23\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__24\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__25\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__26\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__27\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__28\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__29\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__30\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__4\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__6\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__7\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__8\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][6]_srl4_i_1__9\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__10\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__11\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__12\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__13\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__14\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__15\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__16\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__17\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__18\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__19\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__20\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__21\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__22\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__23\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__24\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__25\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__26\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__27\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__28\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__29\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__30\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__7\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__8\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][7]_srl4_i_1__9\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__10\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__11\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__12\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__13\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__14\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__15\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__16\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__17\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__18\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__19\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__20\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__21\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__22\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__23\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__24\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__25\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__26\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__6\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__8\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][8]_srl4_i_1__9\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__10\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__11\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__12\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__13\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__14\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__15\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__16\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__17\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__18\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__19\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__20\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__21\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__22\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__23\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__24\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__25\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__26\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__7\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][9]_srl4_i_1__9\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][1]_srl6_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][2]_srl6_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][3]_srl6_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][4]_srl6_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][5]_srl6_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][6]_srl6_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][7]_srl6_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_return_34_preg[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_BOffset[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_BOffset[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_BOffset[2]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_BOffset[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_BOffset[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_BOffset[5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_BOffset[6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_BOffset[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_BOffset[8]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_BOffset[9]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_BOffset_2[0]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \int_BOffset_2[1]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \int_BOffset_2[2]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \int_BOffset_2[3]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \int_BOffset_2[4]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \int_BOffset_2[5]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \int_BOffset_2[6]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \int_BOffset_2[7]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \int_BOffset_2[8]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \int_BOffset_2[9]_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \int_ClampMin[0]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_ClampMin[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_ClampMin[2]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_ClampMin[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_ClampMin[4]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_ClampMin[5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_ClampMin[6]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_ClampMin[7]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_ClampMin_2[0]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \int_ClampMin_2[1]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \int_ClampMin_2[2]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \int_ClampMin_2[3]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \int_ClampMin_2[4]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \int_ClampMin_2[5]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \int_ClampMin_2[6]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \int_ClampMin_2[7]_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \int_ClipMax[0]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_ClipMax[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_ClipMax[2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_ClipMax[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_ClipMax[4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_ClipMax[5]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ClipMax[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_ClipMax[7]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_ClipMax_2[0]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \int_ClipMax_2[1]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \int_ClipMax_2[2]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \int_ClipMax_2[3]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \int_ClipMax_2[4]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \int_ClipMax_2[5]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \int_ClipMax_2[6]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \int_ClipMax_2[7]_i_2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \int_ColEnd[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_ColEnd[10]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_ColEnd[11]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_ColEnd[12]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_ColEnd[13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_ColEnd[14]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_ColEnd[15]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_ColEnd[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_ColEnd[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_ColEnd[3]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_ColEnd[4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_ColEnd[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_ColEnd[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_ColEnd[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_ColEnd[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_ColEnd[9]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_ColStart[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_ColStart[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_ColStart[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_ColStart[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_ColStart[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_ColStart[14]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_ColStart[15]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_ColStart[15]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_ColStart[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_ColStart[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_ColStart[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_ColStart[4]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_ColStart[5]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_ColStart[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_ColStart[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_ColStart[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_ColStart[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_GOffset[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_GOffset[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_GOffset[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_GOffset[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_GOffset[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_GOffset[5]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_GOffset[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_GOffset[7]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_GOffset[8]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_GOffset[9]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_GOffset_2[0]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \int_GOffset_2[1]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \int_GOffset_2[2]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \int_GOffset_2[3]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \int_GOffset_2[4]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \int_GOffset_2[5]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \int_GOffset_2[6]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \int_GOffset_2[7]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \int_GOffset_2[8]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \int_GOffset_2[9]_i_2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \int_InVideoFormat[0]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \int_InVideoFormat[1]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \int_InVideoFormat[3]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \int_InVideoFormat[4]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \int_InVideoFormat[5]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \int_InVideoFormat[6]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \int_InVideoFormat[7]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \int_K11[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_K11[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_K11[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_K11[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_K11[13]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_K11[14]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_K11[15]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_K11[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_K11[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_K11[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_K11[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_K11[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_K11[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_K11[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_K11[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_K11[9]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_K11_2[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_K11_2[10]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_K11_2[11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_K11_2[12]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_K11_2[13]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_K11_2[14]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_K11_2[15]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_K11_2[15]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_K11_2[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_K11_2[2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_K11_2[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_K11_2[4]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_K11_2[5]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_K11_2[6]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_K11_2[7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_K11_2[8]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_K11_2[9]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_K12[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K12[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_K12[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_K12[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_K12[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_K12[14]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_K12[15]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_K12[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_K12[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_K12[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_K12[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_K12[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_K12[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_K12[7]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_K12[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_K12[9]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_K12_2[0]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_K12_2[10]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_K12_2[11]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_K12_2[12]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_K12_2[13]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_K12_2[14]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_K12_2[15]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_K12_2[1]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_K12_2[2]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_K12_2[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_K12_2[4]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_K12_2[5]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_K12_2[6]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_K12_2[7]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_K12_2[8]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_K12_2[9]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_K13[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_K13[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_K13[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_K13[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_K13[13]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K13[14]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K13[15]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K13[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_K13[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_K13[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_K13[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_K13[5]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_K13[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_K13[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_K13[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_K13[9]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_K13_2[0]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_K13_2[10]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_K13_2[11]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_K13_2[12]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_K13_2[13]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_K13_2[14]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_K13_2[15]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_K13_2[1]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_K13_2[2]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_K13_2[3]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_K13_2[4]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_K13_2[5]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_K13_2[6]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_K13_2[7]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_K13_2[8]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_K13_2[9]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_K21[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_K21[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K21[11]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_K21[12]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_K21[13]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_K21[14]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_K21[15]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_K21[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_K21[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_K21[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_K21[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_K21[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_K21[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_K21[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K21[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K21[9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K21_2[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_K21_2[10]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_K21_2[11]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_K21_2[12]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_K21_2[13]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_K21_2[14]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_K21_2[15]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_K21_2[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_K21_2[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_K21_2[3]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_K21_2[4]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_K21_2[5]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_K21_2[6]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_K21_2[7]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_K21_2[8]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_K21_2[9]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_K22[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_K22[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_K22[11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_K22[12]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K22[13]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_K22[14]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_K22[15]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_K22[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_K22[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_K22[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_K22[4]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_K22[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_K22[6]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_K22[7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_K22[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_K22[9]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_K22_2[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_K22_2[10]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_K22_2[11]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_K22_2[12]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_K22_2[13]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_K22_2[14]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_K22_2[15]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_K22_2[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_K22_2[2]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_K22_2[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_K22_2[4]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_K22_2[5]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_K22_2[6]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_K22_2[7]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_K22_2[8]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_K22_2[9]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_K23[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_K23[10]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_K23[11]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_K23[12]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_K23[13]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_K23[14]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_K23[15]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_K23[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_K23[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_K23[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_K23[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_K23[5]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_K23[6]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_K23[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_K23[8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_K23[9]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_K23_2[0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_K23_2[10]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_K23_2[11]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_K23_2[12]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_K23_2[13]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_K23_2[14]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_K23_2[15]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_K23_2[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_K23_2[2]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_K23_2[3]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_K23_2[4]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_K23_2[5]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_K23_2[6]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_K23_2[7]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_K23_2[8]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_K23_2[9]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_K31[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_K31[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_K31[11]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_K31[12]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_K31[13]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_K31[14]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_K31[15]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_K31[15]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_K31[1]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_K31[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_K31[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_K31[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_K31[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_K31[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_K31[7]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_K31[8]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_K31[9]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_K31_2[0]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_K31_2[10]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_K31_2[11]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_K31_2[12]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_K31_2[13]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_K31_2[14]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_K31_2[15]_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_K31_2[1]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_K31_2[2]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_K31_2[3]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_K31_2[4]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_K31_2[5]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_K31_2[6]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_K31_2[7]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_K31_2[8]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_K31_2[9]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_K32[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_K32[10]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_K32[11]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_K32[12]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_K32[13]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_K32[14]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_K32[15]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_K32[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_K32[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_K32[3]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_K32[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_K32[5]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_K32[6]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_K32[7]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_K32[8]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_K32[9]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_K32_2[0]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \int_K32_2[10]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \int_K32_2[11]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \int_K32_2[12]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \int_K32_2[13]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \int_K32_2[14]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \int_K32_2[15]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \int_K32_2[1]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \int_K32_2[2]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \int_K32_2[3]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \int_K32_2[4]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \int_K32_2[5]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \int_K32_2[6]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \int_K32_2[7]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \int_K32_2[8]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \int_K32_2[9]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \int_K33[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_K33[10]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_K33[11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_K33[12]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_K33[13]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_K33[14]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_K33[15]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_K33[1]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_K33[2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_K33[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_K33[4]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_K33[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_K33[6]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_K33[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_K33[8]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_K33[9]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_K33_2[0]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \int_K33_2[10]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \int_K33_2[11]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \int_K33_2[12]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \int_K33_2[13]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \int_K33_2[14]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \int_K33_2[15]_i_2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \int_K33_2[15]_i_3\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \int_K33_2[1]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \int_K33_2[2]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \int_K33_2[3]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \int_K33_2[4]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \int_K33_2[5]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \int_K33_2[6]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \int_K33_2[7]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \int_K33_2[8]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \int_K33_2[9]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_ROffset[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_ROffset[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_ROffset[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_ROffset[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_ROffset[4]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_ROffset[5]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_ROffset[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_ROffset[7]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_ROffset[8]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_ROffset[9]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_ROffset_2[0]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \int_ROffset_2[1]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \int_ROffset_2[2]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \int_ROffset_2[3]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \int_ROffset_2[4]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \int_ROffset_2[5]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \int_ROffset_2[6]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \int_ROffset_2[7]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \int_ROffset_2[8]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \int_ROffset_2[9]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \int_RowEnd[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_RowEnd[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_RowEnd[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_RowEnd[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_RowEnd[13]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_RowEnd[14]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_RowEnd[15]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_RowEnd[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_RowEnd[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_RowEnd[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_RowEnd[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_RowEnd[5]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_RowEnd[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_RowEnd[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_RowEnd[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_RowEnd[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_RowStart[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_RowStart[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_RowStart[11]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_RowStart[12]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_RowStart[13]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_RowStart[14]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_RowStart[15]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_RowStart[15]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_RowStart[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_RowStart[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_RowStart[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_RowStart[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_RowStart[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_RowStart[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_RowStart[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_RowStart[8]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_RowStart[9]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \int_width[15]_i_3\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdata[0]_i_11\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rdata[14]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rdata[1]_i_5\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \rdata[1]_i_8\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \rdata[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rdata[4]_i_11\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdata[6]_i_11\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rdata[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \rdata[7]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdata[7]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rdata[8]_i_8\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdata[9]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rdata[9]_i_9\ : label is "soft_lutpair34";
begin
  BOffset(9 downto 0) <= \^boffset\(9 downto 0);
  BOffset_2(9 downto 0) <= \^boffset_2\(9 downto 0);
  Block_entry3_proc_U0_ap_ready <= \^block_entry3_proc_u0_ap_ready\;
  Block_entry3_proc_U0_ap_start <= \^block_entry3_proc_u0_ap_start\;
  ClampMin(7 downto 0) <= \^clampmin\(7 downto 0);
  ClampMin_2(7 downto 0) <= \^clampmin_2\(7 downto 0);
  ClipMax(7 downto 0) <= \^clipmax\(7 downto 0);
  ClipMax_2(7 downto 0) <= \^clipmax_2\(7 downto 0);
  ColEnd(15 downto 0) <= \^colend\(15 downto 0);
  ColStart(15 downto 0) <= \^colstart\(15 downto 0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  GOffset(9 downto 0) <= \^goffset\(9 downto 0);
  GOffset_2(9 downto 0) <= \^goffset_2\(9 downto 0);
  InVideoFormat(7 downto 0) <= \^invideoformat\(7 downto 0);
  K11(15 downto 0) <= \^k11\(15 downto 0);
  K11_2(15 downto 0) <= \^k11_2\(15 downto 0);
  K12(15 downto 0) <= \^k12\(15 downto 0);
  K12_2(15 downto 0) <= \^k12_2\(15 downto 0);
  K13(15 downto 0) <= \^k13\(15 downto 0);
  K13_2(15 downto 0) <= \^k13_2\(15 downto 0);
  K21(15 downto 0) <= \^k21\(15 downto 0);
  K21_2(15 downto 0) <= \^k21_2\(15 downto 0);
  K22(15 downto 0) <= \^k22\(15 downto 0);
  K22_2(15 downto 0) <= \^k22_2\(15 downto 0);
  K23(15 downto 0) <= \^k23\(15 downto 0);
  K23_2(15 downto 0) <= \^k23_2\(15 downto 0);
  K31(15 downto 0) <= \^k31\(15 downto 0);
  K31_2(15 downto 0) <= \^k31_2\(15 downto 0);
  K32(15 downto 0) <= \^k32\(15 downto 0);
  K32_2(15 downto 0) <= \^k32_2\(15 downto 0);
  K33(15 downto 0) <= \^k33\(15 downto 0);
  K33_2(15 downto 0) <= \^k33_2\(15 downto 0);
  OutVideoFormat(7 downto 0) <= \^outvideoformat\(7 downto 0);
  ROffset(9 downto 0) <= \^roffset\(9 downto 0);
  ROffset_2(9 downto 0) <= \^roffset_2\(9 downto 0);
  RowEnd(15 downto 0) <= \^rowend\(15 downto 0);
  RowStart(15 downto 0) <= \^rowstart\(15 downto 0);
  SS(0) <= \^ss\(0);
  ap_sync_channel_write_HwReg_K12_2_channel0 <= \^ap_sync_channel_write_hwreg_k12_2_channel0\;
  ap_sync_channel_write_HwReg_K12_channel0 <= \^ap_sync_channel_write_hwreg_k12_channel0\;
  ap_sync_channel_write_HwReg_K23_2_channel0 <= \^ap_sync_channel_write_hwreg_k23_2_channel0\;
  ap_sync_channel_write_HwReg_K23_channel0 <= \^ap_sync_channel_write_hwreg_k23_channel0\;
  ap_sync_channel_write_HwReg_RowStart_channel0 <= \^ap_sync_channel_write_hwreg_rowstart_channel0\;
  ap_sync_channel_write_HwReg_height_c22_channel0 <= \^ap_sync_channel_write_hwreg_height_c22_channel0\;
  height(10 downto 0) <= \^height\(10 downto 0);
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
  width(10 downto 0) <= \^width\(10 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => s_axi_CTRL_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \^s_axi_ctrl_bvalid\,
      I3 => s_axi_CTRL_BREADY,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ss\(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ss\(0)
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(0),
      O => D(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(0),
      O => \int_width_reg[10]_0\(0)
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(0),
      O => \int_height_reg[10]_0\(0)
    );
\SRL_SIG[0][10]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_width_c18_channel_full_n,
      O => ap_sync_channel_write_HwReg_width_c18_channel0
    );
\SRL_SIG[0][10]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_height_c22_channel_full_n,
      O => \^ap_sync_channel_write_hwreg_height_c22_channel0\
    );
\SRL_SIG[0][10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(10),
      O => \int_width_reg[10]_0\(10)
    );
\SRL_SIG[0][10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(10),
      O => \int_height_reg[10]_0\(10)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(1),
      O => D(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(1),
      O => \int_width_reg[10]_0\(1)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(1),
      O => \int_height_reg[10]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(2),
      O => D(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(2),
      O => \int_width_reg[10]_0\(2)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(2),
      O => \int_height_reg[10]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(3),
      O => D(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(3),
      O => \int_width_reg[10]_0\(3)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(3),
      O => \int_height_reg[10]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(4),
      O => D(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(4),
      O => \int_width_reg[10]_0\(4)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(4),
      O => \int_height_reg[10]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(5),
      O => D(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(5),
      O => \int_width_reg[10]_0\(5)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(5),
      O => \int_height_reg[10]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(6),
      O => D(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(6),
      O => \int_width_reg[10]_0\(6)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(6),
      O => \int_height_reg[10]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(7),
      O => \int_width_reg[10]_0\(7)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(7),
      O => \int_height_reg[10]_0\(7)
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_InVideoFormat_channel_full_n,
      O => ap_sync_channel_write_HwReg_InVideoFormat_channel0
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^invideoformat\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_0_preg(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(8),
      O => \int_width_reg[10]_0\(8)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(8),
      O => \int_height_reg[10]_0\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^width\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_36_preg(9),
      O => \int_width_reg[10]_0\(9)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^height\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_37_preg(9),
      O => \int_height_reg[10]_0\(9)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_BOffset_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_BOffset_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ClampMin_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_ClampMin_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ClipMax_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_ClipMax_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K31_2_channel_full_n,
      O => ap_sync_channel_write_HwReg_K31_2_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K32_2_channel_full_n,
      O => ap_sync_channel_write_HwReg_K32_2_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K33_2_channel_full_n,
      O => ap_sync_channel_write_HwReg_K33_2_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ROffset_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_ROffset_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_RowStart_channel_full_n,
      O => \^ap_sync_channel_write_hwreg_rowstart_channel0\
    );
\SRL_SIG_reg[3][0]_srl4_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_RowEnd_channel_full_n,
      O => ap_sync_channel_write_HwReg_RowEnd_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ROffset_2_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_ROffset_2_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K33_channel_full_n,
      O => ap_sync_channel_write_HwReg_K33_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K32_channel_full_n,
      O => ap_sync_channel_write_HwReg_K32_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K31_channel_full_n,
      O => ap_sync_channel_write_HwReg_K31_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ColStart_channel_full_n,
      O => ap_sync_channel_write_HwReg_ColStart_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K23_channel_full_n,
      O => \^ap_sync_channel_write_hwreg_k23_channel0\
    );
\SRL_SIG_reg[3][0]_srl4_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K22_channel_full_n,
      O => ap_sync_channel_write_HwReg_K22_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K21_channel_full_n,
      O => ap_sync_channel_write_HwReg_K21_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K13_channel_full_n,
      O => ap_sync_channel_write_HwReg_K13_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K12_channel_full_n,
      O => \^ap_sync_channel_write_hwreg_k12_channel0\
    );
\SRL_SIG_reg[3][0]_srl4_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K11_channel_full_n,
      O => ap_sync_channel_write_HwReg_K11_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_GOffset_2_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_GOffset_2_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ColEnd_channel_full_n,
      O => ap_sync_channel_write_HwReg_ColEnd_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ClipMax_2_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_ClampMin_2_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_GOffset_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_GOffset_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_BOffset_2_V_channel_full_n,
      O => ap_sync_channel_write_HwReg_BOffset_2_V_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K11_2_channel_full_n,
      O => ap_sync_channel_write_HwReg_K11_2_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K12_2_channel_full_n,
      O => \^ap_sync_channel_write_hwreg_k12_2_channel0\
    );
\SRL_SIG_reg[3][0]_srl4_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K13_2_channel_full_n,
      O => ap_sync_channel_write_HwReg_K13_2_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K21_2_channel_full_n,
      O => ap_sync_channel_write_HwReg_K21_2_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K22_2_channel_full_n,
      O => ap_sync_channel_write_HwReg_K22_2_channel0
    );
\SRL_SIG_reg[3][0]_srl4_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_K23_2_channel_full_n,
      O => \^ap_sync_channel_write_hwreg_k23_2_channel0\
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(0),
      O => \int_ColStart_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(0),
      O => \int_ColEnd_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(0),
      O => \int_RowStart_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(0),
      O => \int_K32_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(0),
      O => \int_K33_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(0),
      O => \int_ROffset_reg[9]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(0),
      O => \int_GOffset_reg[9]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(0),
      O => \int_BOffset_reg[9]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(0),
      O => \int_ClampMin_reg[7]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(0),
      O => \int_ClipMax_reg[7]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(0),
      O => \int_K11_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(0),
      O => \int_K12_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(0),
      O => \int_K13_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(0),
      O => \int_RowEnd_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(0),
      O => \int_K21_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(0),
      O => \int_K22_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(0),
      O => \int_K23_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(0),
      O => \int_K31_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(0),
      O => \int_K32_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(0),
      O => \int_K33_2_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(0),
      O => \int_ROffset_2_reg[9]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(0),
      O => \int_GOffset_2_reg[9]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(0),
      O => \int_BOffset_2_reg[9]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(0),
      O => \int_ClampMin_2_reg[7]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(0),
      O => \int_K11_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(0),
      O => \int_ClipMax_2_reg[7]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(0),
      O => \int_K12_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(0),
      O => \int_K13_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(0),
      O => \int_K21_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(0),
      O => \int_K22_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(0),
      O => \int_K23_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(0),
      O => \int_K31_reg[15]_0\(0)
    );
\SRL_SIG_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(10),
      O => \int_ColStart_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(10),
      O => \int_ColEnd_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(10),
      O => \int_RowStart_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(10),
      O => \int_K32_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(10),
      O => \int_K33_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(10),
      O => \int_K11_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(10),
      O => \int_K12_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(10),
      O => \int_K13_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(10),
      O => \int_K21_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(10),
      O => \int_K22_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(10),
      O => \int_K23_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(10),
      O => \int_K31_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(10),
      O => \int_K32_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(10),
      O => \int_RowEnd_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(10),
      O => \int_K33_2_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(10),
      O => \int_K11_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(10),
      O => \int_K12_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(10),
      O => \int_K13_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(10),
      O => \int_K21_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(10),
      O => \int_K22_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(10),
      O => \int_K23_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][10]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(10),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(10),
      O => \int_K31_reg[15]_0\(10)
    );
\SRL_SIG_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(11),
      O => \int_ColStart_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(11),
      O => \int_ColEnd_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(11),
      O => \int_RowStart_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(11),
      O => \int_K32_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(11),
      O => \int_K33_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(11),
      O => \int_K11_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(11),
      O => \int_K12_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(11),
      O => \int_K13_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(11),
      O => \int_K21_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(11),
      O => \int_K22_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(11),
      O => \int_K23_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(11),
      O => \int_K31_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(11),
      O => \int_K32_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(11),
      O => \int_RowEnd_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(11),
      O => \int_K33_2_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(11),
      O => \int_K11_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(11),
      O => \int_K12_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(11),
      O => \int_K13_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(11),
      O => \int_K21_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(11),
      O => \int_K22_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(11),
      O => \int_K23_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][11]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(11),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(11),
      O => \int_K31_reg[15]_0\(11)
    );
\SRL_SIG_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(12),
      O => \int_ColStart_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(12),
      O => \int_ColEnd_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(12),
      O => \int_RowStart_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(12),
      O => \int_K32_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(12),
      O => \int_K33_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(12),
      O => \int_K11_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(12),
      O => \int_K12_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(12),
      O => \int_K13_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(12),
      O => \int_K21_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(12),
      O => \int_K22_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(12),
      O => \int_K23_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(12),
      O => \int_K31_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(12),
      O => \int_K32_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(12),
      O => \int_RowEnd_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(12),
      O => \int_K33_2_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(12),
      O => \int_K11_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(12),
      O => \int_K12_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(12),
      O => \int_K13_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(12),
      O => \int_K21_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(12),
      O => \int_K22_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(12),
      O => \int_K23_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][12]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(12),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(12),
      O => \int_K31_reg[15]_0\(12)
    );
\SRL_SIG_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(13),
      O => \int_ColStart_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(13),
      O => \int_ColEnd_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(13),
      O => \int_RowStart_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(13),
      O => \int_K32_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(13),
      O => \int_K33_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(13),
      O => \int_K11_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(13),
      O => \int_K12_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(13),
      O => \int_K13_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(13),
      O => \int_K21_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(13),
      O => \int_K22_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(13),
      O => \int_K23_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(13),
      O => \int_K31_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(13),
      O => \int_K32_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(13),
      O => \int_RowEnd_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(13),
      O => \int_K33_2_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(13),
      O => \int_K11_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(13),
      O => \int_K12_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(13),
      O => \int_K13_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(13),
      O => \int_K21_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(13),
      O => \int_K22_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(13),
      O => \int_K23_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][13]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(13),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(13),
      O => \int_K31_reg[15]_0\(13)
    );
\SRL_SIG_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(14),
      O => \int_ColStart_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(14),
      O => \int_ColEnd_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(14),
      O => \int_RowStart_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(14),
      O => \int_K32_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(14),
      O => \int_K33_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(14),
      O => \int_K11_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(14),
      O => \int_K12_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(14),
      O => \int_K13_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(14),
      O => \int_K21_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(14),
      O => \int_K22_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(14),
      O => \int_K23_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(14),
      O => \int_K31_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(14),
      O => \int_K32_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(14),
      O => \int_RowEnd_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(14),
      O => \int_K33_2_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(14),
      O => \int_K11_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(14),
      O => \int_K12_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(14),
      O => \int_K13_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(14),
      O => \int_K21_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(14),
      O => \int_K22_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(14),
      O => \int_K23_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][14]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(14),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(14),
      O => \int_K31_reg[15]_0\(14)
    );
\SRL_SIG_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(15),
      O => \int_ColStart_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(15),
      O => \int_ColEnd_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(15),
      O => \int_RowStart_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(15),
      O => \int_K32_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(15),
      O => \int_K33_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(15),
      O => \int_K11_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(15),
      O => \int_K12_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(15),
      O => \int_K13_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(15),
      O => \int_K21_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(15),
      O => \int_K22_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(15),
      O => \int_K23_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(15),
      O => \int_K31_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(15),
      O => \int_K32_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(15),
      O => \int_RowEnd_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(15),
      O => \int_K33_2_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(15),
      O => \int_K11_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(15),
      O => \int_K12_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(15),
      O => \int_K13_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(15),
      O => \int_K21_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(15),
      O => \int_K22_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(15),
      O => \int_K23_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][15]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(15),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(15),
      O => \int_K31_reg[15]_0\(15)
    );
\SRL_SIG_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(1),
      O => \int_ColStart_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(1),
      O => \int_ColEnd_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(1),
      O => \int_RowStart_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(1),
      O => \int_K32_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(1),
      O => \int_K33_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(1),
      O => \int_ROffset_reg[9]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(1),
      O => \int_GOffset_reg[9]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(1),
      O => \int_BOffset_reg[9]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(1),
      O => \int_ClampMin_reg[7]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(1),
      O => \int_ClipMax_reg[7]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(1),
      O => \int_K11_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(1),
      O => \int_K12_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(1),
      O => \int_K13_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(1),
      O => \int_RowEnd_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(1),
      O => \int_K21_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(1),
      O => \int_K22_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(1),
      O => \int_K23_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(1),
      O => \int_K31_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(1),
      O => \int_K32_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(1),
      O => \int_K33_2_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(1),
      O => \int_ROffset_2_reg[9]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(1),
      O => \int_GOffset_2_reg[9]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(1),
      O => \int_BOffset_2_reg[9]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(1),
      O => \int_ClampMin_2_reg[7]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(1),
      O => \int_K11_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(1),
      O => \int_ClipMax_2_reg[7]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(1),
      O => \int_K12_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(1),
      O => \int_K13_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(1),
      O => \int_K21_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(1),
      O => \int_K22_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(1),
      O => \int_K23_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][1]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(1),
      O => \int_K31_reg[15]_0\(1)
    );
\SRL_SIG_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(2),
      O => \int_ColStart_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(2),
      O => \int_ColEnd_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(2),
      O => \int_RowStart_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(2),
      O => \int_K32_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(2),
      O => \int_K33_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(2),
      O => \int_ROffset_reg[9]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(2),
      O => \int_GOffset_reg[9]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(2),
      O => \int_BOffset_reg[9]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(2),
      O => \int_ClampMin_reg[7]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(2),
      O => \int_ClipMax_reg[7]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(2),
      O => \int_K11_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(2),
      O => \int_K12_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(2),
      O => \int_K13_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(2),
      O => \int_RowEnd_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(2),
      O => \int_K21_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(2),
      O => \int_K22_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(2),
      O => \int_K23_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(2),
      O => \int_K31_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(2),
      O => \int_K32_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(2),
      O => \int_K33_2_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(2),
      O => \int_ROffset_2_reg[9]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(2),
      O => \int_GOffset_2_reg[9]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(2),
      O => \int_BOffset_2_reg[9]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(2),
      O => \int_ClampMin_2_reg[7]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(2),
      O => \int_K11_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(2),
      O => \int_ClipMax_2_reg[7]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(2),
      O => \int_K12_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(2),
      O => \int_K13_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(2),
      O => \int_K21_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(2),
      O => \int_K22_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(2),
      O => \int_K23_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][2]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(2),
      O => \int_K31_reg[15]_0\(2)
    );
\SRL_SIG_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(3),
      O => \int_ColStart_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(3),
      O => \int_ColEnd_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(3),
      O => \int_RowStart_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(3),
      O => \int_K32_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(3),
      O => \int_K33_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(3),
      O => \int_ROffset_reg[9]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(3),
      O => \int_GOffset_reg[9]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(3),
      O => \int_BOffset_reg[9]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(3),
      O => \int_ClampMin_reg[7]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(3),
      O => \int_ClipMax_reg[7]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(3),
      O => \int_K11_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(3),
      O => \int_K12_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(3),
      O => \int_K13_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(3),
      O => \int_RowEnd_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(3),
      O => \int_K21_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(3),
      O => \int_K22_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(3),
      O => \int_K23_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(3),
      O => \int_K31_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(3),
      O => \int_K32_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(3),
      O => \int_K33_2_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(3),
      O => \int_ROffset_2_reg[9]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(3),
      O => \int_GOffset_2_reg[9]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(3),
      O => \int_BOffset_2_reg[9]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(3),
      O => \int_ClampMin_2_reg[7]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(3),
      O => \int_K11_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(3),
      O => \int_ClipMax_2_reg[7]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(3),
      O => \int_K12_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(3),
      O => \int_K13_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(3),
      O => \int_K21_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(3),
      O => \int_K22_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(3),
      O => \int_K23_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][3]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(3),
      O => \int_K31_reg[15]_0\(3)
    );
\SRL_SIG_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(4),
      O => \int_ColStart_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(4),
      O => \int_ColEnd_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(4),
      O => \int_RowStart_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(4),
      O => \int_K32_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(4),
      O => \int_K33_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(4),
      O => \int_ROffset_reg[9]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(4),
      O => \int_GOffset_reg[9]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(4),
      O => \int_BOffset_reg[9]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(4),
      O => \int_ClampMin_reg[7]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(4),
      O => \int_ClipMax_reg[7]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(4),
      O => \int_K11_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(4),
      O => \int_K12_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(4),
      O => \int_K13_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(4),
      O => \int_RowEnd_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(4),
      O => \int_K21_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(4),
      O => \int_K22_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(4),
      O => \int_K23_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(4),
      O => \int_K31_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(4),
      O => \int_K32_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(4),
      O => \int_K33_2_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(4),
      O => \int_ROffset_2_reg[9]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(4),
      O => \int_GOffset_2_reg[9]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(4),
      O => \int_BOffset_2_reg[9]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(4),
      O => \int_ClampMin_2_reg[7]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(4),
      O => \int_K11_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(4),
      O => \int_ClipMax_2_reg[7]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(4),
      O => \int_K12_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(4),
      O => \int_K13_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(4),
      O => \int_K21_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(4),
      O => \int_K22_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(4),
      O => \int_K23_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][4]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(4),
      O => \int_K31_reg[15]_0\(4)
    );
\SRL_SIG_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(5),
      O => \int_ColStart_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(5),
      O => \int_ColEnd_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(5),
      O => \int_RowStart_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(5),
      O => \int_K32_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(5),
      O => \int_K33_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(5),
      O => \int_ROffset_reg[9]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(5),
      O => \int_GOffset_reg[9]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(5),
      O => \int_BOffset_reg[9]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(5),
      O => \int_ClampMin_reg[7]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(5),
      O => \int_ClipMax_reg[7]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(5),
      O => \int_K11_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(5),
      O => \int_K12_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(5),
      O => \int_K13_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(5),
      O => \int_RowEnd_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(5),
      O => \int_K21_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(5),
      O => \int_K22_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(5),
      O => \int_K23_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(5),
      O => \int_K31_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(5),
      O => \int_K32_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(5),
      O => \int_K33_2_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(5),
      O => \int_ROffset_2_reg[9]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(5),
      O => \int_GOffset_2_reg[9]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(5),
      O => \int_BOffset_2_reg[9]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(5),
      O => \int_ClampMin_2_reg[7]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(5),
      O => \int_K11_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(5),
      O => \int_ClipMax_2_reg[7]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(5),
      O => \int_K12_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(5),
      O => \int_K13_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(5),
      O => \int_K21_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(5),
      O => \int_K22_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(5),
      O => \int_K23_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][5]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(5),
      O => \int_K31_reg[15]_0\(5)
    );
\SRL_SIG_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(6),
      O => \int_ColStart_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(6),
      O => \int_ColEnd_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(6),
      O => \int_RowStart_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(6),
      O => \int_K32_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(6),
      O => \int_K33_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(6),
      O => \int_ROffset_reg[9]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(6),
      O => \int_GOffset_reg[9]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(6),
      O => \int_BOffset_reg[9]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(6),
      O => \int_ClampMin_reg[7]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(6),
      O => \int_ClipMax_reg[7]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(6),
      O => \int_K11_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(6),
      O => \int_K12_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(6),
      O => \int_K13_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(6),
      O => \int_RowEnd_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(6),
      O => \int_K21_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(6),
      O => \int_K22_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(6),
      O => \int_K23_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(6),
      O => \int_K31_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(6),
      O => \int_K32_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(6),
      O => \int_K33_2_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(6),
      O => \int_ROffset_2_reg[9]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(6),
      O => \int_GOffset_2_reg[9]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(6),
      O => \int_BOffset_2_reg[9]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(6),
      O => \int_ClampMin_2_reg[7]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(6),
      O => \int_K11_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(6),
      O => \int_ClipMax_2_reg[7]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(6),
      O => \int_K12_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(6),
      O => \int_K13_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(6),
      O => \int_K21_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(6),
      O => \int_K22_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(6),
      O => \int_K23_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][6]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(6),
      O => \int_K31_reg[15]_0\(6)
    );
\SRL_SIG_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(7),
      O => \int_ColStart_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(7),
      O => \int_ColEnd_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(7),
      O => \int_RowStart_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(7),
      O => \int_K32_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(7),
      O => \int_K33_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(7),
      O => \int_ROffset_reg[9]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(7),
      O => \int_GOffset_reg[9]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(7),
      O => \int_BOffset_reg[9]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_18_preg(7),
      O => \int_ClampMin_reg[7]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_19_preg(7),
      O => \int_ClipMax_reg[7]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(7),
      O => \int_K11_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(7),
      O => \int_K12_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(7),
      O => \int_K13_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(7),
      O => \int_RowEnd_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(7),
      O => \int_K21_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(7),
      O => \int_K22_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(7),
      O => \int_K23_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(7),
      O => \int_K31_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(7),
      O => \int_K32_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(7),
      O => \int_K33_2_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(7),
      O => \int_ROffset_2_reg[9]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(7),
      O => \int_GOffset_2_reg[9]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(7),
      O => \int_BOffset_2_reg[9]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clampmin_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_32_preg(7),
      O => \int_ClampMin_2_reg[7]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(7),
      O => \int_K11_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^clipmax_2\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_33_preg(7),
      O => \int_ClipMax_2_reg[7]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(7),
      O => \int_K12_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(7),
      O => \int_K13_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(7),
      O => \int_K21_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(7),
      O => \int_K22_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(7),
      O => \int_K23_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][7]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(7),
      O => \int_K31_reg[15]_0\(7)
    );
\SRL_SIG_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(8),
      O => \int_ColStart_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(8),
      O => \int_ColEnd_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(8),
      O => \int_RowStart_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(8),
      O => \int_K32_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(8),
      O => \int_K33_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(8),
      O => \int_ROffset_reg[9]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(8),
      O => \int_GOffset_reg[9]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(8),
      O => \int_BOffset_reg[9]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(8),
      O => \int_K11_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(8),
      O => \int_K12_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(8),
      O => \int_K13_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(8),
      O => \int_K21_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(8),
      O => \int_K22_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(8),
      O => \int_RowEnd_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(8),
      O => \int_K23_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(8),
      O => \int_K31_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(8),
      O => \int_K32_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(8),
      O => \int_K33_2_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(8),
      O => \int_ROffset_2_reg[9]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(8),
      O => \int_GOffset_2_reg[9]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(8),
      O => \int_BOffset_2_reg[9]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(8),
      O => \int_K11_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(8),
      O => \int_K12_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(8),
      O => \int_K13_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(8),
      O => \int_K21_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(8),
      O => \int_K22_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(8),
      O => \int_K23_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][8]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(8),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(8),
      O => \int_K31_reg[15]_0\(8)
    );
\SRL_SIG_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colstart\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_2_preg(9),
      O => \int_ColStart_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^colend\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_3_preg(9),
      O => \int_ColEnd_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowstart\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_4_preg(9),
      O => \int_RowStart_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_13_preg(9),
      O => \int_K32_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_14_preg(9),
      O => \int_K33_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_15_preg(9),
      O => \int_ROffset_reg[9]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_16_preg(9),
      O => \int_GOffset_reg[9]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_17_preg(9),
      O => \int_BOffset_reg[9]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_20_preg(9),
      O => \int_K11_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_21_preg(9),
      O => \int_K12_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_22_preg(9),
      O => \int_K13_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_23_preg(9),
      O => \int_K21_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_24_preg(9),
      O => \int_K22_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^rowend\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_5_preg(9),
      O => \int_RowEnd_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_25_preg(9),
      O => \int_K23_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_26_preg(9),
      O => \int_K31_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k32_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_27_preg(9),
      O => \int_K32_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k33_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_28_preg(9),
      O => \int_K33_2_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^roffset_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_29_preg(9),
      O => \int_ROffset_2_reg[9]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^goffset_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_30_preg(9),
      O => \int_GOffset_2_reg[9]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^boffset_2\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_31_preg(9),
      O => \int_BOffset_2_reg[9]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k11\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_6_preg(9),
      O => \int_K11_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k12\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_7_preg(9),
      O => \int_K12_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k13\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_8_preg(9),
      O => \int_K13_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k21\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_9_preg(9),
      O => \int_K21_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k22\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_10_preg(9),
      O => \int_K22_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k23\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_11_preg(9),
      O => \int_K23_reg[15]_0\(9)
    );
\SRL_SIG_reg[3][9]_srl4_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^k31\(9),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_12_preg(9),
      O => \int_K31_reg[15]_0\(9)
    );
\SRL_SIG_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => HwReg_OutVideoFormat_channel_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(0),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(0),
      O => \int_OutVideoFormat_reg[7]_0\(0)
    );
\SRL_SIG_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(1),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(1),
      O => \int_OutVideoFormat_reg[7]_0\(1)
    );
\SRL_SIG_reg[5][2]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(2),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(2),
      O => \int_OutVideoFormat_reg[7]_0\(2)
    );
\SRL_SIG_reg[5][3]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(3),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(3),
      O => \int_OutVideoFormat_reg[7]_0\(3)
    );
\SRL_SIG_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(4),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(4),
      O => \int_OutVideoFormat_reg[7]_0\(4)
    );
\SRL_SIG_reg[5][5]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(5),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(5),
      O => \int_OutVideoFormat_reg[7]_0\(5)
    );
\SRL_SIG_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(6),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(6),
      O => \int_OutVideoFormat_reg[7]_0\(6)
    );
\SRL_SIG_reg[5][7]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^outvideoformat\(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => ap_return_1_preg(7),
      O => \int_OutVideoFormat_reg[7]_0\(7)
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_rst_n,
      I3 => Block_entry3_proc_U0_ap_continue,
      O => ap_done_reg_reg
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg,
      I1 => ap_done_reg_i_4_n_5,
      I2 => ap_done_reg_i_5_n_5,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0,
      I4 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1,
      I5 => ap_done_reg_i_8_n_5,
      O => Block_entry3_proc_U0_ap_continue
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABABFF"
    )
        port map (
      I0 => ap_done_reg_i_2_2,
      I1 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I2 => \^ap_sync_channel_write_hwreg_k23_2_channel0\,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I4 => \^ap_sync_channel_write_hwreg_k23_channel0\,
      I5 => ap_done_reg_i_2_3,
      O => ap_done_reg_i_4_n_5
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEFFFFF"
    )
        port map (
      I0 => ap_done_reg_i_2_4,
      I1 => ap_done_reg_i_2_5,
      I2 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I3 => \^ap_sync_channel_write_hwreg_rowstart_channel0\,
      I4 => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      I5 => \^ap_sync_channel_write_hwreg_height_c22_channel0\,
      O => ap_done_reg_i_5_n_5
    );
ap_done_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABABFF"
    )
        port map (
      I0 => ap_done_reg_i_2_0,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I2 => \^ap_sync_channel_write_hwreg_k12_2_channel0\,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I4 => \^ap_sync_channel_write_hwreg_k12_channel0\,
      I5 => ap_done_reg_i_2_1,
      O => ap_done_reg_i_8_n_5
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      O => \^block_entry3_proc_u0_ap_ready\
    );
\ap_return_34_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACA"
    )
        port map (
      I0 => ap_return_34_preg,
      I1 => \ap_return_34_preg[0]_i_2_n_5\,
      I2 => \^block_entry3_proc_u0_ap_ready\,
      I3 => \^invideoformat\(2),
      O => \ap_return_34_preg_reg[0]\(0)
    );
\ap_return_34_preg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^invideoformat\(1),
      I1 => \^invideoformat\(6),
      I2 => \^invideoformat\(3),
      I3 => \^invideoformat\(4),
      I4 => \^invideoformat\(5),
      I5 => \^invideoformat\(7),
      O => \ap_return_34_preg[0]_i_2_n_5\
    );
\ap_return_35_preg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \^outvideoformat\(2),
      I1 => \^outvideoformat\(3),
      I2 => \^outvideoformat\(6),
      I3 => \ap_return_35_preg[0]_i_2_n_5\,
      I4 => \^block_entry3_proc_u0_ap_ready\,
      I5 => ap_return_35_preg,
      O => if_din(0)
    );
\ap_return_35_preg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^outvideoformat\(7),
      I1 => \^outvideoformat\(5),
      I2 => \^outvideoformat\(1),
      I3 => \^outvideoformat\(4),
      O => \ap_return_35_preg[0]_i_2_n_5\
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => Block_entry3_proc_U0_ap_continue,
      I1 => \^block_entry3_proc_u0_ap_start\,
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      O => int_ap_start_reg_0
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ap_idle,
      I1 => p_36_in(7),
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ss\(0)
    );
\int_BOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(0),
      O => int_BOffset0(0)
    );
\int_BOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(1),
      O => int_BOffset0(1)
    );
\int_BOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(2),
      O => int_BOffset0(2)
    );
\int_BOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(3),
      O => int_BOffset0(3)
    );
\int_BOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(4),
      O => int_BOffset0(4)
    );
\int_BOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(5),
      O => int_BOffset0(5)
    );
\int_BOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(6),
      O => int_BOffset0(6)
    );
\int_BOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset\(7),
      O => int_BOffset0(7)
    );
\int_BOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(8),
      O => int_BOffset0(8)
    );
\int_BOffset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_BOffset[9]_i_1_n_5\
    );
\int_BOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset\(9),
      O => int_BOffset0(9)
    );
\int_BOffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(0),
      O => int_BOffset_20(0)
    );
\int_BOffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(1),
      O => int_BOffset_20(1)
    );
\int_BOffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(2),
      O => int_BOffset_20(2)
    );
\int_BOffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(3),
      O => int_BOffset_20(3)
    );
\int_BOffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(4),
      O => int_BOffset_20(4)
    );
\int_BOffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(5),
      O => int_BOffset_20(5)
    );
\int_BOffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(6),
      O => int_BOffset_20(6)
    );
\int_BOffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^boffset_2\(7),
      O => int_BOffset_20(7)
    );
\int_BOffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(8),
      O => int_BOffset_20(8)
    );
\int_BOffset_2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => int_ap_start_i_2_n_5,
      I3 => \waddr_reg_n_5_[8]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_BOffset_2[9]_i_1_n_5\
    );
\int_BOffset_2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^boffset_2\(9),
      O => int_BOffset_20(9)
    );
\int_BOffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(0),
      Q => \^boffset_2\(0),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(1),
      Q => \^boffset_2\(1),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(2),
      Q => \^boffset_2\(2),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(3),
      Q => \^boffset_2\(3),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(4),
      Q => \^boffset_2\(4),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(5),
      Q => \^boffset_2\(5),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(6),
      Q => \^boffset_2\(6),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(7),
      Q => \^boffset_2\(7),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(8),
      Q => \^boffset_2\(8),
      R => \^ss\(0)
    );
\int_BOffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(9),
      Q => \^boffset_2\(9),
      R => \^ss\(0)
    );
\int_BOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(0),
      Q => \^boffset\(0),
      R => \^ss\(0)
    );
\int_BOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(1),
      Q => \^boffset\(1),
      R => \^ss\(0)
    );
\int_BOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(2),
      Q => \^boffset\(2),
      R => \^ss\(0)
    );
\int_BOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(3),
      Q => \^boffset\(3),
      R => \^ss\(0)
    );
\int_BOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(4),
      Q => \^boffset\(4),
      R => \^ss\(0)
    );
\int_BOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(5),
      Q => \^boffset\(5),
      R => \^ss\(0)
    );
\int_BOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(6),
      Q => \^boffset\(6),
      R => \^ss\(0)
    );
\int_BOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(7),
      Q => \^boffset\(7),
      R => \^ss\(0)
    );
\int_BOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(8),
      Q => \^boffset\(8),
      R => \^ss\(0)
    );
\int_BOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(9),
      Q => \^boffset\(9),
      R => \^ss\(0)
    );
\int_ClampMin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(0),
      O => int_ClampMin0(0)
    );
\int_ClampMin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(1),
      O => int_ClampMin0(1)
    );
\int_ClampMin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(2),
      O => int_ClampMin0(2)
    );
\int_ClampMin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(3),
      O => int_ClampMin0(3)
    );
\int_ClampMin[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(4),
      O => int_ClampMin0(4)
    );
\int_ClampMin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(5),
      O => int_ClampMin0(5)
    );
\int_ClampMin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(6),
      O => int_ClampMin0(6)
    );
\int_ClampMin[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_ClampMin[7]_i_1_n_5\
    );
\int_ClampMin[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin\(7),
      O => int_ClampMin0(7)
    );
\int_ClampMin_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(0),
      O => int_ClampMin_20(0)
    );
\int_ClampMin_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(1),
      O => int_ClampMin_20(1)
    );
\int_ClampMin_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(2),
      O => int_ClampMin_20(2)
    );
\int_ClampMin_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(3),
      O => int_ClampMin_20(3)
    );
\int_ClampMin_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(4),
      O => int_ClampMin_20(4)
    );
\int_ClampMin_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(5),
      O => int_ClampMin_20(5)
    );
\int_ClampMin_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(6),
      O => int_ClampMin_20(6)
    );
\int_ClampMin_2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_width[15]_i_3_n_5\,
      I2 => int_ap_start_i_2_n_5,
      I3 => \waddr_reg_n_5_[8]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_ClampMin_2[7]_i_1_n_5\
    );
\int_ClampMin_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clampmin_2\(7),
      O => int_ClampMin_20(7)
    );
\int_ClampMin_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(0),
      Q => \^clampmin_2\(0),
      R => \^ss\(0)
    );
\int_ClampMin_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(1),
      Q => \^clampmin_2\(1),
      R => \^ss\(0)
    );
\int_ClampMin_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(2),
      Q => \^clampmin_2\(2),
      R => \^ss\(0)
    );
\int_ClampMin_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(3),
      Q => \^clampmin_2\(3),
      R => \^ss\(0)
    );
\int_ClampMin_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(4),
      Q => \^clampmin_2\(4),
      R => \^ss\(0)
    );
\int_ClampMin_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(5),
      Q => \^clampmin_2\(5),
      R => \^ss\(0)
    );
\int_ClampMin_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(6),
      Q => \^clampmin_2\(6),
      R => \^ss\(0)
    );
\int_ClampMin_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(7),
      Q => \^clampmin_2\(7),
      R => \^ss\(0)
    );
\int_ClampMin_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(0),
      Q => \^clampmin\(0),
      R => \^ss\(0)
    );
\int_ClampMin_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(1),
      Q => \^clampmin\(1),
      R => \^ss\(0)
    );
\int_ClampMin_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(2),
      Q => \^clampmin\(2),
      R => \^ss\(0)
    );
\int_ClampMin_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(3),
      Q => \^clampmin\(3),
      R => \^ss\(0)
    );
\int_ClampMin_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(4),
      Q => \^clampmin\(4),
      R => \^ss\(0)
    );
\int_ClampMin_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(5),
      Q => \^clampmin\(5),
      R => \^ss\(0)
    );
\int_ClampMin_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(6),
      Q => \^clampmin\(6),
      R => \^ss\(0)
    );
\int_ClampMin_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(7),
      Q => \^clampmin\(7),
      R => \^ss\(0)
    );
\int_ClipMax[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(0),
      O => int_ClipMax0(0)
    );
\int_ClipMax[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(1),
      O => int_ClipMax0(1)
    );
\int_ClipMax[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(2),
      O => int_ClipMax0(2)
    );
\int_ClipMax[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(3),
      O => int_ClipMax0(3)
    );
\int_ClipMax[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(4),
      O => int_ClipMax0(4)
    );
\int_ClipMax[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(5),
      O => int_ClipMax0(5)
    );
\int_ClipMax[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(6),
      O => int_ClipMax0(6)
    );
\int_ClipMax[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_ClipMax[7]_i_1_n_5\
    );
\int_ClipMax[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax\(7),
      O => int_ClipMax0(7)
    );
\int_ClipMax_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(0),
      O => int_ClipMax_20(0)
    );
\int_ClipMax_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(1),
      O => int_ClipMax_20(1)
    );
\int_ClipMax_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(2),
      O => int_ClipMax_20(2)
    );
\int_ClipMax_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(3),
      O => int_ClipMax_20(3)
    );
\int_ClipMax_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(4),
      O => int_ClipMax_20(4)
    );
\int_ClipMax_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(5),
      O => int_ClipMax_20(5)
    );
\int_ClipMax_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(6),
      O => int_ClipMax_20(6)
    );
\int_ClipMax_2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_width[15]_i_3_n_5\,
      I2 => int_ap_start_i_2_n_5,
      I3 => \waddr_reg_n_5_[8]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_ClipMax_2[7]_i_1_n_5\
    );
\int_ClipMax_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^clipmax_2\(7),
      O => int_ClipMax_20(7)
    );
\int_ClipMax_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(0),
      Q => \^clipmax_2\(0),
      R => \^ss\(0)
    );
\int_ClipMax_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(1),
      Q => \^clipmax_2\(1),
      R => \^ss\(0)
    );
\int_ClipMax_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(2),
      Q => \^clipmax_2\(2),
      R => \^ss\(0)
    );
\int_ClipMax_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(3),
      Q => \^clipmax_2\(3),
      R => \^ss\(0)
    );
\int_ClipMax_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(4),
      Q => \^clipmax_2\(4),
      R => \^ss\(0)
    );
\int_ClipMax_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(5),
      Q => \^clipmax_2\(5),
      R => \^ss\(0)
    );
\int_ClipMax_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(6),
      Q => \^clipmax_2\(6),
      R => \^ss\(0)
    );
\int_ClipMax_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(7),
      Q => \^clipmax_2\(7),
      R => \^ss\(0)
    );
\int_ClipMax_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(0),
      Q => \^clipmax\(0),
      R => \^ss\(0)
    );
\int_ClipMax_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(1),
      Q => \^clipmax\(1),
      R => \^ss\(0)
    );
\int_ClipMax_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(2),
      Q => \^clipmax\(2),
      R => \^ss\(0)
    );
\int_ClipMax_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(3),
      Q => \^clipmax\(3),
      R => \^ss\(0)
    );
\int_ClipMax_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(4),
      Q => \^clipmax\(4),
      R => \^ss\(0)
    );
\int_ClipMax_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(5),
      Q => \^clipmax\(5),
      R => \^ss\(0)
    );
\int_ClipMax_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(6),
      Q => \^clipmax\(6),
      R => \^ss\(0)
    );
\int_ClipMax_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(7),
      Q => \^clipmax\(7),
      R => \^ss\(0)
    );
\int_ColEnd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(0),
      O => int_ColEnd0(0)
    );
\int_ColEnd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(10),
      O => int_ColEnd0(10)
    );
\int_ColEnd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(11),
      O => int_ColEnd0(11)
    );
\int_ColEnd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(12),
      O => int_ColEnd0(12)
    );
\int_ColEnd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(13),
      O => int_ColEnd0(13)
    );
\int_ColEnd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(14),
      O => int_ColEnd0(14)
    );
\int_ColEnd[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_ColStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_ColEnd[15]_i_1_n_5\
    );
\int_ColEnd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(15),
      O => int_ColEnd0(15)
    );
\int_ColEnd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(1),
      O => int_ColEnd0(1)
    );
\int_ColEnd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(2),
      O => int_ColEnd0(2)
    );
\int_ColEnd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(3),
      O => int_ColEnd0(3)
    );
\int_ColEnd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(4),
      O => int_ColEnd0(4)
    );
\int_ColEnd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(5),
      O => int_ColEnd0(5)
    );
\int_ColEnd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(6),
      O => int_ColEnd0(6)
    );
\int_ColEnd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(7),
      O => int_ColEnd0(7)
    );
\int_ColEnd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(8),
      O => int_ColEnd0(8)
    );
\int_ColEnd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(9),
      O => int_ColEnd0(9)
    );
\int_ColEnd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(0),
      Q => \^colend\(0),
      R => \^ss\(0)
    );
\int_ColEnd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(10),
      Q => \^colend\(10),
      R => \^ss\(0)
    );
\int_ColEnd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(11),
      Q => \^colend\(11),
      R => \^ss\(0)
    );
\int_ColEnd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(12),
      Q => \^colend\(12),
      R => \^ss\(0)
    );
\int_ColEnd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(13),
      Q => \^colend\(13),
      R => \^ss\(0)
    );
\int_ColEnd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(14),
      Q => \^colend\(14),
      R => \^ss\(0)
    );
\int_ColEnd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(15),
      Q => \^colend\(15),
      R => \^ss\(0)
    );
\int_ColEnd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(1),
      Q => \^colend\(1),
      R => \^ss\(0)
    );
\int_ColEnd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(2),
      Q => \^colend\(2),
      R => \^ss\(0)
    );
\int_ColEnd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(3),
      Q => \^colend\(3),
      R => \^ss\(0)
    );
\int_ColEnd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(4),
      Q => \^colend\(4),
      R => \^ss\(0)
    );
\int_ColEnd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(5),
      Q => \^colend\(5),
      R => \^ss\(0)
    );
\int_ColEnd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(6),
      Q => \^colend\(6),
      R => \^ss\(0)
    );
\int_ColEnd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(7),
      Q => \^colend\(7),
      R => \^ss\(0)
    );
\int_ColEnd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(8),
      Q => \^colend\(8),
      R => \^ss\(0)
    );
\int_ColEnd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(9),
      Q => \^colend\(9),
      R => \^ss\(0)
    );
\int_ColStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(0),
      O => int_ColStart0(0)
    );
\int_ColStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(10),
      O => int_ColStart0(10)
    );
\int_ColStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(11),
      O => int_ColStart0(11)
    );
\int_ColStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(12),
      O => int_ColStart0(12)
    );
\int_ColStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(13),
      O => int_ColStart0(13)
    );
\int_ColStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(14),
      O => int_ColStart0(14)
    );
\int_ColStart[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_ColStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_ColStart[15]_i_1_n_5\
    );
\int_ColStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(15),
      O => int_ColStart0(15)
    );
\int_ColStart[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => int_ap_start_i_2_n_5,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[8]\,
      O => \int_ColStart[15]_i_3_n_5\
    );
\int_ColStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(1),
      O => int_ColStart0(1)
    );
\int_ColStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(2),
      O => int_ColStart0(2)
    );
\int_ColStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(3),
      O => int_ColStart0(3)
    );
\int_ColStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(4),
      O => int_ColStart0(4)
    );
\int_ColStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(5),
      O => int_ColStart0(5)
    );
\int_ColStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(6),
      O => int_ColStart0(6)
    );
\int_ColStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(7),
      O => int_ColStart0(7)
    );
\int_ColStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(8),
      O => int_ColStart0(8)
    );
\int_ColStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(9),
      O => int_ColStart0(9)
    );
\int_ColStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(0),
      Q => \^colstart\(0),
      R => \^ss\(0)
    );
\int_ColStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(10),
      Q => \^colstart\(10),
      R => \^ss\(0)
    );
\int_ColStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(11),
      Q => \^colstart\(11),
      R => \^ss\(0)
    );
\int_ColStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(12),
      Q => \^colstart\(12),
      R => \^ss\(0)
    );
\int_ColStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(13),
      Q => \^colstart\(13),
      R => \^ss\(0)
    );
\int_ColStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(14),
      Q => \^colstart\(14),
      R => \^ss\(0)
    );
\int_ColStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(15),
      Q => \^colstart\(15),
      R => \^ss\(0)
    );
\int_ColStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(1),
      Q => \^colstart\(1),
      R => \^ss\(0)
    );
\int_ColStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(2),
      Q => \^colstart\(2),
      R => \^ss\(0)
    );
\int_ColStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(3),
      Q => \^colstart\(3),
      R => \^ss\(0)
    );
\int_ColStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(4),
      Q => \^colstart\(4),
      R => \^ss\(0)
    );
\int_ColStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(5),
      Q => \^colstart\(5),
      R => \^ss\(0)
    );
\int_ColStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(6),
      Q => \^colstart\(6),
      R => \^ss\(0)
    );
\int_ColStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(7),
      Q => \^colstart\(7),
      R => \^ss\(0)
    );
\int_ColStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(8),
      Q => \^colstart\(8),
      R => \^ss\(0)
    );
\int_ColStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(9),
      Q => \^colstart\(9),
      R => \^ss\(0)
    );
\int_GOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(0),
      O => int_GOffset0(0)
    );
\int_GOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(1),
      O => int_GOffset0(1)
    );
\int_GOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(2),
      O => int_GOffset0(2)
    );
\int_GOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(3),
      O => int_GOffset0(3)
    );
\int_GOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(4),
      O => int_GOffset0(4)
    );
\int_GOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(5),
      O => int_GOffset0(5)
    );
\int_GOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(6),
      O => int_GOffset0(6)
    );
\int_GOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset\(7),
      O => int_GOffset0(7)
    );
\int_GOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(8),
      O => int_GOffset0(8)
    );
\int_GOffset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_GOffset[9]_i_1_n_5\
    );
\int_GOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset\(9),
      O => int_GOffset0(9)
    );
\int_GOffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(0),
      O => int_GOffset_20(0)
    );
\int_GOffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(1),
      O => int_GOffset_20(1)
    );
\int_GOffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(2),
      O => int_GOffset_20(2)
    );
\int_GOffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(3),
      O => int_GOffset_20(3)
    );
\int_GOffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(4),
      O => int_GOffset_20(4)
    );
\int_GOffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(5),
      O => int_GOffset_20(5)
    );
\int_GOffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(6),
      O => int_GOffset_20(6)
    );
\int_GOffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^goffset_2\(7),
      O => int_GOffset_20(7)
    );
\int_GOffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(8),
      O => int_GOffset_20(8)
    );
\int_GOffset_2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => int_ap_start_i_2_n_5,
      I3 => \waddr_reg_n_5_[8]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_GOffset_2[9]_i_1_n_5\
    );
\int_GOffset_2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^goffset_2\(9),
      O => int_GOffset_20(9)
    );
\int_GOffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(0),
      Q => \^goffset_2\(0),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(1),
      Q => \^goffset_2\(1),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(2),
      Q => \^goffset_2\(2),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(3),
      Q => \^goffset_2\(3),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(4),
      Q => \^goffset_2\(4),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(5),
      Q => \^goffset_2\(5),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(6),
      Q => \^goffset_2\(6),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(7),
      Q => \^goffset_2\(7),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(8),
      Q => \^goffset_2\(8),
      R => \^ss\(0)
    );
\int_GOffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(9),
      Q => \^goffset_2\(9),
      R => \^ss\(0)
    );
\int_GOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(0),
      Q => \^goffset\(0),
      R => \^ss\(0)
    );
\int_GOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(1),
      Q => \^goffset\(1),
      R => \^ss\(0)
    );
\int_GOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(2),
      Q => \^goffset\(2),
      R => \^ss\(0)
    );
\int_GOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(3),
      Q => \^goffset\(3),
      R => \^ss\(0)
    );
\int_GOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(4),
      Q => \^goffset\(4),
      R => \^ss\(0)
    );
\int_GOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(5),
      Q => \^goffset\(5),
      R => \^ss\(0)
    );
\int_GOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(6),
      Q => \^goffset\(6),
      R => \^ss\(0)
    );
\int_GOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(7),
      Q => \^goffset\(7),
      R => \^ss\(0)
    );
\int_GOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(8),
      Q => \^goffset\(8),
      R => \^ss\(0)
    );
\int_GOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(9),
      Q => \^goffset\(9),
      R => \^ss\(0)
    );
\int_InVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(0),
      O => int_InVideoFormat0(0)
    );
\int_InVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(1),
      O => int_InVideoFormat0(1)
    );
\int_InVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(2),
      O => int_InVideoFormat0(2)
    );
\int_InVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(3),
      O => int_InVideoFormat0(3)
    );
\int_InVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(4),
      O => int_InVideoFormat0(4)
    );
\int_InVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(5),
      O => int_InVideoFormat0(5)
    );
\int_InVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(6),
      O => int_InVideoFormat0(6)
    );
\int_InVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => int_ap_start_i_2_n_5,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[8]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_InVideoFormat[7]_i_1_n_5\
    );
\int_InVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(7),
      O => int_InVideoFormat0(7)
    );
\int_InVideoFormat[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      O => \int_InVideoFormat[7]_i_3_n_5\
    );
\int_InVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(0),
      Q => \^invideoformat\(0),
      R => \^ss\(0)
    );
\int_InVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(1),
      Q => \^invideoformat\(1),
      R => \^ss\(0)
    );
\int_InVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(2),
      Q => \^invideoformat\(2),
      R => \^ss\(0)
    );
\int_InVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(3),
      Q => \^invideoformat\(3),
      R => \^ss\(0)
    );
\int_InVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(4),
      Q => \^invideoformat\(4),
      R => \^ss\(0)
    );
\int_InVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(5),
      Q => \^invideoformat\(5),
      R => \^ss\(0)
    );
\int_InVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(6),
      Q => \^invideoformat\(6),
      R => \^ss\(0)
    );
\int_InVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(7),
      Q => \^invideoformat\(7),
      R => \^ss\(0)
    );
\int_K11[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(0),
      O => int_K110(0)
    );
\int_K11[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(10),
      O => int_K110(10)
    );
\int_K11[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(11),
      O => int_K110(11)
    );
\int_K11[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(12),
      O => int_K110(12)
    );
\int_K11[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(13),
      O => int_K110(13)
    );
\int_K11[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(14),
      O => int_K110(14)
    );
\int_K11[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K11[15]_i_1_n_5\
    );
\int_K11[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(15),
      O => int_K110(15)
    );
\int_K11[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(1),
      O => int_K110(1)
    );
\int_K11[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(2),
      O => int_K110(2)
    );
\int_K11[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(3),
      O => int_K110(3)
    );
\int_K11[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(4),
      O => int_K110(4)
    );
\int_K11[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(5),
      O => int_K110(5)
    );
\int_K11[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(6),
      O => int_K110(6)
    );
\int_K11[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(7),
      O => int_K110(7)
    );
\int_K11[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(8),
      O => int_K110(8)
    );
\int_K11[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(9),
      O => int_K110(9)
    );
\int_K11_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(0),
      O => int_K11_20(0)
    );
\int_K11_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(10),
      O => int_K11_20(10)
    );
\int_K11_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(11),
      O => int_K11_20(11)
    );
\int_K11_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(12),
      O => int_K11_20(12)
    );
\int_K11_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(13),
      O => int_K11_20(13)
    );
\int_K11_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(14),
      O => int_K11_20(14)
    );
\int_K11_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11_2[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K11_2[15]_i_1_n_5\
    );
\int_K11_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(15),
      O => int_K11_20(15)
    );
\int_K11_2[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \waddr_reg_n_5_[7]\,
      I1 => \waddr_reg_n_5_[8]\,
      I2 => int_ap_start_i_2_n_5,
      I3 => \waddr_reg_n_5_[6]\,
      O => \int_K11_2[15]_i_3_n_5\
    );
\int_K11_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(1),
      O => int_K11_20(1)
    );
\int_K11_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(2),
      O => int_K11_20(2)
    );
\int_K11_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(3),
      O => int_K11_20(3)
    );
\int_K11_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(4),
      O => int_K11_20(4)
    );
\int_K11_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(5),
      O => int_K11_20(5)
    );
\int_K11_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(6),
      O => int_K11_20(6)
    );
\int_K11_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11_2\(7),
      O => int_K11_20(7)
    );
\int_K11_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(8),
      O => int_K11_20(8)
    );
\int_K11_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11_2\(9),
      O => int_K11_20(9)
    );
\int_K11_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(0),
      Q => \^k11_2\(0),
      R => \^ss\(0)
    );
\int_K11_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(10),
      Q => \^k11_2\(10),
      R => \^ss\(0)
    );
\int_K11_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(11),
      Q => \^k11_2\(11),
      R => \^ss\(0)
    );
\int_K11_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(12),
      Q => \^k11_2\(12),
      R => \^ss\(0)
    );
\int_K11_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(13),
      Q => \^k11_2\(13),
      R => \^ss\(0)
    );
\int_K11_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(14),
      Q => \^k11_2\(14),
      R => \^ss\(0)
    );
\int_K11_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(15),
      Q => \^k11_2\(15),
      R => \^ss\(0)
    );
\int_K11_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(1),
      Q => \^k11_2\(1),
      R => \^ss\(0)
    );
\int_K11_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(2),
      Q => \^k11_2\(2),
      R => \^ss\(0)
    );
\int_K11_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(3),
      Q => \^k11_2\(3),
      R => \^ss\(0)
    );
\int_K11_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(4),
      Q => \^k11_2\(4),
      R => \^ss\(0)
    );
\int_K11_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(5),
      Q => \^k11_2\(5),
      R => \^ss\(0)
    );
\int_K11_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(6),
      Q => \^k11_2\(6),
      R => \^ss\(0)
    );
\int_K11_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(7),
      Q => \^k11_2\(7),
      R => \^ss\(0)
    );
\int_K11_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(8),
      Q => \^k11_2\(8),
      R => \^ss\(0)
    );
\int_K11_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(9),
      Q => \^k11_2\(9),
      R => \^ss\(0)
    );
\int_K11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(0),
      Q => \^k11\(0),
      R => \^ss\(0)
    );
\int_K11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(10),
      Q => \^k11\(10),
      R => \^ss\(0)
    );
\int_K11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(11),
      Q => \^k11\(11),
      R => \^ss\(0)
    );
\int_K11_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(12),
      Q => \^k11\(12),
      R => \^ss\(0)
    );
\int_K11_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(13),
      Q => \^k11\(13),
      R => \^ss\(0)
    );
\int_K11_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(14),
      Q => \^k11\(14),
      R => \^ss\(0)
    );
\int_K11_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(15),
      Q => \^k11\(15),
      R => \^ss\(0)
    );
\int_K11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(1),
      Q => \^k11\(1),
      R => \^ss\(0)
    );
\int_K11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(2),
      Q => \^k11\(2),
      R => \^ss\(0)
    );
\int_K11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(3),
      Q => \^k11\(3),
      R => \^ss\(0)
    );
\int_K11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(4),
      Q => \^k11\(4),
      R => \^ss\(0)
    );
\int_K11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(5),
      Q => \^k11\(5),
      R => \^ss\(0)
    );
\int_K11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(6),
      Q => \^k11\(6),
      R => \^ss\(0)
    );
\int_K11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(7),
      Q => \^k11\(7),
      R => \^ss\(0)
    );
\int_K11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(8),
      Q => \^k11\(8),
      R => \^ss\(0)
    );
\int_K11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(9),
      Q => \^k11\(9),
      R => \^ss\(0)
    );
\int_K12[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(0),
      O => int_K120(0)
    );
\int_K12[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(10),
      O => int_K120(10)
    );
\int_K12[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(11),
      O => int_K120(11)
    );
\int_K12[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(12),
      O => int_K120(12)
    );
\int_K12[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(13),
      O => int_K120(13)
    );
\int_K12[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(14),
      O => int_K120(14)
    );
\int_K12[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K12[15]_i_1_n_5\
    );
\int_K12[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(15),
      O => int_K120(15)
    );
\int_K12[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(1),
      O => int_K120(1)
    );
\int_K12[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(2),
      O => int_K120(2)
    );
\int_K12[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(3),
      O => int_K120(3)
    );
\int_K12[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(4),
      O => int_K120(4)
    );
\int_K12[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(5),
      O => int_K120(5)
    );
\int_K12[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(6),
      O => int_K120(6)
    );
\int_K12[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(7),
      O => int_K120(7)
    );
\int_K12[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(8),
      O => int_K120(8)
    );
\int_K12[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(9),
      O => int_K120(9)
    );
\int_K12_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(0),
      O => int_K12_20(0)
    );
\int_K12_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(10),
      O => int_K12_20(10)
    );
\int_K12_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(11),
      O => int_K12_20(11)
    );
\int_K12_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(12),
      O => int_K12_20(12)
    );
\int_K12_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(13),
      O => int_K12_20(13)
    );
\int_K12_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(14),
      O => int_K12_20(14)
    );
\int_K12_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11_2[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K12_2[15]_i_1_n_5\
    );
\int_K12_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(15),
      O => int_K12_20(15)
    );
\int_K12_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(1),
      O => int_K12_20(1)
    );
\int_K12_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(2),
      O => int_K12_20(2)
    );
\int_K12_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(3),
      O => int_K12_20(3)
    );
\int_K12_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(4),
      O => int_K12_20(4)
    );
\int_K12_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(5),
      O => int_K12_20(5)
    );
\int_K12_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(6),
      O => int_K12_20(6)
    );
\int_K12_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12_2\(7),
      O => int_K12_20(7)
    );
\int_K12_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(8),
      O => int_K12_20(8)
    );
\int_K12_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12_2\(9),
      O => int_K12_20(9)
    );
\int_K12_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(0),
      Q => \^k12_2\(0),
      R => \^ss\(0)
    );
\int_K12_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(10),
      Q => \^k12_2\(10),
      R => \^ss\(0)
    );
\int_K12_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(11),
      Q => \^k12_2\(11),
      R => \^ss\(0)
    );
\int_K12_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(12),
      Q => \^k12_2\(12),
      R => \^ss\(0)
    );
\int_K12_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(13),
      Q => \^k12_2\(13),
      R => \^ss\(0)
    );
\int_K12_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(14),
      Q => \^k12_2\(14),
      R => \^ss\(0)
    );
\int_K12_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(15),
      Q => \^k12_2\(15),
      R => \^ss\(0)
    );
\int_K12_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(1),
      Q => \^k12_2\(1),
      R => \^ss\(0)
    );
\int_K12_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(2),
      Q => \^k12_2\(2),
      R => \^ss\(0)
    );
\int_K12_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(3),
      Q => \^k12_2\(3),
      R => \^ss\(0)
    );
\int_K12_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(4),
      Q => \^k12_2\(4),
      R => \^ss\(0)
    );
\int_K12_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(5),
      Q => \^k12_2\(5),
      R => \^ss\(0)
    );
\int_K12_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(6),
      Q => \^k12_2\(6),
      R => \^ss\(0)
    );
\int_K12_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(7),
      Q => \^k12_2\(7),
      R => \^ss\(0)
    );
\int_K12_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(8),
      Q => \^k12_2\(8),
      R => \^ss\(0)
    );
\int_K12_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(9),
      Q => \^k12_2\(9),
      R => \^ss\(0)
    );
\int_K12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(0),
      Q => \^k12\(0),
      R => \^ss\(0)
    );
\int_K12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(10),
      Q => \^k12\(10),
      R => \^ss\(0)
    );
\int_K12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(11),
      Q => \^k12\(11),
      R => \^ss\(0)
    );
\int_K12_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(12),
      Q => \^k12\(12),
      R => \^ss\(0)
    );
\int_K12_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(13),
      Q => \^k12\(13),
      R => \^ss\(0)
    );
\int_K12_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(14),
      Q => \^k12\(14),
      R => \^ss\(0)
    );
\int_K12_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(15),
      Q => \^k12\(15),
      R => \^ss\(0)
    );
\int_K12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(1),
      Q => \^k12\(1),
      R => \^ss\(0)
    );
\int_K12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(2),
      Q => \^k12\(2),
      R => \^ss\(0)
    );
\int_K12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(3),
      Q => \^k12\(3),
      R => \^ss\(0)
    );
\int_K12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(4),
      Q => \^k12\(4),
      R => \^ss\(0)
    );
\int_K12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(5),
      Q => \^k12\(5),
      R => \^ss\(0)
    );
\int_K12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(6),
      Q => \^k12\(6),
      R => \^ss\(0)
    );
\int_K12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(7),
      Q => \^k12\(7),
      R => \^ss\(0)
    );
\int_K12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(8),
      Q => \^k12\(8),
      R => \^ss\(0)
    );
\int_K12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(9),
      Q => \^k12\(9),
      R => \^ss\(0)
    );
\int_K13[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(0),
      O => int_K130(0)
    );
\int_K13[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(10),
      O => int_K130(10)
    );
\int_K13[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(11),
      O => int_K130(11)
    );
\int_K13[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(12),
      O => int_K130(12)
    );
\int_K13[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(13),
      O => int_K130(13)
    );
\int_K13[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(14),
      O => int_K130(14)
    );
\int_K13[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_K13[15]_i_1_n_5\
    );
\int_K13[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(15),
      O => int_K130(15)
    );
\int_K13[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(1),
      O => int_K130(1)
    );
\int_K13[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(2),
      O => int_K130(2)
    );
\int_K13[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(3),
      O => int_K130(3)
    );
\int_K13[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(4),
      O => int_K130(4)
    );
\int_K13[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(5),
      O => int_K130(5)
    );
\int_K13[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(6),
      O => int_K130(6)
    );
\int_K13[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(7),
      O => int_K130(7)
    );
\int_K13[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(8),
      O => int_K130(8)
    );
\int_K13[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(9),
      O => int_K130(9)
    );
\int_K13_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(0),
      O => int_K13_20(0)
    );
\int_K13_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(10),
      O => int_K13_20(10)
    );
\int_K13_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(11),
      O => int_K13_20(11)
    );
\int_K13_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(12),
      O => int_K13_20(12)
    );
\int_K13_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(13),
      O => int_K13_20(13)
    );
\int_K13_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(14),
      O => int_K13_20(14)
    );
\int_K13_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11_2[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K13_2[15]_i_1_n_5\
    );
\int_K13_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(15),
      O => int_K13_20(15)
    );
\int_K13_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(1),
      O => int_K13_20(1)
    );
\int_K13_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(2),
      O => int_K13_20(2)
    );
\int_K13_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(3),
      O => int_K13_20(3)
    );
\int_K13_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(4),
      O => int_K13_20(4)
    );
\int_K13_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(5),
      O => int_K13_20(5)
    );
\int_K13_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(6),
      O => int_K13_20(6)
    );
\int_K13_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13_2\(7),
      O => int_K13_20(7)
    );
\int_K13_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(8),
      O => int_K13_20(8)
    );
\int_K13_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13_2\(9),
      O => int_K13_20(9)
    );
\int_K13_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(0),
      Q => \^k13_2\(0),
      R => \^ss\(0)
    );
\int_K13_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(10),
      Q => \^k13_2\(10),
      R => \^ss\(0)
    );
\int_K13_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(11),
      Q => \^k13_2\(11),
      R => \^ss\(0)
    );
\int_K13_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(12),
      Q => \^k13_2\(12),
      R => \^ss\(0)
    );
\int_K13_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(13),
      Q => \^k13_2\(13),
      R => \^ss\(0)
    );
\int_K13_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(14),
      Q => \^k13_2\(14),
      R => \^ss\(0)
    );
\int_K13_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(15),
      Q => \^k13_2\(15),
      R => \^ss\(0)
    );
\int_K13_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(1),
      Q => \^k13_2\(1),
      R => \^ss\(0)
    );
\int_K13_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(2),
      Q => \^k13_2\(2),
      R => \^ss\(0)
    );
\int_K13_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(3),
      Q => \^k13_2\(3),
      R => \^ss\(0)
    );
\int_K13_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(4),
      Q => \^k13_2\(4),
      R => \^ss\(0)
    );
\int_K13_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(5),
      Q => \^k13_2\(5),
      R => \^ss\(0)
    );
\int_K13_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(6),
      Q => \^k13_2\(6),
      R => \^ss\(0)
    );
\int_K13_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(7),
      Q => \^k13_2\(7),
      R => \^ss\(0)
    );
\int_K13_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(8),
      Q => \^k13_2\(8),
      R => \^ss\(0)
    );
\int_K13_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(9),
      Q => \^k13_2\(9),
      R => \^ss\(0)
    );
\int_K13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(0),
      Q => \^k13\(0),
      R => \^ss\(0)
    );
\int_K13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(10),
      Q => \^k13\(10),
      R => \^ss\(0)
    );
\int_K13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(11),
      Q => \^k13\(11),
      R => \^ss\(0)
    );
\int_K13_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(12),
      Q => \^k13\(12),
      R => \^ss\(0)
    );
\int_K13_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(13),
      Q => \^k13\(13),
      R => \^ss\(0)
    );
\int_K13_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(14),
      Q => \^k13\(14),
      R => \^ss\(0)
    );
\int_K13_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(15),
      Q => \^k13\(15),
      R => \^ss\(0)
    );
\int_K13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(1),
      Q => \^k13\(1),
      R => \^ss\(0)
    );
\int_K13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(2),
      Q => \^k13\(2),
      R => \^ss\(0)
    );
\int_K13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(3),
      Q => \^k13\(3),
      R => \^ss\(0)
    );
\int_K13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(4),
      Q => \^k13\(4),
      R => \^ss\(0)
    );
\int_K13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(5),
      Q => \^k13\(5),
      R => \^ss\(0)
    );
\int_K13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(6),
      Q => \^k13\(6),
      R => \^ss\(0)
    );
\int_K13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(7),
      Q => \^k13\(7),
      R => \^ss\(0)
    );
\int_K13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(8),
      Q => \^k13\(8),
      R => \^ss\(0)
    );
\int_K13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(9),
      Q => \^k13\(9),
      R => \^ss\(0)
    );
\int_K21[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(0),
      O => int_K210(0)
    );
\int_K21[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(10),
      O => int_K210(10)
    );
\int_K21[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(11),
      O => int_K210(11)
    );
\int_K21[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(12),
      O => int_K210(12)
    );
\int_K21[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(13),
      O => int_K210(13)
    );
\int_K21[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(14),
      O => int_K210(14)
    );
\int_K21[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_K21[15]_i_1_n_5\
    );
\int_K21[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(15),
      O => int_K210(15)
    );
\int_K21[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(1),
      O => int_K210(1)
    );
\int_K21[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(2),
      O => int_K210(2)
    );
\int_K21[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(3),
      O => int_K210(3)
    );
\int_K21[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(4),
      O => int_K210(4)
    );
\int_K21[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(5),
      O => int_K210(5)
    );
\int_K21[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(6),
      O => int_K210(6)
    );
\int_K21[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(7),
      O => int_K210(7)
    );
\int_K21[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(8),
      O => int_K210(8)
    );
\int_K21[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(9),
      O => int_K210(9)
    );
\int_K21_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(0),
      O => int_K21_20(0)
    );
\int_K21_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(10),
      O => int_K21_20(10)
    );
\int_K21_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(11),
      O => int_K21_20(11)
    );
\int_K21_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(12),
      O => int_K21_20(12)
    );
\int_K21_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(13),
      O => int_K21_20(13)
    );
\int_K21_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(14),
      O => int_K21_20(14)
    );
\int_K21_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11_2[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K21_2[15]_i_1_n_5\
    );
\int_K21_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(15),
      O => int_K21_20(15)
    );
\int_K21_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(1),
      O => int_K21_20(1)
    );
\int_K21_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(2),
      O => int_K21_20(2)
    );
\int_K21_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(3),
      O => int_K21_20(3)
    );
\int_K21_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(4),
      O => int_K21_20(4)
    );
\int_K21_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(5),
      O => int_K21_20(5)
    );
\int_K21_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(6),
      O => int_K21_20(6)
    );
\int_K21_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21_2\(7),
      O => int_K21_20(7)
    );
\int_K21_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(8),
      O => int_K21_20(8)
    );
\int_K21_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21_2\(9),
      O => int_K21_20(9)
    );
\int_K21_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(0),
      Q => \^k21_2\(0),
      R => \^ss\(0)
    );
\int_K21_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(10),
      Q => \^k21_2\(10),
      R => \^ss\(0)
    );
\int_K21_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(11),
      Q => \^k21_2\(11),
      R => \^ss\(0)
    );
\int_K21_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(12),
      Q => \^k21_2\(12),
      R => \^ss\(0)
    );
\int_K21_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(13),
      Q => \^k21_2\(13),
      R => \^ss\(0)
    );
\int_K21_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(14),
      Q => \^k21_2\(14),
      R => \^ss\(0)
    );
\int_K21_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(15),
      Q => \^k21_2\(15),
      R => \^ss\(0)
    );
\int_K21_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(1),
      Q => \^k21_2\(1),
      R => \^ss\(0)
    );
\int_K21_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(2),
      Q => \^k21_2\(2),
      R => \^ss\(0)
    );
\int_K21_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(3),
      Q => \^k21_2\(3),
      R => \^ss\(0)
    );
\int_K21_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(4),
      Q => \^k21_2\(4),
      R => \^ss\(0)
    );
\int_K21_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(5),
      Q => \^k21_2\(5),
      R => \^ss\(0)
    );
\int_K21_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(6),
      Q => \^k21_2\(6),
      R => \^ss\(0)
    );
\int_K21_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(7),
      Q => \^k21_2\(7),
      R => \^ss\(0)
    );
\int_K21_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(8),
      Q => \^k21_2\(8),
      R => \^ss\(0)
    );
\int_K21_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(9),
      Q => \^k21_2\(9),
      R => \^ss\(0)
    );
\int_K21_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(0),
      Q => \^k21\(0),
      R => \^ss\(0)
    );
\int_K21_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(10),
      Q => \^k21\(10),
      R => \^ss\(0)
    );
\int_K21_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(11),
      Q => \^k21\(11),
      R => \^ss\(0)
    );
\int_K21_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(12),
      Q => \^k21\(12),
      R => \^ss\(0)
    );
\int_K21_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(13),
      Q => \^k21\(13),
      R => \^ss\(0)
    );
\int_K21_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(14),
      Q => \^k21\(14),
      R => \^ss\(0)
    );
\int_K21_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(15),
      Q => \^k21\(15),
      R => \^ss\(0)
    );
\int_K21_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(1),
      Q => \^k21\(1),
      R => \^ss\(0)
    );
\int_K21_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(2),
      Q => \^k21\(2),
      R => \^ss\(0)
    );
\int_K21_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(3),
      Q => \^k21\(3),
      R => \^ss\(0)
    );
\int_K21_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(4),
      Q => \^k21\(4),
      R => \^ss\(0)
    );
\int_K21_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(5),
      Q => \^k21\(5),
      R => \^ss\(0)
    );
\int_K21_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(6),
      Q => \^k21\(6),
      R => \^ss\(0)
    );
\int_K21_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(7),
      Q => \^k21\(7),
      R => \^ss\(0)
    );
\int_K21_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(8),
      Q => \^k21\(8),
      R => \^ss\(0)
    );
\int_K21_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(9),
      Q => \^k21\(9),
      R => \^ss\(0)
    );
\int_K22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(0),
      O => int_K220(0)
    );
\int_K22[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(10),
      O => int_K220(10)
    );
\int_K22[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(11),
      O => int_K220(11)
    );
\int_K22[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(12),
      O => int_K220(12)
    );
\int_K22[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(13),
      O => int_K220(13)
    );
\int_K22[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(14),
      O => int_K220(14)
    );
\int_K22[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K22[15]_i_1_n_5\
    );
\int_K22[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(15),
      O => int_K220(15)
    );
\int_K22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(1),
      O => int_K220(1)
    );
\int_K22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(2),
      O => int_K220(2)
    );
\int_K22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(3),
      O => int_K220(3)
    );
\int_K22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(4),
      O => int_K220(4)
    );
\int_K22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(5),
      O => int_K220(5)
    );
\int_K22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(6),
      O => int_K220(6)
    );
\int_K22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(7),
      O => int_K220(7)
    );
\int_K22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(8),
      O => int_K220(8)
    );
\int_K22[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(9),
      O => int_K220(9)
    );
\int_K22_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(0),
      O => int_K22_20(0)
    );
\int_K22_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(10),
      O => int_K22_20(10)
    );
\int_K22_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(11),
      O => int_K22_20(11)
    );
\int_K22_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(12),
      O => int_K22_20(12)
    );
\int_K22_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(13),
      O => int_K22_20(13)
    );
\int_K22_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(14),
      O => int_K22_20(14)
    );
\int_K22_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11_2[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_K22_2[15]_i_1_n_5\
    );
\int_K22_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(15),
      O => int_K22_20(15)
    );
\int_K22_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(1),
      O => int_K22_20(1)
    );
\int_K22_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(2),
      O => int_K22_20(2)
    );
\int_K22_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(3),
      O => int_K22_20(3)
    );
\int_K22_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(4),
      O => int_K22_20(4)
    );
\int_K22_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(5),
      O => int_K22_20(5)
    );
\int_K22_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(6),
      O => int_K22_20(6)
    );
\int_K22_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22_2\(7),
      O => int_K22_20(7)
    );
\int_K22_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(8),
      O => int_K22_20(8)
    );
\int_K22_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22_2\(9),
      O => int_K22_20(9)
    );
\int_K22_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(0),
      Q => \^k22_2\(0),
      R => \^ss\(0)
    );
\int_K22_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(10),
      Q => \^k22_2\(10),
      R => \^ss\(0)
    );
\int_K22_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(11),
      Q => \^k22_2\(11),
      R => \^ss\(0)
    );
\int_K22_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(12),
      Q => \^k22_2\(12),
      R => \^ss\(0)
    );
\int_K22_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(13),
      Q => \^k22_2\(13),
      R => \^ss\(0)
    );
\int_K22_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(14),
      Q => \^k22_2\(14),
      R => \^ss\(0)
    );
\int_K22_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(15),
      Q => \^k22_2\(15),
      R => \^ss\(0)
    );
\int_K22_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(1),
      Q => \^k22_2\(1),
      R => \^ss\(0)
    );
\int_K22_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(2),
      Q => \^k22_2\(2),
      R => \^ss\(0)
    );
\int_K22_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(3),
      Q => \^k22_2\(3),
      R => \^ss\(0)
    );
\int_K22_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(4),
      Q => \^k22_2\(4),
      R => \^ss\(0)
    );
\int_K22_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(5),
      Q => \^k22_2\(5),
      R => \^ss\(0)
    );
\int_K22_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(6),
      Q => \^k22_2\(6),
      R => \^ss\(0)
    );
\int_K22_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(7),
      Q => \^k22_2\(7),
      R => \^ss\(0)
    );
\int_K22_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(8),
      Q => \^k22_2\(8),
      R => \^ss\(0)
    );
\int_K22_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(9),
      Q => \^k22_2\(9),
      R => \^ss\(0)
    );
\int_K22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(0),
      Q => \^k22\(0),
      R => \^ss\(0)
    );
\int_K22_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(10),
      Q => \^k22\(10),
      R => \^ss\(0)
    );
\int_K22_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(11),
      Q => \^k22\(11),
      R => \^ss\(0)
    );
\int_K22_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(12),
      Q => \^k22\(12),
      R => \^ss\(0)
    );
\int_K22_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(13),
      Q => \^k22\(13),
      R => \^ss\(0)
    );
\int_K22_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(14),
      Q => \^k22\(14),
      R => \^ss\(0)
    );
\int_K22_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(15),
      Q => \^k22\(15),
      R => \^ss\(0)
    );
\int_K22_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(1),
      Q => \^k22\(1),
      R => \^ss\(0)
    );
\int_K22_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(2),
      Q => \^k22\(2),
      R => \^ss\(0)
    );
\int_K22_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(3),
      Q => \^k22\(3),
      R => \^ss\(0)
    );
\int_K22_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(4),
      Q => \^k22\(4),
      R => \^ss\(0)
    );
\int_K22_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(5),
      Q => \^k22\(5),
      R => \^ss\(0)
    );
\int_K22_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(6),
      Q => \^k22\(6),
      R => \^ss\(0)
    );
\int_K22_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(7),
      Q => \^k22\(7),
      R => \^ss\(0)
    );
\int_K22_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(8),
      Q => \^k22\(8),
      R => \^ss\(0)
    );
\int_K22_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(9),
      Q => \^k22\(9),
      R => \^ss\(0)
    );
\int_K23[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(0),
      O => int_K230(0)
    );
\int_K23[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(10),
      O => int_K230(10)
    );
\int_K23[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(11),
      O => int_K230(11)
    );
\int_K23[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(12),
      O => int_K230(12)
    );
\int_K23[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(13),
      O => int_K230(13)
    );
\int_K23[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(14),
      O => int_K230(14)
    );
\int_K23[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K23[15]_i_1_n_5\
    );
\int_K23[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(15),
      O => int_K230(15)
    );
\int_K23[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(1),
      O => int_K230(1)
    );
\int_K23[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(2),
      O => int_K230(2)
    );
\int_K23[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(3),
      O => int_K230(3)
    );
\int_K23[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(4),
      O => int_K230(4)
    );
\int_K23[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(5),
      O => int_K230(5)
    );
\int_K23[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(6),
      O => int_K230(6)
    );
\int_K23[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(7),
      O => int_K230(7)
    );
\int_K23[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(8),
      O => int_K230(8)
    );
\int_K23[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(9),
      O => int_K230(9)
    );
\int_K23_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(0),
      O => int_K23_20(0)
    );
\int_K23_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(10),
      O => int_K23_20(10)
    );
\int_K23_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(11),
      O => int_K23_20(11)
    );
\int_K23_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(12),
      O => int_K23_20(12)
    );
\int_K23_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(13),
      O => int_K23_20(13)
    );
\int_K23_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(14),
      O => int_K23_20(14)
    );
\int_K23_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K11_2[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      O => \int_K23_2[15]_i_1_n_5\
    );
\int_K23_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(15),
      O => int_K23_20(15)
    );
\int_K23_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(1),
      O => int_K23_20(1)
    );
\int_K23_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(2),
      O => int_K23_20(2)
    );
\int_K23_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(3),
      O => int_K23_20(3)
    );
\int_K23_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(4),
      O => int_K23_20(4)
    );
\int_K23_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(5),
      O => int_K23_20(5)
    );
\int_K23_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(6),
      O => int_K23_20(6)
    );
\int_K23_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23_2\(7),
      O => int_K23_20(7)
    );
\int_K23_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(8),
      O => int_K23_20(8)
    );
\int_K23_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23_2\(9),
      O => int_K23_20(9)
    );
\int_K23_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(0),
      Q => \^k23_2\(0),
      R => \^ss\(0)
    );
\int_K23_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(10),
      Q => \^k23_2\(10),
      R => \^ss\(0)
    );
\int_K23_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(11),
      Q => \^k23_2\(11),
      R => \^ss\(0)
    );
\int_K23_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(12),
      Q => \^k23_2\(12),
      R => \^ss\(0)
    );
\int_K23_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(13),
      Q => \^k23_2\(13),
      R => \^ss\(0)
    );
\int_K23_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(14),
      Q => \^k23_2\(14),
      R => \^ss\(0)
    );
\int_K23_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(15),
      Q => \^k23_2\(15),
      R => \^ss\(0)
    );
\int_K23_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(1),
      Q => \^k23_2\(1),
      R => \^ss\(0)
    );
\int_K23_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(2),
      Q => \^k23_2\(2),
      R => \^ss\(0)
    );
\int_K23_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(3),
      Q => \^k23_2\(3),
      R => \^ss\(0)
    );
\int_K23_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(4),
      Q => \^k23_2\(4),
      R => \^ss\(0)
    );
\int_K23_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(5),
      Q => \^k23_2\(5),
      R => \^ss\(0)
    );
\int_K23_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(6),
      Q => \^k23_2\(6),
      R => \^ss\(0)
    );
\int_K23_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(7),
      Q => \^k23_2\(7),
      R => \^ss\(0)
    );
\int_K23_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(8),
      Q => \^k23_2\(8),
      R => \^ss\(0)
    );
\int_K23_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(9),
      Q => \^k23_2\(9),
      R => \^ss\(0)
    );
\int_K23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(0),
      Q => \^k23\(0),
      R => \^ss\(0)
    );
\int_K23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(10),
      Q => \^k23\(10),
      R => \^ss\(0)
    );
\int_K23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(11),
      Q => \^k23\(11),
      R => \^ss\(0)
    );
\int_K23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(12),
      Q => \^k23\(12),
      R => \^ss\(0)
    );
\int_K23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(13),
      Q => \^k23\(13),
      R => \^ss\(0)
    );
\int_K23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(14),
      Q => \^k23\(14),
      R => \^ss\(0)
    );
\int_K23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(15),
      Q => \^k23\(15),
      R => \^ss\(0)
    );
\int_K23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(1),
      Q => \^k23\(1),
      R => \^ss\(0)
    );
\int_K23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(2),
      Q => \^k23\(2),
      R => \^ss\(0)
    );
\int_K23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(3),
      Q => \^k23\(3),
      R => \^ss\(0)
    );
\int_K23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(4),
      Q => \^k23\(4),
      R => \^ss\(0)
    );
\int_K23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(5),
      Q => \^k23\(5),
      R => \^ss\(0)
    );
\int_K23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(6),
      Q => \^k23\(6),
      R => \^ss\(0)
    );
\int_K23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(7),
      Q => \^k23\(7),
      R => \^ss\(0)
    );
\int_K23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(8),
      Q => \^k23\(8),
      R => \^ss\(0)
    );
\int_K23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(9),
      Q => \^k23\(9),
      R => \^ss\(0)
    );
\int_K31[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(0),
      O => int_K310(0)
    );
\int_K31[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(10),
      O => int_K310(10)
    );
\int_K31[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(11),
      O => int_K310(11)
    );
\int_K31[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(12),
      O => int_K310(12)
    );
\int_K31[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(13),
      O => int_K310(13)
    );
\int_K31[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(14),
      O => int_K310(14)
    );
\int_K31[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K31[15]_i_1_n_5\
    );
\int_K31[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(15),
      O => int_K310(15)
    );
\int_K31[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \waddr_reg_n_5_[6]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => int_ap_start_i_2_n_5,
      O => \int_K31[15]_i_3_n_5\
    );
\int_K31[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(1),
      O => int_K310(1)
    );
\int_K31[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(2),
      O => int_K310(2)
    );
\int_K31[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(3),
      O => int_K310(3)
    );
\int_K31[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(4),
      O => int_K310(4)
    );
\int_K31[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(5),
      O => int_K310(5)
    );
\int_K31[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(6),
      O => int_K310(6)
    );
\int_K31[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(7),
      O => int_K310(7)
    );
\int_K31[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(8),
      O => int_K310(8)
    );
\int_K31[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(9),
      O => int_K310(9)
    );
\int_K31_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(0),
      O => int_K31_20(0)
    );
\int_K31_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(10),
      O => int_K31_20(10)
    );
\int_K31_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(11),
      O => int_K31_20(11)
    );
\int_K31_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(12),
      O => int_K31_20(12)
    );
\int_K31_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(13),
      O => int_K31_20(13)
    );
\int_K31_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(14),
      O => int_K31_20(14)
    );
\int_K31_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_K11_2[15]_i_3_n_5\,
      O => \int_K31_2[15]_i_1_n_5\
    );
\int_K31_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(15),
      O => int_K31_20(15)
    );
\int_K31_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(1),
      O => int_K31_20(1)
    );
\int_K31_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(2),
      O => int_K31_20(2)
    );
\int_K31_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(3),
      O => int_K31_20(3)
    );
\int_K31_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(4),
      O => int_K31_20(4)
    );
\int_K31_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(5),
      O => int_K31_20(5)
    );
\int_K31_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(6),
      O => int_K31_20(6)
    );
\int_K31_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31_2\(7),
      O => int_K31_20(7)
    );
\int_K31_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(8),
      O => int_K31_20(8)
    );
\int_K31_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31_2\(9),
      O => int_K31_20(9)
    );
\int_K31_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(0),
      Q => \^k31_2\(0),
      R => \^ss\(0)
    );
\int_K31_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(10),
      Q => \^k31_2\(10),
      R => \^ss\(0)
    );
\int_K31_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(11),
      Q => \^k31_2\(11),
      R => \^ss\(0)
    );
\int_K31_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(12),
      Q => \^k31_2\(12),
      R => \^ss\(0)
    );
\int_K31_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(13),
      Q => \^k31_2\(13),
      R => \^ss\(0)
    );
\int_K31_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(14),
      Q => \^k31_2\(14),
      R => \^ss\(0)
    );
\int_K31_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(15),
      Q => \^k31_2\(15),
      R => \^ss\(0)
    );
\int_K31_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(1),
      Q => \^k31_2\(1),
      R => \^ss\(0)
    );
\int_K31_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(2),
      Q => \^k31_2\(2),
      R => \^ss\(0)
    );
\int_K31_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(3),
      Q => \^k31_2\(3),
      R => \^ss\(0)
    );
\int_K31_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(4),
      Q => \^k31_2\(4),
      R => \^ss\(0)
    );
\int_K31_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(5),
      Q => \^k31_2\(5),
      R => \^ss\(0)
    );
\int_K31_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(6),
      Q => \^k31_2\(6),
      R => \^ss\(0)
    );
\int_K31_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(7),
      Q => \^k31_2\(7),
      R => \^ss\(0)
    );
\int_K31_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(8),
      Q => \^k31_2\(8),
      R => \^ss\(0)
    );
\int_K31_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(9),
      Q => \^k31_2\(9),
      R => \^ss\(0)
    );
\int_K31_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(0),
      Q => \^k31\(0),
      R => \^ss\(0)
    );
\int_K31_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(10),
      Q => \^k31\(10),
      R => \^ss\(0)
    );
\int_K31_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(11),
      Q => \^k31\(11),
      R => \^ss\(0)
    );
\int_K31_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(12),
      Q => \^k31\(12),
      R => \^ss\(0)
    );
\int_K31_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(13),
      Q => \^k31\(13),
      R => \^ss\(0)
    );
\int_K31_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(14),
      Q => \^k31\(14),
      R => \^ss\(0)
    );
\int_K31_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(15),
      Q => \^k31\(15),
      R => \^ss\(0)
    );
\int_K31_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(1),
      Q => \^k31\(1),
      R => \^ss\(0)
    );
\int_K31_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(2),
      Q => \^k31\(2),
      R => \^ss\(0)
    );
\int_K31_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(3),
      Q => \^k31\(3),
      R => \^ss\(0)
    );
\int_K31_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(4),
      Q => \^k31\(4),
      R => \^ss\(0)
    );
\int_K31_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(5),
      Q => \^k31\(5),
      R => \^ss\(0)
    );
\int_K31_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(6),
      Q => \^k31\(6),
      R => \^ss\(0)
    );
\int_K31_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(7),
      Q => \^k31\(7),
      R => \^ss\(0)
    );
\int_K31_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(8),
      Q => \^k31\(8),
      R => \^ss\(0)
    );
\int_K31_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(9),
      Q => \^k31\(9),
      R => \^ss\(0)
    );
\int_K32[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(0),
      O => int_K320(0)
    );
\int_K32[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(10),
      O => int_K320(10)
    );
\int_K32[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(11),
      O => int_K320(11)
    );
\int_K32[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(12),
      O => int_K320(12)
    );
\int_K32[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(13),
      O => int_K320(13)
    );
\int_K32[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(14),
      O => int_K320(14)
    );
\int_K32[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K32[15]_i_1_n_5\
    );
\int_K32[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(15),
      O => int_K320(15)
    );
\int_K32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(1),
      O => int_K320(1)
    );
\int_K32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(2),
      O => int_K320(2)
    );
\int_K32[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(3),
      O => int_K320(3)
    );
\int_K32[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(4),
      O => int_K320(4)
    );
\int_K32[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(5),
      O => int_K320(5)
    );
\int_K32[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(6),
      O => int_K320(6)
    );
\int_K32[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(7),
      O => int_K320(7)
    );
\int_K32[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(8),
      O => int_K320(8)
    );
\int_K32[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(9),
      O => int_K320(9)
    );
\int_K32_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(0),
      O => int_K32_20(0)
    );
\int_K32_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(10),
      O => int_K32_20(10)
    );
\int_K32_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(11),
      O => int_K32_20(11)
    );
\int_K32_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(12),
      O => int_K32_20(12)
    );
\int_K32_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(13),
      O => int_K32_20(13)
    );
\int_K32_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(14),
      O => int_K32_20(14)
    );
\int_K32_2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \int_K11_2[15]_i_3_n_5\,
      O => \int_K32_2[15]_i_1_n_5\
    );
\int_K32_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(15),
      O => int_K32_20(15)
    );
\int_K32_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(1),
      O => int_K32_20(1)
    );
\int_K32_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(2),
      O => int_K32_20(2)
    );
\int_K32_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(3),
      O => int_K32_20(3)
    );
\int_K32_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(4),
      O => int_K32_20(4)
    );
\int_K32_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(5),
      O => int_K32_20(5)
    );
\int_K32_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(6),
      O => int_K32_20(6)
    );
\int_K32_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32_2\(7),
      O => int_K32_20(7)
    );
\int_K32_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(8),
      O => int_K32_20(8)
    );
\int_K32_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32_2\(9),
      O => int_K32_20(9)
    );
\int_K32_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(0),
      Q => \^k32_2\(0),
      R => \^ss\(0)
    );
\int_K32_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(10),
      Q => \^k32_2\(10),
      R => \^ss\(0)
    );
\int_K32_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(11),
      Q => \^k32_2\(11),
      R => \^ss\(0)
    );
\int_K32_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(12),
      Q => \^k32_2\(12),
      R => \^ss\(0)
    );
\int_K32_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(13),
      Q => \^k32_2\(13),
      R => \^ss\(0)
    );
\int_K32_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(14),
      Q => \^k32_2\(14),
      R => \^ss\(0)
    );
\int_K32_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(15),
      Q => \^k32_2\(15),
      R => \^ss\(0)
    );
\int_K32_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(1),
      Q => \^k32_2\(1),
      R => \^ss\(0)
    );
\int_K32_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(2),
      Q => \^k32_2\(2),
      R => \^ss\(0)
    );
\int_K32_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(3),
      Q => \^k32_2\(3),
      R => \^ss\(0)
    );
\int_K32_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(4),
      Q => \^k32_2\(4),
      R => \^ss\(0)
    );
\int_K32_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(5),
      Q => \^k32_2\(5),
      R => \^ss\(0)
    );
\int_K32_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(6),
      Q => \^k32_2\(6),
      R => \^ss\(0)
    );
\int_K32_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(7),
      Q => \^k32_2\(7),
      R => \^ss\(0)
    );
\int_K32_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(8),
      Q => \^k32_2\(8),
      R => \^ss\(0)
    );
\int_K32_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(9),
      Q => \^k32_2\(9),
      R => \^ss\(0)
    );
\int_K32_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(0),
      Q => \^k32\(0),
      R => \^ss\(0)
    );
\int_K32_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(10),
      Q => \^k32\(10),
      R => \^ss\(0)
    );
\int_K32_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(11),
      Q => \^k32\(11),
      R => \^ss\(0)
    );
\int_K32_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(12),
      Q => \^k32\(12),
      R => \^ss\(0)
    );
\int_K32_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(13),
      Q => \^k32\(13),
      R => \^ss\(0)
    );
\int_K32_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(14),
      Q => \^k32\(14),
      R => \^ss\(0)
    );
\int_K32_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(15),
      Q => \^k32\(15),
      R => \^ss\(0)
    );
\int_K32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(1),
      Q => \^k32\(1),
      R => \^ss\(0)
    );
\int_K32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(2),
      Q => \^k32\(2),
      R => \^ss\(0)
    );
\int_K32_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(3),
      Q => \^k32\(3),
      R => \^ss\(0)
    );
\int_K32_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(4),
      Q => \^k32\(4),
      R => \^ss\(0)
    );
\int_K32_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(5),
      Q => \^k32\(5),
      R => \^ss\(0)
    );
\int_K32_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(6),
      Q => \^k32\(6),
      R => \^ss\(0)
    );
\int_K32_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(7),
      Q => \^k32\(7),
      R => \^ss\(0)
    );
\int_K32_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(8),
      Q => \^k32\(8),
      R => \^ss\(0)
    );
\int_K32_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(9),
      Q => \^k32\(9),
      R => \^ss\(0)
    );
\int_K33[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(0),
      O => int_K330(0)
    );
\int_K33[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(10),
      O => int_K330(10)
    );
\int_K33[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(11),
      O => int_K330(11)
    );
\int_K33[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(12),
      O => int_K330(12)
    );
\int_K33[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(13),
      O => int_K330(13)
    );
\int_K33[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(14),
      O => int_K330(14)
    );
\int_K33[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_K33[15]_i_1_n_5\
    );
\int_K33[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(15),
      O => int_K330(15)
    );
\int_K33[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(1),
      O => int_K330(1)
    );
\int_K33[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(2),
      O => int_K330(2)
    );
\int_K33[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(3),
      O => int_K330(3)
    );
\int_K33[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(4),
      O => int_K330(4)
    );
\int_K33[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(5),
      O => int_K330(5)
    );
\int_K33[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(6),
      O => int_K330(6)
    );
\int_K33[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(7),
      O => int_K330(7)
    );
\int_K33[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(8),
      O => int_K330(8)
    );
\int_K33[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(9),
      O => int_K330(9)
    );
\int_K33_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(0),
      O => int_K33_20(0)
    );
\int_K33_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(10),
      O => int_K33_20(10)
    );
\int_K33_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(11),
      O => int_K33_20(11)
    );
\int_K33_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(12),
      O => int_K33_20(12)
    );
\int_K33_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(13),
      O => int_K33_20(13)
    );
\int_K33_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(14),
      O => int_K33_20(14)
    );
\int_K33_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => int_ap_start_i_2_n_5,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \int_K33_2[15]_i_3_n_5\,
      O => \int_K33_2[15]_i_1_n_5\
    );
\int_K33_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(15),
      O => int_K33_20(15)
    );
\int_K33_2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      O => \int_K33_2[15]_i_3_n_5\
    );
\int_K33_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(1),
      O => int_K33_20(1)
    );
\int_K33_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(2),
      O => int_K33_20(2)
    );
\int_K33_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(3),
      O => int_K33_20(3)
    );
\int_K33_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(4),
      O => int_K33_20(4)
    );
\int_K33_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(5),
      O => int_K33_20(5)
    );
\int_K33_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(6),
      O => int_K33_20(6)
    );
\int_K33_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33_2\(7),
      O => int_K33_20(7)
    );
\int_K33_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(8),
      O => int_K33_20(8)
    );
\int_K33_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33_2\(9),
      O => int_K33_20(9)
    );
\int_K33_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(0),
      Q => \^k33_2\(0),
      R => \^ss\(0)
    );
\int_K33_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(10),
      Q => \^k33_2\(10),
      R => \^ss\(0)
    );
\int_K33_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(11),
      Q => \^k33_2\(11),
      R => \^ss\(0)
    );
\int_K33_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(12),
      Q => \^k33_2\(12),
      R => \^ss\(0)
    );
\int_K33_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(13),
      Q => \^k33_2\(13),
      R => \^ss\(0)
    );
\int_K33_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(14),
      Q => \^k33_2\(14),
      R => \^ss\(0)
    );
\int_K33_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(15),
      Q => \^k33_2\(15),
      R => \^ss\(0)
    );
\int_K33_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(1),
      Q => \^k33_2\(1),
      R => \^ss\(0)
    );
\int_K33_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(2),
      Q => \^k33_2\(2),
      R => \^ss\(0)
    );
\int_K33_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(3),
      Q => \^k33_2\(3),
      R => \^ss\(0)
    );
\int_K33_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(4),
      Q => \^k33_2\(4),
      R => \^ss\(0)
    );
\int_K33_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(5),
      Q => \^k33_2\(5),
      R => \^ss\(0)
    );
\int_K33_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(6),
      Q => \^k33_2\(6),
      R => \^ss\(0)
    );
\int_K33_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(7),
      Q => \^k33_2\(7),
      R => \^ss\(0)
    );
\int_K33_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(8),
      Q => \^k33_2\(8),
      R => \^ss\(0)
    );
\int_K33_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(9),
      Q => \^k33_2\(9),
      R => \^ss\(0)
    );
\int_K33_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(0),
      Q => \^k33\(0),
      R => \^ss\(0)
    );
\int_K33_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(10),
      Q => \^k33\(10),
      R => \^ss\(0)
    );
\int_K33_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(11),
      Q => \^k33\(11),
      R => \^ss\(0)
    );
\int_K33_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(12),
      Q => \^k33\(12),
      R => \^ss\(0)
    );
\int_K33_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(13),
      Q => \^k33\(13),
      R => \^ss\(0)
    );
\int_K33_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(14),
      Q => \^k33\(14),
      R => \^ss\(0)
    );
\int_K33_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(15),
      Q => \^k33\(15),
      R => \^ss\(0)
    );
\int_K33_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(1),
      Q => \^k33\(1),
      R => \^ss\(0)
    );
\int_K33_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(2),
      Q => \^k33\(2),
      R => \^ss\(0)
    );
\int_K33_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(3),
      Q => \^k33\(3),
      R => \^ss\(0)
    );
\int_K33_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(4),
      Q => \^k33\(4),
      R => \^ss\(0)
    );
\int_K33_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(5),
      Q => \^k33\(5),
      R => \^ss\(0)
    );
\int_K33_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(6),
      Q => \^k33\(6),
      R => \^ss\(0)
    );
\int_K33_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(7),
      Q => \^k33\(7),
      R => \^ss\(0)
    );
\int_K33_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(8),
      Q => \^k33\(8),
      R => \^ss\(0)
    );
\int_K33_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(9),
      Q => \^k33\(9),
      R => \^ss\(0)
    );
\int_OutVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(0),
      O => int_OutVideoFormat0(0)
    );
\int_OutVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(1),
      O => int_OutVideoFormat0(1)
    );
\int_OutVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(2),
      O => int_OutVideoFormat0(2)
    );
\int_OutVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(3),
      O => int_OutVideoFormat0(3)
    );
\int_OutVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(4),
      O => int_OutVideoFormat0(4)
    );
\int_OutVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(5),
      O => int_OutVideoFormat0(5)
    );
\int_OutVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(6),
      O => int_OutVideoFormat0(6)
    );
\int_OutVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => int_ap_start_i_2_n_5,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[8]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_OutVideoFormat[7]_i_1_n_5\
    );
\int_OutVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(7),
      O => int_OutVideoFormat0(7)
    );
\int_OutVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(0),
      Q => \^outvideoformat\(0),
      R => \^ss\(0)
    );
\int_OutVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(1),
      Q => \^outvideoformat\(1),
      R => \^ss\(0)
    );
\int_OutVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(2),
      Q => \^outvideoformat\(2),
      R => \^ss\(0)
    );
\int_OutVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(3),
      Q => \^outvideoformat\(3),
      R => \^ss\(0)
    );
\int_OutVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(4),
      Q => \^outvideoformat\(4),
      R => \^ss\(0)
    );
\int_OutVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(5),
      Q => \^outvideoformat\(5),
      R => \^ss\(0)
    );
\int_OutVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(6),
      Q => \^outvideoformat\(6),
      R => \^ss\(0)
    );
\int_OutVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(7),
      Q => \^outvideoformat\(7),
      R => \^ss\(0)
    );
\int_ROffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(0),
      O => int_ROffset0(0)
    );
\int_ROffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(1),
      O => int_ROffset0(1)
    );
\int_ROffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(2),
      O => int_ROffset0(2)
    );
\int_ROffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(3),
      O => int_ROffset0(3)
    );
\int_ROffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(4),
      O => int_ROffset0(4)
    );
\int_ROffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(5),
      O => int_ROffset0(5)
    );
\int_ROffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(6),
      O => int_ROffset0(6)
    );
\int_ROffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(7),
      O => int_ROffset0(7)
    );
\int_ROffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(8),
      O => int_ROffset0(8)
    );
\int_ROffset[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K31[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_ROffset[9]_i_1_n_5\
    );
\int_ROffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(9),
      O => int_ROffset0(9)
    );
\int_ROffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(0),
      O => int_ROffset_20(0)
    );
\int_ROffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(1),
      O => int_ROffset_20(1)
    );
\int_ROffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(2),
      O => int_ROffset_20(2)
    );
\int_ROffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(3),
      O => int_ROffset_20(3)
    );
\int_ROffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(4),
      O => int_ROffset_20(4)
    );
\int_ROffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(5),
      O => int_ROffset_20(5)
    );
\int_ROffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(6),
      O => int_ROffset_20(6)
    );
\int_ROffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset_2\(7),
      O => int_ROffset_20(7)
    );
\int_ROffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(8),
      O => int_ROffset_20(8)
    );
\int_ROffset_2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => int_ap_start_i_2_n_5,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \int_K33_2[15]_i_3_n_5\,
      O => \int_ROffset_2[9]_i_1_n_5\
    );
\int_ROffset_2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset_2\(9),
      O => int_ROffset_20(9)
    );
\int_ROffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(0),
      Q => \^roffset_2\(0),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(1),
      Q => \^roffset_2\(1),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(2),
      Q => \^roffset_2\(2),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(3),
      Q => \^roffset_2\(3),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(4),
      Q => \^roffset_2\(4),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(5),
      Q => \^roffset_2\(5),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(6),
      Q => \^roffset_2\(6),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(7),
      Q => \^roffset_2\(7),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(8),
      Q => \^roffset_2\(8),
      R => \^ss\(0)
    );
\int_ROffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(9),
      Q => \^roffset_2\(9),
      R => \^ss\(0)
    );
\int_ROffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(0),
      Q => \^roffset\(0),
      R => \^ss\(0)
    );
\int_ROffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(1),
      Q => \^roffset\(1),
      R => \^ss\(0)
    );
\int_ROffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(2),
      Q => \^roffset\(2),
      R => \^ss\(0)
    );
\int_ROffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(3),
      Q => \^roffset\(3),
      R => \^ss\(0)
    );
\int_ROffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(4),
      Q => \^roffset\(4),
      R => \^ss\(0)
    );
\int_ROffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(5),
      Q => \^roffset\(5),
      R => \^ss\(0)
    );
\int_ROffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(6),
      Q => \^roffset\(6),
      R => \^ss\(0)
    );
\int_ROffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(7),
      Q => \^roffset\(7),
      R => \^ss\(0)
    );
\int_ROffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(8),
      Q => \^roffset\(8),
      R => \^ss\(0)
    );
\int_ROffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(9),
      Q => \^roffset\(9),
      R => \^ss\(0)
    );
\int_RowEnd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(0),
      O => int_RowEnd0(0)
    );
\int_RowEnd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(10),
      O => int_RowEnd0(10)
    );
\int_RowEnd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(11),
      O => int_RowEnd0(11)
    );
\int_RowEnd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(12),
      O => int_RowEnd0(12)
    );
\int_RowEnd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(13),
      O => int_RowEnd0(13)
    );
\int_RowEnd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(14),
      O => int_RowEnd0(14)
    );
\int_RowEnd[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_RowEnd[15]_i_1_n_5\
    );
\int_RowEnd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(15),
      O => int_RowEnd0(15)
    );
\int_RowEnd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(1),
      O => int_RowEnd0(1)
    );
\int_RowEnd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(2),
      O => int_RowEnd0(2)
    );
\int_RowEnd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(3),
      O => int_RowEnd0(3)
    );
\int_RowEnd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(4),
      O => int_RowEnd0(4)
    );
\int_RowEnd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(5),
      O => int_RowEnd0(5)
    );
\int_RowEnd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(6),
      O => int_RowEnd0(6)
    );
\int_RowEnd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(7),
      O => int_RowEnd0(7)
    );
\int_RowEnd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(8),
      O => int_RowEnd0(8)
    );
\int_RowEnd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(9),
      O => int_RowEnd0(9)
    );
\int_RowEnd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(0),
      Q => \^rowend\(0),
      R => \^ss\(0)
    );
\int_RowEnd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(10),
      Q => \^rowend\(10),
      R => \^ss\(0)
    );
\int_RowEnd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(11),
      Q => \^rowend\(11),
      R => \^ss\(0)
    );
\int_RowEnd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(12),
      Q => \^rowend\(12),
      R => \^ss\(0)
    );
\int_RowEnd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(13),
      Q => \^rowend\(13),
      R => \^ss\(0)
    );
\int_RowEnd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(14),
      Q => \^rowend\(14),
      R => \^ss\(0)
    );
\int_RowEnd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(15),
      Q => \^rowend\(15),
      R => \^ss\(0)
    );
\int_RowEnd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(1),
      Q => \^rowend\(1),
      R => \^ss\(0)
    );
\int_RowEnd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(2),
      Q => \^rowend\(2),
      R => \^ss\(0)
    );
\int_RowEnd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(3),
      Q => \^rowend\(3),
      R => \^ss\(0)
    );
\int_RowEnd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(4),
      Q => \^rowend\(4),
      R => \^ss\(0)
    );
\int_RowEnd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(5),
      Q => \^rowend\(5),
      R => \^ss\(0)
    );
\int_RowEnd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(6),
      Q => \^rowend\(6),
      R => \^ss\(0)
    );
\int_RowEnd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(7),
      Q => \^rowend\(7),
      R => \^ss\(0)
    );
\int_RowEnd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(8),
      Q => \^rowend\(8),
      R => \^ss\(0)
    );
\int_RowEnd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(9),
      Q => \^rowend\(9),
      R => \^ss\(0)
    );
\int_RowStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(0),
      O => int_RowStart0(0)
    );
\int_RowStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(10),
      O => int_RowStart0(10)
    );
\int_RowStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(11),
      O => int_RowStart0(11)
    );
\int_RowStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(12),
      O => int_RowStart0(12)
    );
\int_RowStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(13),
      O => int_RowStart0(13)
    );
\int_RowStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(14),
      O => int_RowStart0(14)
    );
\int_RowStart[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_RowStart[15]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => \int_RowStart[15]_i_1_n_5\
    );
\int_RowStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(15),
      O => int_RowStart0(15)
    );
\int_RowStart[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => int_ap_start_i_2_n_5,
      I1 => \waddr_reg_n_5_[8]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      O => \int_RowStart[15]_i_3_n_5\
    );
\int_RowStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(1),
      O => int_RowStart0(1)
    );
\int_RowStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(2),
      O => int_RowStart0(2)
    );
\int_RowStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(3),
      O => int_RowStart0(3)
    );
\int_RowStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(4),
      O => int_RowStart0(4)
    );
\int_RowStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(5),
      O => int_RowStart0(5)
    );
\int_RowStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(6),
      O => int_RowStart0(6)
    );
\int_RowStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(7),
      O => int_RowStart0(7)
    );
\int_RowStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(8),
      O => int_RowStart0(8)
    );
\int_RowStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(9),
      O => int_RowStart0(9)
    );
\int_RowStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(0),
      Q => \^rowstart\(0),
      R => \^ss\(0)
    );
\int_RowStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(10),
      Q => \^rowstart\(10),
      R => \^ss\(0)
    );
\int_RowStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(11),
      Q => \^rowstart\(11),
      R => \^ss\(0)
    );
\int_RowStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(12),
      Q => \^rowstart\(12),
      R => \^ss\(0)
    );
\int_RowStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(13),
      Q => \^rowstart\(13),
      R => \^ss\(0)
    );
\int_RowStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(14),
      Q => \^rowstart\(14),
      R => \^ss\(0)
    );
\int_RowStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(15),
      Q => \^rowstart\(15),
      R => \^ss\(0)
    );
\int_RowStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(1),
      Q => \^rowstart\(1),
      R => \^ss\(0)
    );
\int_RowStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(2),
      Q => \^rowstart\(2),
      R => \^ss\(0)
    );
\int_RowStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(3),
      Q => \^rowstart\(3),
      R => \^ss\(0)
    );
\int_RowStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(4),
      Q => \^rowstart\(4),
      R => \^ss\(0)
    );
\int_RowStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(5),
      Q => \^rowstart\(5),
      R => \^ss\(0)
    );
\int_RowStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(6),
      Q => \^rowstart\(6),
      R => \^ss\(0)
    );
\int_RowStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(7),
      Q => \^rowstart\(7),
      R => \^ss\(0)
    );
\int_RowStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(8),
      Q => \^rowstart\(8),
      R => \^ss\(0)
    );
\int_RowStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(9),
      Q => \^rowstart\(9),
      R => \^ss\(0)
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_36_in(2),
      R => \^ss\(0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFEF00FF0000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_3_n_5\,
      I3 => p_36_in(7),
      I4 => \^block_entry3_proc_u0_ap_ready\,
      I5 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBB888F8888"
    )
        port map (
      I0 => p_36_in(7),
      I1 => \^block_entry3_proc_u0_ap_ready\,
      I2 => int_ap_start_i_2_n_5,
      I3 => int_ap_start_i_3_n_5,
      I4 => s_axi_CTRL_WDATA(0),
      I5 => \^block_entry3_proc_u0_ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[0]\,
      I2 => \waddr_reg_n_5_[1]\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_ap_start_i_2_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K33_2[15]_i_3_n_5\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_5_[8]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[7]\,
      O => int_ap_start_i_3_n_5
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^block_entry3_proc_u0_ap_start\,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => p_36_in(7),
      I1 => int_ap_start_i_2_n_5,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => s_axi_CTRL_WDATA(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_36_in(7),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => int_gie_i_2_n_5,
      I5 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \waddr_reg_n_5_[1]\,
      I3 => \waddr_reg_n_5_[0]\,
      O => int_gie_i_2_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ss\(0)
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[11]\,
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[12]\,
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[13]\,
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[14]\,
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => int_ap_start_i_2_n_5,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[8]\,
      I5 => \int_width[15]_i_3_n_5\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[15]\,
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^height\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^height\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => \^height\(0),
      R => \^ss\(0)
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => \^height\(10),
      R => \^ss\(0)
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => \int_height_reg_n_5_[11]\,
      R => \^ss\(0)
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \int_height_reg_n_5_[12]\,
      R => \^ss\(0)
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \int_height_reg_n_5_[13]\,
      R => \^ss\(0)
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \int_height_reg_n_5_[14]\,
      R => \^ss\(0)
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \int_height_reg_n_5_[15]\,
      R => \^ss\(0)
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => \^height\(1),
      R => \^ss\(0)
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => \^height\(2),
      R => \^ss\(0)
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => \^height\(3),
      R => \^ss\(0)
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => \^height\(4),
      R => \^ss\(0)
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => \^height\(5),
      R => \^ss\(0)
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => \^height\(6),
      R => \^ss\(0)
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => \^height\(7),
      R => \^ss\(0)
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => \^height\(8),
      R => \^ss\(0)
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => \^height\(9),
      R => \^ss\(0)
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => int_ap_start_i_2_n_5,
      I4 => \int_ier_reg_n_5_[0]\,
      O => \int_ier[0]_i_1_n_5\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => int_ap_start_i_2_n_5,
      I4 => \int_ier_reg_n_5_[1]\,
      O => \int_ier[1]_i_1_n_5\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \waddr_reg_n_5_[7]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_5\,
      Q => \int_ier_reg_n_5_[1]\,
      R => \^ss\(0)
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => data3(0),
      I2 => data3(1),
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_done,
      I1 => \int_ier_reg_n_5_[0]\,
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_isr[0]_i_3_n_5\,
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \int_isr[0]_i_4_n_5\,
      I1 => ar_hs,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \rdata[14]_i_5_n_5\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \int_isr[0]_i_3_n_5\
    );
\int_isr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => \int_isr[0]_i_4_n_5\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFF000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_3_n_5\,
      I3 => \int_ier_reg_n_5_[1]\,
      I4 => \^block_entry3_proc_u0_ap_ready\,
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => data3(0),
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => data3(1),
      R => \^ss\(0)
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF00"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr[0]_i_3_n_5\,
      I3 => task_ap_done,
      I4 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ap_idle,
      I1 => p_36_in(2),
      I2 => auto_restart_status_reg_n_5,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ss\(0)
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[11]\,
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[12]\,
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[13]\,
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[14]\,
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => int_ap_start_i_2_n_5,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[8]\,
      I5 => \int_width[15]_i_3_n_5\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[15]\,
      O => int_width0(15)
    );
\int_width[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      O => \int_width[15]_i_3_n_5\
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^width\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^width\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => \^width\(0),
      R => \^ss\(0)
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => \^width\(10),
      R => \^ss\(0)
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => \int_width_reg_n_5_[11]\,
      R => \^ss\(0)
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \int_width_reg_n_5_[12]\,
      R => \^ss\(0)
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \int_width_reg_n_5_[13]\,
      R => \^ss\(0)
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \int_width_reg_n_5_[14]\,
      R => \^ss\(0)
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \int_width_reg_n_5_[15]\,
      R => \^ss\(0)
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => \^width\(1),
      R => \^ss\(0)
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => \^width\(2),
      R => \^ss\(0)
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => \^width\(3),
      R => \^ss\(0)
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => \^width\(4),
      R => \^ss\(0)
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => \^width\(5),
      R => \^ss\(0)
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => \^width\(6),
      R => \^ss\(0)
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => \^width\(7),
      R => \^ss\(0)
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => \^width\(8),
      R => \^ss\(0)
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => \^width\(9),
      R => \^ss\(0)
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      O => Block_entry3_proc_U0_ap_done
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_5\,
      I1 => \rdata_reg[0]_i_3_n_5\,
      I2 => \rdata[0]_i_4_n_5\,
      I3 => \rdata[0]_i_5_n_5\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(0),
      O => \rdata[0]_i_1_n_5\
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      O => \rdata[0]_i_11_n_5\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => \rdata[14]_i_5_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => data3(0),
      O => \rdata[0]_i_12_n_5\
    );
\rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(0),
      I1 => \^k33\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(0),
      O => \rdata[0]_i_15_n_5\
    );
\rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(0),
      I1 => \^clampmin\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(0),
      O => \rdata[0]_i_16_n_5\
    );
\rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(0),
      I1 => \^k13_2\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(0),
      O => \rdata[0]_i_17_n_5\
    );
\rdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(0),
      I1 => \^k31_2\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(0),
      O => \rdata[0]_i_18_n_5\
    );
\rdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^outvideoformat\(0),
      I1 => \^invideoformat\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^block_entry3_proc_u0_ap_start\,
      O => \rdata[0]_i_19_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4FFF4F4"
    )
        port map (
      I0 => \rdata[14]_i_5_n_5\,
      I1 => \rdata_reg[0]_i_6_n_5\,
      I2 => \rdata[1]_i_8_n_5\,
      I3 => \rdata[9]_i_4_n_5\,
      I4 => \rdata[0]_i_7_n_5\,
      I5 => \rdata[0]_i_8_n_5\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(0),
      I1 => \^colstart\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(0),
      O => \rdata[0]_i_20_n_5\
    );
\rdata[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(0),
      I1 => \^k11\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(0),
      O => \rdata[0]_i_21_n_5\
    );
\rdata[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(0),
      I1 => \^k22\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(0),
      O => \rdata[0]_i_22_n_5\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(8),
      O => \rdata[0]_i_4_n_5\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFFFFF00"
    )
        port map (
      I0 => \rdata[0]_i_11_n_5\,
      I1 => int_gie_reg_n_5,
      I2 => \rdata[0]_i_12_n_5\,
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[0]_i_5_n_5\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(0),
      I1 => \^goffset_2\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(0),
      O => \rdata[0]_i_7_n_5\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBFB8808"
    )
        port map (
      I0 => \^clampmin_2\(0),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^clipmax_2\(0),
      I5 => \rdata[7]_i_6_n_5\,
      O => \rdata[0]_i_8_n_5\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FF22F2F2"
    )
        port map (
      I0 => \^k33_2\(10),
      I1 => \rdata[15]_i_6_n_5\,
      I2 => \rdata[10]_i_2_n_5\,
      I3 => \rdata[10]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(8),
      O => \rdata[10]_i_1_n_5\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \rdata[10]_i_4_n_5\,
      I1 => \rdata[10]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[10]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[10]_i_2_n_5\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[10]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[10]_i_8_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[10]_i_9_n_5\,
      O => \rdata[10]_i_3_n_5\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(10),
      I1 => \^k22\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(10),
      O => \rdata[10]_i_4_n_5\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(10),
      I1 => \^k11\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(10),
      O => \rdata[10]_i_5_n_5\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(10),
      I1 => \^colstart\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(10),
      O => \rdata[10]_i_6_n_5\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(10),
      I1 => \^k31_2\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(10),
      O => \rdata[10]_i_7_n_5\
    );
\rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(10),
      I1 => \^k13_2\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(10),
      O => \rdata[10]_i_8_n_5\
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(10),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(10),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(10),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[10]_i_9_n_5\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FF22F2F2"
    )
        port map (
      I0 => \^k33_2\(11),
      I1 => \rdata[15]_i_6_n_5\,
      I2 => \rdata[11]_i_2_n_5\,
      I3 => \rdata[11]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(8),
      O => \rdata[11]_i_1_n_5\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \rdata[11]_i_4_n_5\,
      I1 => \rdata[11]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[11]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[11]_i_2_n_5\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[11]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[11]_i_8_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[11]_i_9_n_5\,
      O => \rdata[11]_i_3_n_5\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(11),
      I1 => \^k22\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(11),
      O => \rdata[11]_i_4_n_5\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(11),
      I1 => \^k11\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(11),
      O => \rdata[11]_i_5_n_5\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(11),
      I1 => \^colstart\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[11]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[11]\,
      O => \rdata[11]_i_6_n_5\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(11),
      I1 => \^k31_2\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(11),
      O => \rdata[11]_i_7_n_5\
    );
\rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(11),
      I1 => \^k13_2\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(11),
      O => \rdata[11]_i_8_n_5\
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(11),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(11),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(11),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[11]_i_9_n_5\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222FF22F2F2"
    )
        port map (
      I0 => \^k33_2\(12),
      I1 => \rdata[15]_i_6_n_5\,
      I2 => \rdata[12]_i_2_n_5\,
      I3 => \rdata[12]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(8),
      O => \rdata[12]_i_1_n_5\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \rdata[12]_i_4_n_5\,
      I1 => \rdata[12]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[12]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[12]_i_2_n_5\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[12]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[12]_i_8_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[12]_i_9_n_5\,
      O => \rdata[12]_i_3_n_5\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(12),
      I1 => \^k22\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(12),
      O => \rdata[12]_i_4_n_5\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(12),
      I1 => \^k11\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(12),
      O => \rdata[12]_i_5_n_5\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(12),
      I1 => \^colstart\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[12]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[12]\,
      O => \rdata[12]_i_6_n_5\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(12),
      I1 => \^k31_2\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(12),
      O => \rdata[12]_i_7_n_5\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(12),
      I1 => \^k13_2\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(12),
      O => \rdata[12]_i_8_n_5\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(12),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(12),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(12),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[12]_i_9_n_5\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAEAEA"
    )
        port map (
      I0 => \rdata[13]_i_2_n_5\,
      I1 => \rdata_reg[13]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[13]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[14]_i_5_n_5\,
      O => \rdata[13]_i_1_n_5\
    );
\rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(13),
      I1 => \^k31_2\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(13),
      O => \rdata[13]_i_10_n_5\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \rdata[15]_i_6_n_5\,
      I1 => \^k33_2\(13),
      I2 => \rdata[0]_i_4_n_5\,
      I3 => \rdata_reg[13]_i_5_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[13]_i_6_n_5\,
      O => \rdata[13]_i_2_n_5\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(13),
      I1 => \^colstart\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[13]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[13]\,
      O => \rdata[13]_i_4_n_5\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(13),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(13),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(13),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[13]_i_6_n_5\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(13),
      I1 => \^k11\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(13),
      O => \rdata[13]_i_7_n_5\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(13),
      I1 => \^k22\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(13),
      O => \rdata[13]_i_8_n_5\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(13),
      I1 => \^k13_2\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(13),
      O => \rdata[13]_i_9_n_5\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEAEAEA"
    )
        port map (
      I0 => \rdata[14]_i_2_n_5\,
      I1 => \rdata_reg[14]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[14]_i_4_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[14]_i_5_n_5\,
      O => \rdata[14]_i_1_n_5\
    );
\rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(14),
      I1 => \^k13_2\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(14),
      O => \rdata[14]_i_10_n_5\
    );
\rdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(14),
      I1 => \^k31_2\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(14),
      O => \rdata[14]_i_11_n_5\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \rdata[15]_i_6_n_5\,
      I1 => \^k33_2\(14),
      I2 => \rdata[0]_i_4_n_5\,
      I3 => \rdata_reg[14]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[14]_i_7_n_5\,
      O => \rdata[14]_i_2_n_5\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(14),
      I1 => \^colstart\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[14]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[14]\,
      O => \rdata[14]_i_4_n_5\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => s_axi_CTRL_ARADDR(8),
      O => \rdata[14]_i_5_n_5\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(14),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(14),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(14),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[14]_i_7_n_5\
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(14),
      I1 => \^k11\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(14),
      O => \rdata[14]_i_8_n_5\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(14),
      I1 => \^k22\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(14),
      O => \rdata[14]_i_9_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(2),
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(15),
      I1 => \^k22\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(15),
      O => \rdata[15]_i_10_n_5\
    );
\rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(15),
      I1 => \^k11\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(15),
      O => \rdata[15]_i_11_n_5\
    );
\rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(15),
      I1 => \^colstart\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[15]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[15]\,
      O => \rdata[15]_i_12_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0C0A0CFFFF0A0C"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \rdata[15]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \^k33_2\(15),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[15]_i_3_n_5\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[15]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[15]_i_8_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[15]_i_9_n_5\,
      O => \rdata[15]_i_4_n_5\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \rdata[15]_i_10_n_5\,
      I1 => \rdata[15]_i_11_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[15]_i_12_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_5_n_5\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(15),
      I1 => \^k31_2\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(15),
      O => \rdata[15]_i_7_n_5\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(15),
      I1 => \^k13_2\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(15),
      O => \rdata[15]_i_8_n_5\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(15),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(15),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_9_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A880000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_5\,
      I1 => \rdata[1]_i_3_n_5\,
      I2 => \rdata[14]_i_5_n_5\,
      I3 => \rdata_reg[1]_i_4_n_5\,
      I4 => ar_hs,
      I5 => \^s_axi_ctrl_rdata\(1),
      O => \rdata[1]_i_1_n_5\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBFB8808"
    )
        port map (
      I0 => \^clampmin_2\(1),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^clipmax_2\(1),
      I5 => \rdata[7]_i_6_n_5\,
      O => \rdata[1]_i_10_n_5\
    );
\rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^outvideoformat\(1),
      I1 => \^invideoformat\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_5_[1]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_task_ap_done__0\,
      O => \rdata[1]_i_15_n_5\
    );
\rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(1),
      I1 => \^colstart\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(1),
      O => \rdata[1]_i_16_n_5\
    );
\rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(1),
      I1 => \^k11\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(1),
      O => \rdata[1]_i_17_n_5\
    );
\rdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(1),
      I1 => \^k22\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(1),
      O => \rdata[1]_i_18_n_5\
    );
\rdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(1),
      I1 => \^k33\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(1),
      O => \rdata[1]_i_19_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_5_n_5\,
      I1 => \rdata[14]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[1]_i_6_n_5\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(1),
      I1 => \^clampmin\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(1),
      O => \rdata[1]_i_20_n_5\
    );
\rdata[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(1),
      I1 => \^k13_2\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(1),
      O => \rdata[1]_i_21_n_5\
    );
\rdata[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(1),
      I1 => \^k31_2\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(1),
      O => \rdata[1]_i_22_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8FFF8F8"
    )
        port map (
      I0 => \rdata[0]_i_4_n_5\,
      I1 => \rdata_reg[1]_i_7_n_5\,
      I2 => \rdata[1]_i_8_n_5\,
      I3 => \rdata[9]_i_4_n_5\,
      I4 => \rdata[1]_i_9_n_5\,
      I5 => \rdata[1]_i_10_n_5\,
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      O => \rdata[1]_i_5_n_5\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000100010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => data3(1),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[1]_i_6_n_5\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_8_n_5\
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(1),
      I1 => \^goffset_2\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(1),
      O => \rdata[1]_i_9_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F0F001010"
    )
        port map (
      I0 => \rdata[2]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => \rdata_reg[2]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[2]_i_4_n_5\,
      O => \rdata[2]_i_1_n_5\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(2),
      I1 => \^k33\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(2),
      O => \rdata[2]_i_10_n_5\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(2),
      I1 => \^clampmin\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(2),
      O => \rdata[2]_i_11_n_5\
    );
\rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(2),
      I1 => \^k13_2\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(2),
      O => \rdata[2]_i_12_n_5\
    );
\rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(2),
      I1 => \^k31_2\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(2),
      O => \rdata[2]_i_13_n_5\
    );
\rdata[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(2),
      I1 => \^invideoformat\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_36_in(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_14_n_5\
    );
\rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(2),
      I1 => \^colstart\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(2),
      O => \rdata[2]_i_15_n_5\
    );
\rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(2),
      I1 => \^k11\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(2),
      O => \rdata[2]_i_16_n_5\
    );
\rdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(2),
      I1 => \^k22\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(2),
      O => \rdata[2]_i_17_n_5\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C5C5F5F5F5C5F5"
    )
        port map (
      I0 => \rdata[2]_i_5_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clampmin_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clipmax_2\(2),
      O => \rdata[2]_i_2_n_5\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(2),
      I1 => \^goffset_2\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(2),
      O => \rdata[2]_i_5_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCFCEE"
    )
        port map (
      I0 => \rdata_reg[3]_i_2_n_5\,
      I1 => \rdata[3]_i_3_n_5\,
      I2 => \rdata_reg[3]_i_4_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => s_axi_CTRL_ARADDR(8),
      O => \rdata[3]_i_1_n_5\
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(3),
      I1 => \^invideoformat\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ap_ready__0\,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_10_n_5\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(3),
      I1 => \^colstart\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(3),
      O => \rdata[3]_i_11_n_5\
    );
\rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(3),
      I1 => \^k11\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(3),
      O => \rdata[3]_i_12_n_5\
    );
\rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(3),
      I1 => \^k22\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(3),
      O => \rdata[3]_i_13_n_5\
    );
\rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(3),
      I1 => \^k33\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(3),
      O => \rdata[3]_i_14_n_5\
    );
\rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(3),
      I1 => \^clampmin\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(3),
      O => \rdata[3]_i_15_n_5\
    );
\rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(3),
      I1 => \^k13_2\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(3),
      O => \rdata[3]_i_16_n_5\
    );
\rdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(3),
      I1 => \^k31_2\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(3),
      O => \rdata[3]_i_17_n_5\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFF45404540"
    )
        port map (
      I0 => \rdata[7]_i_6_n_5\,
      I1 => \^clipmax_2\(3),
      I2 => \rdata[7]_i_5_n_5\,
      I3 => \^clampmin_2\(3),
      I4 => \rdata[9]_i_4_n_5\,
      I5 => \rdata[3]_i_7_n_5\,
      O => \rdata[3]_i_3_n_5\
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(3),
      I1 => \^goffset_2\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(3),
      O => \rdata[3]_i_7_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F0F001010"
    )
        port map (
      I0 => \rdata[4]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => \rdata_reg[4]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata[4]_i_4_n_5\,
      O => \rdata[4]_i_1_n_5\
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(4),
      I1 => \^colstart\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(4),
      O => \rdata[4]_i_10_n_5\
    );
\rdata[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^invideoformat\(4),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^outvideoformat\(4),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[4]_i_11_n_5\
    );
\rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(4),
      I1 => \^k33\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(4),
      O => \rdata[4]_i_12_n_5\
    );
\rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(4),
      I1 => \^clampmin\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(4),
      O => \rdata[4]_i_13_n_5\
    );
\rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(4),
      I1 => \^k13_2\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(4),
      O => \rdata[4]_i_14_n_5\
    );
\rdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(4),
      I1 => \^k31_2\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(4),
      O => \rdata[4]_i_15_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C5C5F5F5F5C5F5"
    )
        port map (
      I0 => \rdata[4]_i_5_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clampmin_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clipmax_2\(4),
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[4]_i_8_n_5\,
      I1 => \rdata[4]_i_9_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[4]_i_10_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[4]_i_11_n_5\,
      O => \rdata[4]_i_4_n_5\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(4),
      I1 => \^goffset_2\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(4),
      O => \rdata[4]_i_5_n_5\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(4),
      I1 => \^k22\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(4),
      O => \rdata[4]_i_8_n_5\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(4),
      I1 => \^k11\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(4),
      O => \rdata[4]_i_9_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00E2FFFFFFFF"
    )
        port map (
      I0 => \rdata[5]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => \rdata_reg[5]_i_3_n_5\,
      I3 => \rdata[14]_i_5_n_5\,
      I4 => \rdata[5]_i_4_n_5\,
      I5 => \rdata[5]_i_5_n_5\,
      O => \rdata[5]_i_1_n_5\
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(5),
      I1 => \^k33\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(5),
      O => \rdata[5]_i_10_n_5\
    );
\rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(5),
      I1 => \^clampmin\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(5),
      O => \rdata[5]_i_11_n_5\
    );
\rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(5),
      I1 => \^k13_2\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(5),
      O => \rdata[5]_i_13_n_5\
    );
\rdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(5),
      I1 => \^k31_2\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(5),
      O => \rdata[5]_i_14_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \rdata[5]_i_6_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^invideoformat\(5),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^outvideoformat\(5),
      I5 => s_axi_CTRL_ARADDR(4),
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404FFFF54045404"
    )
        port map (
      I0 => \rdata[7]_i_6_n_5\,
      I1 => \^clampmin_2\(5),
      I2 => \rdata[7]_i_5_n_5\,
      I3 => \^clipmax_2\(5),
      I4 => \rdata[9]_i_4_n_5\,
      I5 => \rdata[5]_i_9_n_5\,
      O => \rdata[5]_i_4_n_5\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0131CDFDFFFFFFFF"
    )
        port map (
      I0 => \rdata[5]_i_10_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \rdata[5]_i_11_n_5\,
      I4 => \rdata_reg[5]_i_12_n_5\,
      I5 => \rdata[0]_i_4_n_5\,
      O => \rdata[5]_i_5_n_5\
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(5),
      I1 => \^colstart\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(5),
      O => \rdata[5]_i_6_n_5\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(5),
      I1 => \^k11\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(5),
      O => \rdata[5]_i_7_n_5\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(5),
      I1 => \^k22\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(5),
      O => \rdata[5]_i_8_n_5\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(5),
      I1 => \^goffset_2\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(5),
      O => \rdata[5]_i_9_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F0F001010"
    )
        port map (
      I0 => \rdata[6]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(6),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => \rdata_reg[6]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata[6]_i_4_n_5\,
      O => \rdata[6]_i_1_n_5\
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(6),
      I1 => \^colstart\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(6),
      O => \rdata[6]_i_10_n_5\
    );
\rdata[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^invideoformat\(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^outvideoformat\(6),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[6]_i_11_n_5\
    );
\rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(6),
      I1 => \^k33\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(6),
      O => \rdata[6]_i_12_n_5\
    );
\rdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(6),
      I1 => \^clampmin\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(6),
      O => \rdata[6]_i_13_n_5\
    );
\rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(6),
      I1 => \^k13_2\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(6),
      O => \rdata[6]_i_14_n_5\
    );
\rdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(6),
      I1 => \^k31_2\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(6),
      O => \rdata[6]_i_15_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C5C5C5F5F5F5C5F5"
    )
        port map (
      I0 => \rdata[6]_i_5_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => \^clampmin_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^clipmax_2\(6),
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[6]_i_8_n_5\,
      I1 => \rdata[6]_i_9_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[6]_i_10_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[6]_i_11_n_5\,
      O => \rdata[6]_i_4_n_5\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(6),
      I1 => \^goffset_2\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(6),
      O => \rdata[6]_i_5_n_5\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(6),
      I1 => \^k22\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(6),
      O => \rdata[6]_i_8_n_5\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(6),
      I1 => \^k11\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(6),
      O => \rdata[6]_i_9_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAFE"
    )
        port map (
      I0 => \rdata[7]_i_2_n_5\,
      I1 => \rdata_reg[7]_i_3_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[7]_i_4_n_5\,
      O => \rdata[7]_i_1_n_5\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(7),
      I1 => \^k31_2\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(7),
      O => \rdata[7]_i_10_n_5\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(7),
      I1 => \^k13_2\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(7),
      O => \rdata[7]_i_11_n_5\
    );
\rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^clipmax\(7),
      I1 => \^clampmin\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^boffset\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^goffset\(7),
      O => \rdata[7]_i_12_n_5\
    );
\rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(7),
      I1 => \^k33\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(7),
      O => \rdata[7]_i_13_n_5\
    );
\rdata[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(7),
      I1 => \^invideoformat\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_36_in(7),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_14_n_5\
    );
\rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(7),
      I1 => \^colstart\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(7),
      O => \rdata[7]_i_15_n_5\
    );
\rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(7),
      I1 => \^k11\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(7),
      O => \rdata[7]_i_16_n_5\
    );
\rdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(7),
      I1 => \^k22\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(7),
      O => \rdata[7]_i_17_n_5\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02FFFF0E020E02"
    )
        port map (
      I0 => \^clampmin_2\(7),
      I1 => \rdata[7]_i_5_n_5\,
      I2 => \rdata[7]_i_6_n_5\,
      I3 => \^clipmax_2\(7),
      I4 => \rdata[9]_i_4_n_5\,
      I5 => \rdata[7]_i_7_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => \rdata[7]_i_10_n_5\,
      I1 => \rdata[7]_i_11_n_5\,
      I2 => \rdata[7]_i_12_n_5\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[7]_i_13_n_5\,
      O => \rdata[7]_i_4_n_5\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(5),
      O => \rdata[7]_i_5_n_5\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(6),
      O => \rdata[7]_i_6_n_5\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(7),
      I1 => \^goffset_2\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(7),
      O => \rdata[7]_i_7_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rdata[8]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \rdata[8]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[8]_i_4_n_5\,
      O => \rdata[8]_i_1_n_5\
    );
\rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(8),
      I1 => \^k22\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(8),
      O => \rdata[8]_i_10_n_5\
    );
\rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(8),
      I1 => \^k11\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(8),
      O => \rdata[8]_i_11_n_5\
    );
\rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(8),
      I1 => \^colstart\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(8),
      O => \rdata[8]_i_12_n_5\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => \rdata[8]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(6),
      O => \rdata[8]_i_2_n_5\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[8]_i_6_n_5\,
      I1 => \rdata[8]_i_7_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[8]_i_8_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[8]_i_9_n_5\,
      O => \rdata[8]_i_3_n_5\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \rdata[8]_i_10_n_5\,
      I1 => \rdata[8]_i_11_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[8]_i_12_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[8]_i_4_n_5\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(8),
      I1 => \^goffset_2\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(8),
      O => \rdata[8]_i_5_n_5\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(8),
      I1 => \^k31_2\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(8),
      O => \rdata[8]_i_6_n_5\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(8),
      I1 => \^k13_2\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(8),
      O => \rdata[8]_i_7_n_5\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^goffset\(8),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^boffset\(8),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[8]_i_8_n_5\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(8),
      I1 => \^k33\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(8),
      O => \rdata[8]_i_9_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0CAE0C0CFFAE"
    )
        port map (
      I0 => \rdata[9]_i_2_n_5\,
      I1 => \rdata[9]_i_3_n_5\,
      I2 => \rdata[9]_i_4_n_5\,
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => s_axi_CTRL_ARADDR(8),
      I5 => \rdata[9]_i_5_n_5\,
      O => \rdata[9]_i_1_n_5\
    );
\rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k32_2\(9),
      I1 => \^k31_2\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k23_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k22_2\(9),
      O => \rdata[9]_i_10_n_5\
    );
\rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k21_2\(9),
      I1 => \^k13_2\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k12_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k11_2\(9),
      O => \rdata[9]_i_11_n_5\
    );
\rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(9),
      I1 => \^k33\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(9),
      O => \rdata[9]_i_12_n_5\
    );
\rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^boffset\(9),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^goffset\(9),
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[9]_i_13_n_5\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[9]_i_6_n_5\,
      I1 => \rdata[9]_i_7_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[9]_i_8_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[9]_i_9_n_5\,
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^boffset_2\(9),
      I1 => \^goffset_2\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^roffset_2\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k33_2\(9),
      O => \rdata[9]_i_3_n_5\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[9]_i_4_n_5\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055FF330F"
    )
        port map (
      I0 => \rdata[9]_i_10_n_5\,
      I1 => \rdata[9]_i_11_n_5\,
      I2 => \rdata[9]_i_12_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[9]_i_13_n_5\,
      O => \rdata[9]_i_5_n_5\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(9),
      I1 => \^k22\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(9),
      O => \rdata[9]_i_6_n_5\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(9),
      I1 => \^k11\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(9),
      O => \rdata[9]_i_7_n_5\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(9),
      I1 => \^colstart\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^height\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^width\(9),
      O => \rdata[9]_i_8_n_5\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => \^interrupt\,
      I2 => s_axi_CTRL_ARADDR(3),
      O => \rdata[9]_i_9_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[0]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(0),
      R => '0'
    );
\rdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_17_n_5\,
      I1 => \rdata[0]_i_18_n_5\,
      O => \rdata_reg[0]_i_10_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_19_n_5\,
      I1 => \rdata[0]_i_20_n_5\,
      O => \rdata_reg[0]_i_13_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_21_n_5\,
      I1 => \rdata[0]_i_22_n_5\,
      O => \rdata_reg[0]_i_14_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_9_n_5\,
      I1 => \rdata_reg[0]_i_10_n_5\,
      O => \rdata_reg[0]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_13_n_5\,
      I1 => \rdata_reg[0]_i_14_n_5\,
      O => \rdata_reg[0]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_15_n_5\,
      I1 => \rdata[0]_i_16_n_5\,
      O => \rdata_reg[0]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_7_n_5\,
      I1 => \rdata[13]_i_8_n_5\,
      O => \rdata_reg[13]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[13]_i_9_n_5\,
      I1 => \rdata[13]_i_10_n_5\,
      O => \rdata_reg[13]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_8_n_5\,
      I1 => \rdata[14]_i_9_n_5\,
      O => \rdata_reg[14]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[14]_i_10_n_5\,
      I1 => \rdata[14]_i_11_n_5\,
      O => \rdata_reg[14]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_5\,
      Q => \^s_axi_ctrl_rdata\(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rdata[1]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(1),
      R => '0'
    );
\rdata_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_15_n_5\,
      I1 => \rdata[1]_i_16_n_5\,
      O => \rdata_reg[1]_i_11_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_17_n_5\,
      I1 => \rdata[1]_i_18_n_5\,
      O => \rdata_reg[1]_i_12_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_19_n_5\,
      I1 => \rdata[1]_i_20_n_5\,
      O => \rdata_reg[1]_i_13_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_21_n_5\,
      I1 => \rdata[1]_i_22_n_5\,
      O => \rdata_reg[1]_i_14_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_11_n_5\,
      I1 => \rdata_reg[1]_i_12_n_5\,
      O => \rdata_reg[1]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_13_n_5\,
      I1 => \rdata_reg[1]_i_14_n_5\,
      O => \rdata_reg[1]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(2),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_6_n_5\,
      I1 => \rdata_reg[2]_i_7_n_5\,
      O => \rdata_reg[2]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_8_n_5\,
      I1 => \rdata_reg[2]_i_9_n_5\,
      O => \rdata_reg[2]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_10_n_5\,
      I1 => \rdata[2]_i_11_n_5\,
      O => \rdata_reg[2]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_12_n_5\,
      I1 => \rdata[2]_i_13_n_5\,
      O => \rdata_reg[2]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_14_n_5\,
      I1 => \rdata[2]_i_15_n_5\,
      O => \rdata_reg[2]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_16_n_5\,
      I1 => \rdata[2]_i_17_n_5\,
      O => \rdata_reg[2]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(3),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[3]_i_5_n_5\,
      I1 => \rdata_reg[3]_i_6_n_5\,
      O => \rdata_reg[3]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[3]_i_8_n_5\,
      I1 => \rdata_reg[3]_i_9_n_5\,
      O => \rdata_reg[3]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_10_n_5\,
      I1 => \rdata[3]_i_11_n_5\,
      O => \rdata_reg[3]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_12_n_5\,
      I1 => \rdata[3]_i_13_n_5\,
      O => \rdata_reg[3]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_14_n_5\,
      I1 => \rdata[3]_i_15_n_5\,
      O => \rdata_reg[3]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_16_n_5\,
      I1 => \rdata[3]_i_17_n_5\,
      O => \rdata_reg[3]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[4]_i_6_n_5\,
      I1 => \rdata_reg[4]_i_7_n_5\,
      O => \rdata_reg[4]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_12_n_5\,
      I1 => \rdata[4]_i_13_n_5\,
      O => \rdata_reg[4]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_14_n_5\,
      I1 => \rdata[4]_i_15_n_5\,
      O => \rdata_reg[4]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_13_n_5\,
      I1 => \rdata[5]_i_14_n_5\,
      O => \rdata_reg[5]_i_12_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_7_n_5\,
      I1 => \rdata[5]_i_8_n_5\,
      O => \rdata_reg[5]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[6]_i_6_n_5\,
      I1 => \rdata_reg[6]_i_7_n_5\,
      O => \rdata_reg[6]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_12_n_5\,
      I1 => \rdata[6]_i_13_n_5\,
      O => \rdata_reg[6]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_14_n_5\,
      I1 => \rdata[6]_i_15_n_5\,
      O => \rdata_reg[6]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(7),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[7]_i_8_n_5\,
      I1 => \rdata_reg[7]_i_9_n_5\,
      O => \rdata_reg[7]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_14_n_5\,
      I1 => \rdata[7]_i_15_n_5\,
      O => \rdata_reg[7]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_16_n_5\,
      I1 => \rdata[7]_i_17_n_5\,
      O => \rdata_reg[7]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_5\,
      Q => \^s_axi_ctrl_rdata\(9),
      R => \rdata[15]_i_1_n_5\
    );
\waddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_5_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg is
  port (
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ROffset_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg is
  signal HwReg_ROffset_V_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ROffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_ROffset_V_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ROffset_V_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_ROffset_V_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ROffset_V_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_ROffset_V_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ROffset_V_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_ROffset_V_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ROffset_V_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_ROffset_V_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_ROffset_V_channel_dout(9)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(9),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(9),
      O => C(9)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(8),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(8),
      O => C(8)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(7),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(7),
      O => C(7)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(6),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(6),
      O => C(6)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(5),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(5),
      O => C(5)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(4),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(4),
      O => C(4)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(3),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(3),
      O => C(3)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(2),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(2),
      O => C(2)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(1),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(1),
      O => C(1)
    );
p_reg_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_V_channel_dout(0),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_71 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ROffset_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_71 : entity is "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_71 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ROffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_90 is
  port (
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_GOffset_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_90 : entity is "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_90 is
  signal HwReg_GOffset_V_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_GOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_GOffset_V_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_GOffset_V_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_GOffset_V_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_GOffset_V_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_GOffset_V_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_GOffset_V_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_GOffset_V_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_GOffset_V_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_GOffset_V_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_GOffset_V_channel_dout(9)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(9),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(9),
      O => C(9)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(8),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(8),
      O => C(8)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(7),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(7),
      O => C(7)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(6),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(6),
      O => C(6)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(5),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(5),
      O => C(5)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(4),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(4),
      O => C(4)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(3),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(3),
      O => C(3)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(2),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(2),
      O => C(2)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(1),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(1),
      O => C(1)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_V_channel_dout(0),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_91 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_GOffset_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_91 : entity is "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_91 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_GOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_97 is
  port (
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_BOffset_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_97 : entity is "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_97 is
  signal HwReg_BOffset_V_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_BOffset_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_BOffset_V_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_BOffset_V_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_BOffset_V_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_BOffset_V_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_BOffset_V_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_BOffset_V_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_BOffset_V_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_BOffset_V_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_BOffset_V_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_BOffset_V_channel_dout(9)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(9),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(9),
      O => C(9)
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(8),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(8),
      O => C(8)
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(7),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(7),
      O => C(7)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(6),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(6),
      O => C(6)
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(5),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(5),
      O => C(5)
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(4),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(4),
      O => C(4)
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(3),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(3),
      O => C(3)
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(2),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(2),
      O => C(2)
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(1),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(1),
      O => C(1)
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_dout(0),
      I1 => or_ln105_2_reg_1131_pp0_iter4_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_98 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_BOffset_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_98 : entity is "bd_3a92_csc_0_fifo_w10_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_98 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_BOffset_2_V_channel_U/U_bd_3a92_csc_0_fifo_w10_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c15_empty_n : in STD_LOGIC;
    HwReg_height_c19_empty_n : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(0),
      I2 => HwReg_width_c15_empty_n,
      I3 => HwReg_height_c19_empty_n,
      I4 => HwReg_height_c_full_n,
      I5 => v_hcresampler_core_1_U0_ap_start,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\d_read_reg_22[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_61 is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_channel_write_HwReg_width_c18_channel0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_61 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_61 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_width_c18_channel0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_62 is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c22_channel_empty_n : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    HwReg_height_c21_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_62 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_62 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\HwReg_width_read_reg_410[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\HwReg_width_read_reg_410[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\HwReg_width_read_reg_410[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\HwReg_width_read_reg_410[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\HwReg_width_read_reg_410[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\HwReg_width_read_reg_410[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\HwReg_width_read_reg_410[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\HwReg_width_read_reg_410[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\HwReg_width_read_reg_410[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\HwReg_width_read_reg_410[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\HwReg_width_read_reg_410[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => HwReg_InVideoFormat_channel_empty_n,
      I2 => HwReg_height_c22_channel_empty_n,
      I3 => HwReg_width_c18_channel_empty_n,
      I4 => HwReg_height_c21_full_n,
      I5 => Q(0),
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_63 is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c17_empty_n : in STD_LOGIC;
    HwReg_height_c21_empty_n : in STD_LOGIC;
    HwReg_height_c20_full_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_63 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_63 is
  signal \^srl_sig_reg[0][10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^srl_sig_reg[1][10]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
  \SRL_SIG_reg[0][10]_0\(10 downto 0) <= \^srl_sig_reg[0][10]_0\(10 downto 0);
  \SRL_SIG_reg[1][10]_1\(10 downto 0) <= \^srl_sig_reg[1][10]_1\(10 downto 0);
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(0),
      I1 => \^srl_sig_reg[0][10]_0\(0),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(0),
      I2 => HwReg_width_c17_empty_n,
      I3 => HwReg_height_c21_empty_n,
      I4 => HwReg_height_c20_full_n,
      I5 => v_hcresampler_core_U0_ap_start,
      O => shiftReg_ce
    );
\SRL_SIG[0][10]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(10),
      I1 => \^srl_sig_reg[0][10]_0\(10),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(1),
      I1 => \^srl_sig_reg[0][10]_0\(1),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(2),
      I1 => \^srl_sig_reg[0][10]_0\(2),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(3),
      I1 => \^srl_sig_reg[0][10]_0\(3),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(4),
      I1 => \^srl_sig_reg[0][10]_0\(4),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(5),
      I1 => \^srl_sig_reg[0][10]_0\(5),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(6),
      I1 => \^srl_sig_reg[0][10]_0\(6),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(7),
      I1 => \^srl_sig_reg[0][10]_0\(7),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(8),
      I1 => \^srl_sig_reg[0][10]_0\(8),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(9),
      I1 => \^srl_sig_reg[0][10]_0\(9),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \^srl_sig_reg[0][10]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \^srl_sig_reg[0][10]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \^srl_sig_reg[0][10]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \^srl_sig_reg[0][10]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \^srl_sig_reg[0][10]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \^srl_sig_reg[0][10]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \^srl_sig_reg[0][10]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \^srl_sig_reg[0][10]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \^srl_sig_reg[0][10]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \^srl_sig_reg[0][10]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \^srl_sig_reg[0][10]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(0),
      Q => \^srl_sig_reg[1][10]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(10),
      Q => \^srl_sig_reg[1][10]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(1),
      Q => \^srl_sig_reg[1][10]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(2),
      Q => \^srl_sig_reg[1][10]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(3),
      Q => \^srl_sig_reg[1][10]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(4),
      Q => \^srl_sig_reg[1][10]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(5),
      Q => \^srl_sig_reg[1][10]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(6),
      Q => \^srl_sig_reg[1][10]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(7),
      Q => \^srl_sig_reg[1][10]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(8),
      Q => \^srl_sig_reg[1][10]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(9),
      Q => \^srl_sig_reg[1][10]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_64 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c15_write : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_64 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_64 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\HwReg_width_read_reg_429[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\HwReg_width_read_reg_429[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\HwReg_width_read_reg_429[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\HwReg_width_read_reg_429[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\HwReg_width_read_reg_429[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\HwReg_width_read_reg_429[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\HwReg_width_read_reg_429[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\HwReg_width_read_reg_429[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\HwReg_width_read_reg_429[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\HwReg_width_read_reg_429[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\HwReg_width_read_reg_429[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
\SRL_SIG[0][10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_65 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c15_empty_n : in STD_LOGIC;
    HwReg_height_c19_empty_n : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_65 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_65 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(0),
      I2 => HwReg_width_c15_empty_n,
      I3 => HwReg_height_c19_empty_n,
      I4 => v_hcresampler_core_1_U0_ap_start,
      I5 => HwReg_width_c_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\d_read_reg_22[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_66 is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_channel_write_HwReg_height_c22_channel0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_66 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_66 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_height_c22_channel0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c22_channel_empty_n : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c17_full_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_67 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_67 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => HwReg_InVideoFormat_channel_empty_n,
      I2 => HwReg_height_c22_channel_empty_n,
      I3 => HwReg_width_c18_channel_empty_n,
      I4 => Q(0),
      I5 => HwReg_width_c17_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopHeight_reg_405[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\loopHeight_reg_405[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\loopHeight_reg_405[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\loopHeight_reg_405[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\loopHeight_reg_405[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\loopHeight_reg_405[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\loopHeight_reg_405[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\loopHeight_reg_405[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\loopHeight_reg_405[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\loopHeight_reg_405[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\loopHeight_reg_405[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_68 is
  port (
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c17_empty_n : in STD_LOGIC;
    HwReg_height_c21_empty_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_width_c16_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_68 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_68 is
  signal \^srl_sig_reg[0][10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^srl_sig_reg[1][10]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
  \SRL_SIG_reg[0][10]_0\(10 downto 0) <= \^srl_sig_reg[0][10]_0\(10 downto 0);
  \SRL_SIG_reg[1][10]_1\(10 downto 0) <= \^srl_sig_reg[1][10]_1\(10 downto 0);
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(0),
      I1 => \^srl_sig_reg[0][10]_0\(0),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(0)
    );
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Q(0),
      I2 => HwReg_width_c17_empty_n,
      I3 => HwReg_height_c21_empty_n,
      I4 => v_hcresampler_core_U0_ap_start,
      I5 => HwReg_width_c16_full_n,
      O => shiftReg_ce
    );
\SRL_SIG[0][10]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(10),
      I1 => \^srl_sig_reg[0][10]_0\(10),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(10)
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(1),
      I1 => \^srl_sig_reg[0][10]_0\(1),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(1)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(2),
      I1 => \^srl_sig_reg[0][10]_0\(2),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(2)
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(3),
      I1 => \^srl_sig_reg[0][10]_0\(3),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(3)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(4),
      I1 => \^srl_sig_reg[0][10]_0\(4),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(4)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(5),
      I1 => \^srl_sig_reg[0][10]_0\(5),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(5)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(6),
      I1 => \^srl_sig_reg[0][10]_0\(6),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(7),
      I1 => \^srl_sig_reg[0][10]_0\(7),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(7)
    );
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(8),
      I1 => \^srl_sig_reg[0][10]_0\(8),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(8)
    );
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][10]_1\(9),
      I1 => \^srl_sig_reg[0][10]_0\(9),
      I2 => \SRL_SIG_reg[0][10]_1\,
      I3 => \SRL_SIG_reg[0][10]_2\,
      O => \SRL_SIG_reg[1][10]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \^srl_sig_reg[0][10]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \^srl_sig_reg[0][10]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \^srl_sig_reg[0][10]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \^srl_sig_reg[0][10]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \^srl_sig_reg[0][10]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \^srl_sig_reg[0][10]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \^srl_sig_reg[0][10]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \^srl_sig_reg[0][10]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \^srl_sig_reg[0][10]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \^srl_sig_reg[0][10]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \^srl_sig_reg[0][10]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(0),
      Q => \^srl_sig_reg[1][10]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(10),
      Q => \^srl_sig_reg[1][10]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(1),
      Q => \^srl_sig_reg[1][10]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(2),
      Q => \^srl_sig_reg[1][10]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(3),
      Q => \^srl_sig_reg[1][10]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(4),
      Q => \^srl_sig_reg[1][10]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(5),
      Q => \^srl_sig_reg[1][10]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(6),
      Q => \^srl_sig_reg[1][10]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(7),
      Q => \^srl_sig_reg[1][10]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(8),
      Q => \^srl_sig_reg[1][10]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][10]_0\(9),
      Q => \^srl_sig_reg[1][10]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_69 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c15_write : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_69 : entity is "bd_3a92_csc_0_fifo_w11_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_69 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][10]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopHeight_reg_424[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
\loopHeight_reg_424[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(10)
    );
\loopHeight_reg_424[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
\loopHeight_reg_424[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
\loopHeight_reg_424[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
\loopHeight_reg_424[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
\loopHeight_reg_424[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
\loopHeight_reg_424[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
\loopHeight_reg_424[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
\loopHeight_reg_424[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(8)
    );
\loopHeight_reg_424[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_RowStart_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg is
  signal HwReg_RowStart_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cmp17_not_reg_627[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_19_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp17_not_reg_627_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp17_not_reg_627_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp17_not_reg_627_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_627_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cmp17_not_reg_627_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp17_not_reg_627_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_cmp17_not_reg_627_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp17_not_reg_627_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__1\ : label is "soft_lutpair560";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp17_not_reg_627_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp17_not_reg_627_reg[0]_i_3\ : label is 11;
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_RowStart_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_RowStart_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_RowStart_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_RowStart_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_RowStart_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_RowStart_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_RowStart_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_RowStart_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_RowStart_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_RowStart_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_RowStart_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_RowStart_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_RowStart_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_RowStart_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_RowStart_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowStart_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_RowStart_channel_dout(9)
    );
\cmp17_not_reg_627[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(10),
      I1 => \out\(10),
      I2 => HwReg_RowStart_channel_dout(11),
      I3 => \out\(11),
      O => \cmp17_not_reg_627[0]_i_10_n_5\
    );
\cmp17_not_reg_627[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(8),
      I1 => \out\(8),
      I2 => HwReg_RowStart_channel_dout(9),
      I3 => \out\(9),
      O => \cmp17_not_reg_627[0]_i_11_n_5\
    );
\cmp17_not_reg_627[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(6),
      I1 => \out\(6),
      I2 => \out\(7),
      I3 => HwReg_RowStart_channel_dout(7),
      O => \cmp17_not_reg_627[0]_i_12_n_5\
    );
\cmp17_not_reg_627[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(4),
      I1 => \out\(4),
      I2 => \out\(5),
      I3 => HwReg_RowStart_channel_dout(5),
      O => \cmp17_not_reg_627[0]_i_13_n_5\
    );
\cmp17_not_reg_627[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(2),
      I1 => \out\(2),
      I2 => \out\(3),
      I3 => HwReg_RowStart_channel_dout(3),
      O => \cmp17_not_reg_627[0]_i_14_n_5\
    );
\cmp17_not_reg_627[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => HwReg_RowStart_channel_dout(1),
      O => \cmp17_not_reg_627[0]_i_15_n_5\
    );
\cmp17_not_reg_627[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(6),
      I1 => \out\(6),
      I2 => HwReg_RowStart_channel_dout(7),
      I3 => \out\(7),
      O => \cmp17_not_reg_627[0]_i_16_n_5\
    );
\cmp17_not_reg_627[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(4),
      I1 => \out\(4),
      I2 => HwReg_RowStart_channel_dout(5),
      I3 => \out\(5),
      O => \cmp17_not_reg_627[0]_i_17_n_5\
    );
\cmp17_not_reg_627[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(2),
      I1 => \out\(2),
      I2 => HwReg_RowStart_channel_dout(3),
      I3 => \out\(3),
      O => \cmp17_not_reg_627[0]_i_18_n_5\
    );
\cmp17_not_reg_627[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(0),
      I1 => \out\(0),
      I2 => HwReg_RowStart_channel_dout(1),
      I3 => \out\(1),
      O => \cmp17_not_reg_627[0]_i_19_n_5\
    );
\cmp17_not_reg_627[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(14),
      I1 => HwReg_RowStart_channel_dout(15),
      O => \cmp17_not_reg_627[0]_i_4_n_5\
    );
\cmp17_not_reg_627[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(12),
      I1 => HwReg_RowStart_channel_dout(13),
      O => \cmp17_not_reg_627[0]_i_5_n_5\
    );
\cmp17_not_reg_627[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(10),
      I1 => \out\(10),
      I2 => \out\(11),
      I3 => HwReg_RowStart_channel_dout(11),
      O => \cmp17_not_reg_627[0]_i_6_n_5\
    );
\cmp17_not_reg_627[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(8),
      I1 => \out\(8),
      I2 => \out\(9),
      I3 => HwReg_RowStart_channel_dout(9),
      O => \cmp17_not_reg_627[0]_i_7_n_5\
    );
\cmp17_not_reg_627[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(14),
      I1 => HwReg_RowStart_channel_dout(15),
      O => \cmp17_not_reg_627[0]_i_8_n_5\
    );
\cmp17_not_reg_627[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(12),
      I1 => HwReg_RowStart_channel_dout(13),
      O => \cmp17_not_reg_627[0]_i_9_n_5\
    );
\cmp17_not_reg_627_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp17_not_reg_627_reg[0]_i_3_n_5\,
      CO(3) => CO(0),
      CO(2) => \cmp17_not_reg_627_reg[0]_i_2_n_6\,
      CO(1) => \cmp17_not_reg_627_reg[0]_i_2_n_7\,
      CO(0) => \cmp17_not_reg_627_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3) => \cmp17_not_reg_627[0]_i_4_n_5\,
      DI(2) => \cmp17_not_reg_627[0]_i_5_n_5\,
      DI(1) => \cmp17_not_reg_627[0]_i_6_n_5\,
      DI(0) => \cmp17_not_reg_627[0]_i_7_n_5\,
      O(3 downto 0) => \NLW_cmp17_not_reg_627_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp17_not_reg_627[0]_i_8_n_5\,
      S(2) => \cmp17_not_reg_627[0]_i_9_n_5\,
      S(1) => \cmp17_not_reg_627[0]_i_10_n_5\,
      S(0) => \cmp17_not_reg_627[0]_i_11_n_5\
    );
\cmp17_not_reg_627_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp17_not_reg_627_reg[0]_i_3_n_5\,
      CO(2) => \cmp17_not_reg_627_reg[0]_i_3_n_6\,
      CO(1) => \cmp17_not_reg_627_reg[0]_i_3_n_7\,
      CO(0) => \cmp17_not_reg_627_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \cmp17_not_reg_627[0]_i_12_n_5\,
      DI(2) => \cmp17_not_reg_627[0]_i_13_n_5\,
      DI(1) => \cmp17_not_reg_627[0]_i_14_n_5\,
      DI(0) => \cmp17_not_reg_627[0]_i_15_n_5\,
      O(3 downto 0) => \NLW_cmp17_not_reg_627_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp17_not_reg_627[0]_i_16_n_5\,
      S(2) => \cmp17_not_reg_627[0]_i_17_n_5\,
      S(1) => \cmp17_not_reg_627[0]_i_18_n_5\,
      S(0) => \cmp17_not_reg_627[0]_i_19_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_70 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_RowEnd_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_70 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_70 is
  signal HwReg_RowEnd_channel_dout : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__2\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__2\ : label is "soft_lutpair559";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_RowEnd_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_RowEnd_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_RowEnd_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_RowEnd_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_RowEnd_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
\cmp20_not_reg_632[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowEnd_channel_dout(14),
      I1 => HwReg_RowEnd_channel_dout(15),
      O => S(1)
    );
\cmp20_not_reg_632[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowEnd_channel_dout(12),
      I1 => HwReg_RowEnd_channel_dout(13),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_72 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K33_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_72 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_72 is
  signal HwReg_K33_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__11\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__11\ : label is "soft_lutpair554";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K33_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K33_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K33_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K33_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K33_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K33_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K33_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K33_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K33_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K33_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K33_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K33_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K33_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K33_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K33_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K33_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K33_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_73 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K33_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_73 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_73 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__25\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__25\ : label is "soft_lutpair553";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K33_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_74 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K32_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_74 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_74 is
  signal HwReg_K32_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__10\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__10\ : label is "soft_lutpair552";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K32_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K32_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K32_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K32_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K32_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K32_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K32_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K32_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K32_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K32_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K32_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K32_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K32_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K32_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K32_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K32_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K32_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_75 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K32_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_75 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_75 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__24\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__24\ : label is "soft_lutpair551";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K32_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_76 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K31_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_76 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_76 is
  signal HwReg_K31_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__9\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__9\ : label is "soft_lutpair550";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K31_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K31_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K31_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K31_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K31_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K31_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K31_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K31_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K31_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K31_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K31_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K31_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K31_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K31_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K31_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K31_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K31_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_77 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K31_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_77 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_77 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__23\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__23\ : label is "soft_lutpair549";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K31_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_78 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K23_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_78 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_78 is
  signal HwReg_K23_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__8\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__8\ : label is "soft_lutpair548";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K23_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K23_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K23_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K23_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K23_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K23_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K23_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K23_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K23_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K23_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K23_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K23_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K23_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K23_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K23_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K23_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K23_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_79 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K23_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_79 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_79 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__22\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__22\ : label is "soft_lutpair547";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K23_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_80 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K22_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_80 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_80 is
  signal HwReg_K22_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__7\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__7\ : label is "soft_lutpair546";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K22_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K22_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K22_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K22_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K22_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K22_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K22_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K22_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K22_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K22_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K22_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K22_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K22_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K22_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K22_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K22_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K22_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_81 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K22_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_81 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_81 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__21\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__21\ : label is "soft_lutpair545";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K22_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_82 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K21_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_82 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_82 is
  signal HwReg_K21_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__6\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__6\ : label is "soft_lutpair544";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K21_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K21_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K21_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K21_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K21_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K21_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K21_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K21_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K21_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K21_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K21_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K21_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K21_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K21_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K21_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K21_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K21_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_83 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K21_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_83 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_83 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__20\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__20\ : label is "soft_lutpair543";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K21_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_84 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K13_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_84 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_84 is
  signal HwReg_K13_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__5\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__5\ : label is "soft_lutpair542";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K13_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K13_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K13_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K13_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K13_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K13_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K13_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K13_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K13_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K13_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K13_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K13_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K13_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K13_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K13_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K13_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K13_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131_pp0_iter2_reg,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_85 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K13_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_85 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_85 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__19\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__19\ : label is "soft_lutpair541";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K13_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_86 is
  port (
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K12_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_86 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_86 is
  signal HwReg_K12_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__4\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__4\ : label is "soft_lutpair540";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K12_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K12_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K12_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K12_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K12_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K12_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K12_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K12_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K12_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K12_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K12_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K12_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K12_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K12_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K12_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K12_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K12_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_87 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K12_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_87 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_87 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__18\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__18\ : label is "soft_lutpair539";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K12_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_88 is
  port (
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K11_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_88 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_88 is
  signal HwReg_K11_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__3\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__3\ : label is "soft_lutpair538";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K11_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K11_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K11_channel_dout(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K11_channel_dout(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K11_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K11_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K11_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K11_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K11_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K11_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K11_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K11_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K11_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K11_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K11_channel_dout(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K11_channel_dout(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K11_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1131,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1131,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1131,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1131,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1131,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1131,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1131,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1131,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_89 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_K11_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_89 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_89 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__17\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__17\ : label is "soft_lutpair537";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_K11_2_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_92 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ColStart_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_92 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_92 is
  signal HwReg_ColStart_channel_dout : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal \^out\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \out\(12 downto 0) <= \^out\(12 downto 0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_ColStart_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_ColStart_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_ColStart_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(12)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColStart_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\icmp_ln103_fu_373_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(12),
      O => S(1)
    );
\icmp_ln103_fu_373_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => HwReg_ColStart_channel_dout(14),
      I1 => HwReg_ColStart_channel_dout(13),
      I2 => HwReg_ColStart_channel_dout(12),
      O => S(0)
    );
\icmp_ln104_fu_391_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_ColStart_channel_dout(14),
      I1 => \^out\(12),
      O => ap_clk_0(1)
    );
\icmp_ln104_fu_391_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_ColStart_channel_dout(12),
      I1 => HwReg_ColStart_channel_dout(13),
      O => ap_clk_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_93 is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ColEnd_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_93 : entity is "bd_3a92_csc_0_fifo_w16_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_93 is
  signal HwReg_ColEnd_channel_dout : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__0\ : label is "soft_lutpair536";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_3a92_csc_0_fifo_w16_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_ColEnd_channel_dout(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_ColEnd_channel_dout(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_ColEnd_channel_dout(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_ColEnd_channel_dout(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ColEnd_channel0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
\icmp_ln103_1_fu_379_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_ColEnd_channel_dout(15),
      O => S(1)
    );
\icmp_ln103_1_fu_379_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => HwReg_ColEnd_channel_dout(14),
      I1 => HwReg_ColEnd_channel_dout(13),
      I2 => HwReg_ColEnd_channel_dout(12),
      O => S(0)
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => HwReg_ColEnd_channel_dout(14),
      I1 => HwReg_ColEnd_channel_dout(15),
      O => DI(1)
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => HwReg_ColEnd_channel_dout(12),
      I1 => HwReg_ColEnd_channel_dout(13),
      O => DI(0)
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_ColEnd_channel_dout(14),
      I1 => HwReg_ColEnd_channel_dout(15),
      O => ap_clk_0(1)
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_ColEnd_channel_dout(12),
      I1 => HwReg_ColEnd_channel_dout(13),
      O => ap_clk_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S_shiftReg is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0 : out STD_LOGIC;
    ap_block_pp0_stage0_110015 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln685_reg_416_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \loopWidth_reg_421_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S_shiftReg is
  signal \^ap_clk_0\ : STD_LOGIC;
  signal \^ap_sync_channel_write_bpassthru_422_or_420_in_loc_channel0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
begin
  ap_clk_0 <= \^ap_clk_0\;
  ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0 <= \^ap_sync_channel_write_bpassthru_422_or_420_in_loc_channel0\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^ap_sync_channel_write_bpassthru_422_or_420_in_loc_channel0\,
      CLK => ap_clk,
      D => \select_ln685_reg_416_reg[2]\(0),
      Q => \^ap_clk_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => \^ap_sync_channel_write_bpassthru_422_or_420_in_loc_channel0\
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\loopWidth_reg_421[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \loopWidth_reg_421_reg[3]\(1),
      O => S(1)
    );
\loopWidth_reg_421[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_clk_0\,
      I1 => \loopWidth_reg_421_reg[3]\(0),
      O => S(0)
    );
\select_ln685_reg_416[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_clk_0\,
      O => ap_block_pp0_stage0_110015
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S_shiftReg is
  port (
    bPassThru_422_or_420_Out_loc_channel_dout : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0 : out STD_LOGIC;
    select_ln720_fu_233_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_empty_n_reg : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \loopWidth_reg_440_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S_shiftReg is
  signal \^ap_sync_channel_write_bpassthru_422_or_420_out_loc_channel0\ : STD_LOGIC;
  signal \^bpassthru_422_or_420_out_loc_channel_dout\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d5_S_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_3a92_csc_0_fifo_w1_d5_S_ram/SRL_SIG_reg[4][0]_srl5 ";
begin
  ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0 <= \^ap_sync_channel_write_bpassthru_422_or_420_out_loc_channel0\;
  bPassThru_422_or_420_Out_loc_channel_dout <= \^bpassthru_422_or_420_out_loc_channel_dout\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => \^ap_sync_channel_write_bpassthru_422_or_420_out_loc_channel0\,
      CLK => ap_clk,
      D => if_din(0),
      Q => \^bpassthru_422_or_420_out_loc_channel_dout\
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => internal_empty_n_reg,
      I1 => internal_empty_n_reg_0,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_done_reg,
      O => \^ap_sync_channel_write_bpassthru_422_or_420_out_loc_channel0\
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\loopWidth_reg_440[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^bpassthru_422_or_420_out_loc_channel_dout\,
      I1 => \loopWidth_reg_440_reg[3]\(0),
      O => S(0)
    );
\not_read15_reg_445[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bpassthru_422_or_420_out_loc_channel_dout\,
      O => select_ln720_fu_233_p3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg is
  port (
    \icmp_ln619_reg_376_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__2\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__2\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__1\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__1\ : label is "soft_lutpair635";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
  \out\(23 downto 0) <= \^out\(23 downto 0);
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \^out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \^out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \^out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \^out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \^out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \^out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \^out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \^out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(8),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(9),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(2),
      I1 => \^out\(10),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(3),
      I1 => \^out\(11),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(4),
      I1 => \^out\(12),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(13),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(6),
      I1 => \^out\(14),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => \^out\(7),
      I1 => \^out\(15),
      I2 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      O => \icmp_ln619_reg_376_reg[0]\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_55 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_55 : entity is "bd_3a92_csc_0_fifo_w24_d16_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_55 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__0\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__0\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__0\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__0\ : label is "soft_lutpair630";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_56 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_56 : entity is "bd_3a92_csc_0_fifo_w24_d16_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_56 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6\ : label is "soft_lutpair625";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_57 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_57 : entity is "bd_3a92_csc_0_fifo_w24_d16_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_57 is
  signal \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__2\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__2\ : label is "soft_lutpair620";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_3a92_csc_0_fifo_w24_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__2_n_5\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S_shiftReg is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cond_reg_339_reg[0]\ : in STD_LOGIC;
    \cond_reg_339_reg[0]_0\ : in STD_LOGIC;
    \cond_reg_339_reg[0]_1\ : in STD_LOGIC;
    ap_sync_channel_write_HwReg_InVideoFormat_channel0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cond_reg_339[0]_i_2_n_5\ : STD_LOGIC;
  signal \cond_reg_339[0]_i_3_n_5\ : STD_LOGIC;
  signal \cond_reg_339[0]_i_4_n_5\ : STD_LOGIC;
  signal \cond_reg_339[0]_i_5_n_5\ : STD_LOGIC;
  signal \cond_reg_339[0]_i_6_n_5\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\cond_reg_339[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \cond_reg_339[0]_i_2_n_5\,
      I1 => \cond_reg_339[0]_i_3_n_5\,
      I2 => \cond_reg_339[0]_i_4_n_5\,
      I3 => \cond_reg_339[0]_i_5_n_5\,
      I4 => Q(0),
      I5 => \cond_reg_339_reg[0]\,
      O => \ap_CS_fsm_reg[0]\
    );
\cond_reg_339[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A20AA"
    )
        port map (
      I0 => \cond_reg_339[0]_i_6_n_5\,
      I1 => \cond_reg_339_reg[0]_0\,
      I2 => \cond_reg_339_reg[0]_1\,
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \SRL_SIG_reg[1]_1\(0),
      O => \cond_reg_339[0]_i_2_n_5\
    );
\cond_reg_339[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[1]_1\(3),
      I2 => \cond_reg_339_reg[0]_0\,
      I3 => \cond_reg_339_reg[0]_1\,
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \cond_reg_339[0]_i_3_n_5\
    );
\cond_reg_339[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => \cond_reg_339_reg[0]_0\,
      I3 => \cond_reg_339_reg[0]_1\,
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \SRL_SIG_reg[1]_1\(6),
      O => \cond_reg_339[0]_i_4_n_5\
    );
\cond_reg_339[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A20AA"
    )
        port map (
      I0 => Q(0),
      I1 => \cond_reg_339_reg[0]_0\,
      I2 => \cond_reg_339_reg[0]_1\,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \SRL_SIG_reg[1]_1\(7),
      O => \cond_reg_339[0]_i_5_n_5\
    );
\cond_reg_339[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[1]_1\(1),
      I2 => \cond_reg_339_reg[0]_0\,
      I3 => \cond_reg_339_reg[0]_1\,
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \cond_reg_339[0]_i_6_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ClipMax_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1131_pp0_iter6_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg is
  signal HwReg_ClipMax_V_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__16\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__16\ : label is "soft_lutpair535";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClipMax_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[0]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[1]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[2]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[3]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[4]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[5]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[6]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[7]_i_1\ : label is "soft_lutpair534";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_ClipMax_V_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ClipMax_V_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_ClipMax_V_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ClipMax_V_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_ClipMax_V_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ClipMax_V_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_ClipMax_V_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ClipMax_V_channel_dout(7)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/max_val_reg_1326[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_V_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_94 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ClipMax_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_94 : entity is "bd_3a92_csc_0_fifo_w8_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_94 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__30\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__30\ : label is "soft_lutpair530";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClipMax_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_95 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ClampMin_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1131_pp0_iter6_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_95 : entity is "bd_3a92_csc_0_fifo_w8_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_95 is
  signal HwReg_ClampMin_V_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__15\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__15\ : label is "soft_lutpair529";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClampMin_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[0]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[1]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[2]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[3]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[4]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[5]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[6]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[7]_i_1\ : label is "soft_lutpair528";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_ClampMin_V_channel_dout(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ClampMin_V_channel_dout(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_ClampMin_V_channel_dout(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ClampMin_V_channel_dout(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_ClampMin_V_channel_dout(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ClampMin_V_channel_dout(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_ClampMin_V_channel_dout(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ClampMin_V_channel_dout(7)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/min_val_reg_1334[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_V_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1131_pp0_iter6_reg,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_96 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_96 : entity is "bd_3a92_csc_0_fifo_w8_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_96 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__29\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_4__29\ : label is "soft_lutpair524";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_ClampMin_2_V_channel_U/U_bd_3a92_csc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S_shiftReg is
  port (
    ap_clk_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S_shiftReg is
  signal HwReg_OutVideoFormat_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4_n_5\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][0]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_4\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_5\ : label is "soft_lutpair555";
  attribute srl_bus_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][1]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][1]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][2]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][2]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][3]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][3]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][4]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][4]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][5]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][5]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][6]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][6]_srl6 ";
  attribute srl_bus_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5] ";
  attribute srl_name of \SRL_SIG_reg[5][7]_srl6\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_3a92_csc_0_fifo_w8_d6_S_ram/SRL_SIG_reg[5][7]_srl6 ";
begin
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_OutVideoFormat_channel_dout(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_OutVideoFormat_channel_dout(1)
    );
\SRL_SIG_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_OutVideoFormat_channel_dout(2)
    );
\SRL_SIG_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_OutVideoFormat_channel_dout(3)
    );
\SRL_SIG_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_OutVideoFormat_channel_dout(4)
    );
\SRL_SIG_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_OutVideoFormat_channel_dout(5)
    );
\SRL_SIG_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_OutVideoFormat_channel_dout(6)
    );
\SRL_SIG_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_OutVideoFormat_channel_dout(7)
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(2),
      I1 => HwReg_OutVideoFormat_channel_dout(3),
      I2 => HwReg_OutVideoFormat_channel_dout(0),
      I3 => HwReg_OutVideoFormat_channel_dout(1),
      I4 => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4_n_5\,
      O => ap_clk_0
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(5),
      I1 => HwReg_OutVideoFormat_channel_dout(4),
      I2 => HwReg_OutVideoFormat_channel_dout(7),
      I3 => HwReg_OutVideoFormat_channel_dout(6),
      O => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_4_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_01001 : out STD_LOGIC;
    \cmp150_i_reg_782_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmp150_i_reg_7820 : out STD_LOGIC;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp361011_i_reg_426_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixbuf_y_val_V_16_load_reg_438_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_17_load_reg_443_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_18_load_reg_448_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_120_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \HwReg_width_read_reg_410_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \HwReg_width_read_reg_410_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_x_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready : out STD_LOGIC;
    \x_fu_120_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_120_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_120_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0 : out STD_LOGIC;
    \icmp_ln732_reg_778_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg : in STD_LOGIC;
    \cmp150_i_reg_782_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln732_reg_778 : in STD_LOGIC;
    \pixbuf_y_val_V_2_fu_128_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln724_reg_768_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp361011_i_reg_426 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    tmp_reg_792_pp0_iter1_reg : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_dout : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    tmp_reg_792_pp0_iter3_reg : in STD_LOGIC;
    \pixbuf_y_val_V_3_fu_132_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_fu_136_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_fu_136_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_140_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_140_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_2_fu_128_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_1_fu_124_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln724_reg_768_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmp150_i_reg_782_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln732_fu_289_p2_carry__0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln732_reg_778_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln685_reg_416 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ap_CS_fsm[4]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3__0_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_01001\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_x_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_sig_allocacmp_x_1__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \cmp150_i_reg_782[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp150_i_reg_782[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp150_i_reg_782[0]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_120[11]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_120[11]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_120[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_120[4]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_120[4]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_120[4]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_120[4]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_120[8]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_120[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_120[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_120[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_120_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_120_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_120_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_120_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_120_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_120_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_120_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_120_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_120_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_120_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_x_fu_120_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_fu_120_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3__0\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_i_1 : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_10 : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_11 : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_12 : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_13 : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_14 : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_15 : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_5 : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_6 : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_7 : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_8 : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of icmp_ln724_fu_267_p2_carry_i_9 : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[0]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[1]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[2]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[3]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[4]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[5]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[6]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_1_fu_124[7]_i_2\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[0]_i_1\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[1]_i_1\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[2]_i_1\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[3]_i_1\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[4]_i_1\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[5]_i_1\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[6]_i_1\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_2_fu_128[7]_i_2\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[0]_i_1\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[1]_i_1\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[2]_i_1\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[3]_i_1\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[4]_i_1\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[5]_i_1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[6]_i_1\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_3_fu_132[7]_i_1\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_136[0]_i_1\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_136[1]_i_1\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_136[2]_i_1\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_4_fu_136[3]_i_1\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \x_fu_120[0]_i_1\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \x_fu_120[11]_i_1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \x_fu_120[11]_i_2\ : label is "soft_lutpair728";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_120_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_120_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_120_reg[8]_i_1\ : label is 35;
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  ap_block_pp0_stage0_01001 <= \^ap_block_pp0_stage0_01001\;
  ap_sig_allocacmp_x_1(0) <= \^ap_sig_allocacmp_x_1\(0);
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \^ap_block_pp0_stage0_01001\,
      I4 => \ap_CS_fsm_reg[5]\(2),
      I5 => \ap_CS_fsm_reg[5]\(1),
      O => \cmp361011_i_reg_426_reg[0]\(0)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[0]\,
      I1 => icmp_ln732_reg_778,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_empty_n,
      I4 => stream_in_hresampled_full_n,
      I5 => \ap_CS_fsm[4]_i_3_n_5\,
      O => \^ap_block_pp0_stage0_01001\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln724_reg_768_pp0_iter1_reg,
      I2 => tmp_reg_792_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => tmp_reg_792_pp0_iter3_reg,
      O => \ap_CS_fsm[4]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => cmp361011_i_reg_426,
      I1 => \ap_CS_fsm_reg[5]\(0),
      I2 => \ap_CS_fsm_reg[5]_0\(0),
      I3 => \ap_CS_fsm_reg[5]\(2),
      I4 => \ap_CS_fsm[5]_i_3__0_n_5\,
      O => \cmp361011_i_reg_426_reg[0]\(1)
    );
\ap_CS_fsm[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \^ap_block_pp0_stage0_01001\,
      O => \ap_CS_fsm[5]_i_3__0_n_5\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => CO(0),
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => \^ap_block_pp0_stage0_01001\,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp150_i_reg_782[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2000000020"
    )
        port map (
      I0 => \cmp150_i_reg_782[0]_i_2_n_5\,
      I1 => \^d\(0),
      I2 => \cmp150_i_reg_782[0]_i_3_n_5\,
      I3 => \^ap_block_pp0_stage0_01001\,
      I4 => CO(0),
      I5 => \cmp150_i_reg_782_reg[0]_0\,
      O => \cmp150_i_reg_782_reg[0]\
    );
\cmp150_i_reg_782[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D500000000"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \cmp150_i_reg_782_reg[0]_1\(10),
      I4 => \cmp150_i_reg_782_reg[0]_1\(9),
      I5 => \cmp150_i_reg_782[0]_i_4_n_5\,
      O => \cmp150_i_reg_782[0]_i_2_n_5\
    );
\cmp150_i_reg_782[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(1),
      I1 => \cmp150_i_reg_782_reg[0]_1\(2),
      I2 => \cmp150_i_reg_782_reg[0]_1\(3),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \cmp150_i_reg_782_reg[0]_1\(4),
      O => \cmp150_i_reg_782[0]_i_3_n_5\
    );
\cmp150_i_reg_782[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(5),
      I1 => \cmp150_i_reg_782_reg[0]_1\(6),
      I2 => \cmp150_i_reg_782_reg[0]_1\(7),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \cmp150_i_reg_782_reg[0]_1\(8),
      O => \cmp150_i_reg_782[0]_i_4_n_5\
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => CO(0),
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \ap_CS_fsm_reg[5]\(1),
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0
    );
icmp_ln724_fu_267_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_1__0\(9),
      I1 => \icmp_ln724_reg_768_reg[0]\(9),
      I2 => \icmp_ln724_reg_768_reg[0]\(10),
      I3 => \ap_sig_allocacmp_x_1__0\(10),
      I4 => \ap_sig_allocacmp_x_1__0\(11),
      I5 => \icmp_ln724_reg_768_reg[0]\(11),
      O => S(3)
    );
icmp_ln724_fu_267_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(8),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(8)
    );
icmp_ln724_fu_267_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(3)
    );
icmp_ln724_fu_267_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(4)
    );
icmp_ln724_fu_267_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(5)
    );
icmp_ln724_fu_267_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(1)
    );
icmp_ln724_fu_267_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(2)
    );
icmp_ln724_fu_267_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_1__0\(6),
      I1 => \icmp_ln724_reg_768_reg[0]\(6),
      I2 => \icmp_ln724_reg_768_reg[0]\(7),
      I3 => \ap_sig_allocacmp_x_1__0\(7),
      I4 => \ap_sig_allocacmp_x_1__0\(8),
      I5 => \icmp_ln724_reg_768_reg[0]\(8),
      O => S(2)
    );
icmp_ln724_fu_267_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_1__0\(3),
      I1 => \icmp_ln724_reg_768_reg[0]\(3),
      I2 => \icmp_ln724_reg_768_reg[0]\(4),
      I3 => \ap_sig_allocacmp_x_1__0\(4),
      I4 => \ap_sig_allocacmp_x_1__0\(5),
      I5 => \icmp_ln724_reg_768_reg[0]\(5),
      O => S(1)
    );
icmp_ln724_fu_267_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \^d\(0),
      I1 => \icmp_ln724_reg_768_reg[0]\(0),
      I2 => \icmp_ln724_reg_768_reg[0]\(1),
      I3 => \ap_sig_allocacmp_x_1__0\(1),
      I4 => \ap_sig_allocacmp_x_1__0\(2),
      I5 => \icmp_ln724_reg_768_reg[0]\(2),
      O => S(0)
    );
icmp_ln724_fu_267_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(9)
    );
icmp_ln724_fu_267_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(10)
    );
icmp_ln724_fu_267_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(11)
    );
icmp_ln724_fu_267_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(6)
    );
icmp_ln724_fu_267_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_x_1__0\(7)
    );
\icmp_ln732_fu_289_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C444"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(10),
      I1 => \icmp_ln732_fu_289_p2_carry__0\(10),
      I2 => ap_loop_init_int,
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I4 => \cmp150_i_reg_782_reg[0]_1\(11),
      O => DI(1)
    );
\icmp_ln732_fu_289_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(9),
      I4 => \icmp_ln732_fu_289_p2_carry__0\(8),
      I5 => \cmp150_i_reg_782_reg[0]_1\(8),
      O => DI(0)
    );
\icmp_ln732_fu_289_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500C0D5"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \cmp150_i_reg_782_reg[0]_1\(10),
      I4 => \icmp_ln732_fu_289_p2_carry__0\(10),
      O => \x_fu_120_reg[11]\(1)
    );
\icmp_ln732_fu_289_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(8),
      I4 => \cmp150_i_reg_782_reg[0]_1\(9),
      I5 => \icmp_ln732_fu_289_p2_carry__0\(9),
      O => \x_fu_120_reg[11]\(0)
    );
icmp_ln732_fu_289_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(7),
      I4 => \icmp_ln732_fu_289_p2_carry__0\(6),
      I5 => \cmp150_i_reg_782_reg[0]_1\(6),
      O => \HwReg_width_read_reg_410_reg[7]\(3)
    );
icmp_ln732_fu_289_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(5),
      I4 => \icmp_ln732_fu_289_p2_carry__0\(4),
      I5 => \cmp150_i_reg_782_reg[0]_1\(4),
      O => \HwReg_width_read_reg_410_reg[7]\(2)
    );
icmp_ln732_fu_289_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(3),
      I4 => \icmp_ln732_fu_289_p2_carry__0\(2),
      I5 => \cmp150_i_reg_782_reg[0]_1\(2),
      O => \HwReg_width_read_reg_410_reg[7]\(1)
    );
icmp_ln732_fu_289_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCC040404"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(0),
      I1 => \icmp_ln732_fu_289_p2_carry__0\(0),
      I2 => \cmp150_i_reg_782_reg[0]_1\(1),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln732_fu_289_p2_carry__0\(1),
      O => \HwReg_width_read_reg_410_reg[7]\(0)
    );
icmp_ln732_fu_289_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(6),
      I4 => \cmp150_i_reg_782_reg[0]_1\(7),
      I5 => \icmp_ln732_fu_289_p2_carry__0\(7),
      O => \HwReg_width_read_reg_410_reg[6]\(3)
    );
icmp_ln732_fu_289_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(4),
      I4 => \cmp150_i_reg_782_reg[0]_1\(5),
      I5 => \icmp_ln732_fu_289_p2_carry__0\(5),
      O => \HwReg_width_read_reg_410_reg[6]\(2)
    );
icmp_ln732_fu_289_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln732_fu_289_p2_carry__0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \cmp150_i_reg_782_reg[0]_1\(2),
      I4 => \cmp150_i_reg_782_reg[0]_1\(3),
      I5 => \icmp_ln732_fu_289_p2_carry__0\(3),
      O => \HwReg_width_read_reg_410_reg[6]\(1)
    );
icmp_ln732_fu_289_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(1),
      I3 => \icmp_ln732_fu_289_p2_carry__0\(1),
      I4 => \cmp150_i_reg_782_reg[0]_1\(0),
      I5 => \icmp_ln732_fu_289_p2_carry__0\(0),
      O => \HwReg_width_read_reg_410_reg[6]\(0)
    );
\icmp_ln732_reg_778[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \icmp_ln732_reg_778_reg[0]_0\(0),
      I1 => \^ap_block_pp0_stage0_01001\,
      I2 => CO(0),
      I3 => icmp_ln732_reg_778,
      O => \icmp_ln732_reg_778_reg[0]\
    );
\out_x_fu_279_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[7]\(3)
    );
\out_x_fu_279_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[7]\(2)
    );
\out_x_fu_279_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[7]\(1)
    );
\out_x_fu_279_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[7]\(0)
    );
\out_x_fu_279_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(7),
      O => ap_loop_init_int_reg_2(3)
    );
\out_x_fu_279_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(6),
      O => ap_loop_init_int_reg_2(2)
    );
\out_x_fu_279_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(5),
      O => ap_loop_init_int_reg_2(1)
    );
\out_x_fu_279_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(4),
      O => ap_loop_init_int_reg_2(0)
    );
\out_x_fu_279_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[11]_0\(3)
    );
\out_x_fu_279_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[11]_0\(2)
    );
\out_x_fu_279_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[11]_0\(1)
    );
\out_x_fu_279_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(8),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[11]_0\(0)
    );
\out_x_fu_279_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(11),
      O => ap_loop_init_int_reg_1(3)
    );
\out_x_fu_279_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(10),
      O => ap_loop_init_int_reg_1(2)
    );
\out_x_fu_279_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(9),
      O => ap_loop_init_int_reg_1(1)
    );
\out_x_fu_279_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(8),
      O => ap_loop_init_int_reg_1(0)
    );
out_x_fu_279_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[3]\(3)
    );
out_x_fu_279_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[3]\(2)
    );
out_x_fu_279_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120_reg[3]\(1)
    );
out_x_fu_279_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \x_fu_120_reg[3]\(0)
    );
out_x_fu_279_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(3),
      O => ap_loop_init_int_reg_3(3)
    );
out_x_fu_279_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(2),
      I3 => select_ln685_reg_416(0),
      O => ap_loop_init_int_reg_3(2)
    );
out_x_fu_279_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \cmp150_i_reg_782_reg[0]_1\(1),
      O => ap_loop_init_int_reg_3(1)
    );
out_x_fu_279_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AD5"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => select_ln685_reg_416(0),
      O => ap_loop_init_int_reg_3(0)
    );
\pixbuf_y_val_V_1_fu_124[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(0),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(0)
    );
\pixbuf_y_val_V_1_fu_124[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(1),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(1)
    );
\pixbuf_y_val_V_1_fu_124[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(2),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(2)
    );
\pixbuf_y_val_V_1_fu_124[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(3),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(3)
    );
\pixbuf_y_val_V_1_fu_124[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(4),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(4)
    );
\pixbuf_y_val_V_1_fu_124[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(5),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(5)
    );
\pixbuf_y_val_V_1_fu_124[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(6),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(6)
    );
\pixbuf_y_val_V_1_fu_124[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080F08"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln724_reg_768_pp0_iter1_reg,
      O => ap_loop_init_int_reg_0(0)
    );
\pixbuf_y_val_V_1_fu_124[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_1_fu_124_reg[7]\(7),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(7)
    );
\pixbuf_y_val_V_2_fu_128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(0),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(0)
    );
\pixbuf_y_val_V_2_fu_128[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(1),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(1)
    );
\pixbuf_y_val_V_2_fu_128[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(2),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(2)
    );
\pixbuf_y_val_V_2_fu_128[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(3),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(3)
    );
\pixbuf_y_val_V_2_fu_128[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(4),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(4)
    );
\pixbuf_y_val_V_2_fu_128[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(5),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(5)
    );
\pixbuf_y_val_V_2_fu_128[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(6),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(6)
    );
\pixbuf_y_val_V_2_fu_128[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088F88888"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => icmp_ln732_reg_778,
      I3 => \pixbuf_y_val_V_2_fu_128_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^ap_block_pp0_stage0_01001\,
      O => E(0)
    );
\pixbuf_y_val_V_2_fu_128[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_2_fu_128_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \out\(7),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(7)
    );
\pixbuf_y_val_V_3_fu_132[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(0),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(0)
    );
\pixbuf_y_val_V_3_fu_132[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(1),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(1)
    );
\pixbuf_y_val_V_3_fu_132[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(2),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(2)
    );
\pixbuf_y_val_V_3_fu_132[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(3),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(3)
    );
\pixbuf_y_val_V_3_fu_132[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(4),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(4)
    );
\pixbuf_y_val_V_3_fu_132[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(5),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(5)
    );
\pixbuf_y_val_V_3_fu_132[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(6),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(6)
    );
\pixbuf_y_val_V_3_fu_132[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_3_fu_132_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => Q(7),
      O => \pixbuf_y_val_V_16_load_reg_438_reg[7]\(7)
    );
\pixbuf_y_val_V_4_fu_136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(0),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(0)
    );
\pixbuf_y_val_V_4_fu_136[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(1),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(1)
    );
\pixbuf_y_val_V_4_fu_136[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(2),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(2)
    );
\pixbuf_y_val_V_4_fu_136[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(3),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(3)
    );
\pixbuf_y_val_V_4_fu_136[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(4),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(4)
    );
\pixbuf_y_val_V_4_fu_136[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(5),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(5)
    );
\pixbuf_y_val_V_4_fu_136[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(6),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(6)
    );
\pixbuf_y_val_V_4_fu_136[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_4_fu_136_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(7),
      O => \pixbuf_y_val_V_17_load_reg_443_reg[7]\(7)
    );
\pixbuf_y_val_V_5_fu_140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(0),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(0)
    );
\pixbuf_y_val_V_5_fu_140[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(1),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(1)
    );
\pixbuf_y_val_V_5_fu_140[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(2),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(2)
    );
\pixbuf_y_val_V_5_fu_140[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(3),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(3)
    );
\pixbuf_y_val_V_5_fu_140[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(4),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(4)
    );
\pixbuf_y_val_V_5_fu_140[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(5),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(5)
    );
\pixbuf_y_val_V_5_fu_140[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(6),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(6)
    );
\pixbuf_y_val_V_5_fu_140[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_5_fu_140_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(7),
      O => \pixbuf_y_val_V_18_load_reg_448_reg[7]\(7)
    );
\tmp_reg_792[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => CO(0),
      O => cmp150_i_reg_7820
    );
\trunc_ln724_reg_756[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \^ap_sig_allocacmp_x_1\(0)
    );
\x_fu_120[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \cmp150_i_reg_782_reg[0]_1\(0),
      O => \^d\(0)
    );
\x_fu_120[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_01001\,
      O => SR(0)
    );
\x_fu_120[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_01001\,
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg(0)
    );
\x_fu_120[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[11]_i_4_n_5\
    );
\x_fu_120[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[11]_i_5_n_5\
    );
\x_fu_120[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[11]_i_6_n_5\
    );
\x_fu_120[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[4]_i_2_n_5\
    );
\x_fu_120[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[4]_i_3_n_5\
    );
\x_fu_120[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[4]_i_4_n_5\
    );
\x_fu_120[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[4]_i_5_n_5\
    );
\x_fu_120[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(8),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[8]_i_2_n_5\
    );
\x_fu_120[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[8]_i_3_n_5\
    );
\x_fu_120[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[8]_i_4_n_5\
    );
\x_fu_120[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp150_i_reg_782_reg[0]_1\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_120[8]_i_5_n_5\
    );
\x_fu_120_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_120_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_x_fu_120_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_fu_120_reg[11]_i_3_n_7\,
      CO(0) => \x_fu_120_reg[11]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_fu_120_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(11 downto 9),
      S(3) => '0',
      S(2) => \x_fu_120[11]_i_4_n_5\,
      S(1) => \x_fu_120[11]_i_5_n_5\,
      S(0) => \x_fu_120[11]_i_6_n_5\
    );
\x_fu_120_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_120_reg[4]_i_1_n_5\,
      CO(2) => \x_fu_120_reg[4]_i_1_n_6\,
      CO(1) => \x_fu_120_reg[4]_i_1_n_7\,
      CO(0) => \x_fu_120_reg[4]_i_1_n_8\,
      CYINIT => \^ap_sig_allocacmp_x_1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(4 downto 1),
      S(3) => \x_fu_120[4]_i_2_n_5\,
      S(2) => \x_fu_120[4]_i_3_n_5\,
      S(1) => \x_fu_120[4]_i_4_n_5\,
      S(0) => \x_fu_120[4]_i_5_n_5\
    );
\x_fu_120_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_120_reg[4]_i_1_n_5\,
      CO(3) => \x_fu_120_reg[8]_i_1_n_5\,
      CO(2) => \x_fu_120_reg[8]_i_1_n_6\,
      CO(1) => \x_fu_120_reg[8]_i_1_n_7\,
      CO(0) => \x_fu_120_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(8 downto 5),
      S(3) => \x_fu_120[8]_i_2_n_5\,
      S(2) => \x_fu_120[8]_i_3_n_5\,
      S(1) => \x_fu_120[8]_i_4_n_5\,
      S(0) => \x_fu_120[8]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_104 is
  port (
    \eol_reg_173_reg[0]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \axi_last_V_fu_100_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_92_reg[8]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \icmp_ln500_reg_349_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out_2 : out STD_LOGIC;
    \icmp_ln500_reg_349_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \eol_reg_173_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_173_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg : in STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    \ap_condition_259__0\ : in STD_LOGIC;
    sof_reg_146 : in STD_LOGIC;
    \j_fu_92_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln500_fu_213_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_104 : entity is "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_104 is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \^axi_last_v_fu_100_reg[0]\ : STD_LOGIC;
  signal icmp_ln500_fu_213_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln500_fu_213_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln500_fu_213_p2_carry_i_7_n_5 : STD_LOGIC;
  signal \j_fu_92[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_92[6]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_92[8]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_92[9]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \j_fu_92[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_92[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_92[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_fu_92[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \j_fu_92[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \j_fu_92[6]_i_1\ : label is "soft_lutpair3";
begin
  \axi_last_V_fu_100_reg[0]\ <= \^axi_last_v_fu_100_reg[0]\;
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I5 => \^axi_last_v_fu_100_reg[0]\,
      O => s_axis_video_TREADY_int_regslice
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => stream_in_full_n,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \eol_reg_173_reg[0]_0\,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => shiftReg_ce
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCC440C44"
    )
        port map (
      I0 => ap_done_cache,
      I1 => Q(1),
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73004000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I2 => CO(0),
      I3 => Q(1),
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => \^axi_last_v_fu_100_reg[0]\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => stream_in_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \eol_reg_173_reg[0]_0\,
      O => \ap_block_pp0_stage0_11001__0\
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"808A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => CO(0),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      O => ap_rst_n_0
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF55D5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => CO(0),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_fu_96[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => \^axi_last_v_fu_100_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(0)
    );
\axi_data_V_fu_96[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000440000FF47"
    )
        port map (
      I0 => \eol_reg_173_reg[0]_1\,
      I1 => \ap_condition_259__0\,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      I3 => ap_loop_init,
      I4 => CO(0),
      I5 => sof_reg_146,
      O => \^axi_last_v_fu_100_reg[0]\
    );
\eol_reg_173[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4C4C5C4C4C4C0C4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_173_reg[0]_0\,
      I5 => \eol_reg_173_reg[0]_1\,
      O => \eol_reg_173_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => Q(0),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      O => \ap_CS_fsm_reg[5]\
    );
icmp_ln500_fu_213_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I2 => \j_fu_92_reg[10]\(9),
      I3 => icmp_ln500_fu_213_p2_carry(9),
      I4 => \j_fu_92_reg[10]\(10),
      I5 => icmp_ln500_fu_213_p2_carry(10),
      O => S(3)
    );
icmp_ln500_fu_213_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln500_fu_213_p2_carry_i_5_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I3 => \j_fu_92_reg[10]\(8),
      I4 => icmp_ln500_fu_213_p2_carry(8),
      O => S(2)
    );
icmp_ln500_fu_213_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln500_fu_213_p2_carry_i_6_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I3 => \j_fu_92_reg[10]\(5),
      I4 => icmp_ln500_fu_213_p2_carry(5),
      O => S(1)
    );
icmp_ln500_fu_213_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0080AA"
    )
        port map (
      I0 => icmp_ln500_fu_213_p2_carry_i_7_n_5,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I3 => \j_fu_92_reg[10]\(2),
      I4 => icmp_ln500_fu_213_p2_carry(2),
      O => S(0)
    );
icmp_ln500_fu_213_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I2 => \j_fu_92_reg[10]\(6),
      I3 => icmp_ln500_fu_213_p2_carry(6),
      I4 => \j_fu_92_reg[10]\(7),
      I5 => icmp_ln500_fu_213_p2_carry(7),
      O => icmp_ln500_fu_213_p2_carry_i_5_n_5
    );
icmp_ln500_fu_213_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I2 => \j_fu_92_reg[10]\(3),
      I3 => icmp_ln500_fu_213_p2_carry(3),
      I4 => \j_fu_92_reg[10]\(4),
      I5 => icmp_ln500_fu_213_p2_carry(4),
      O => icmp_ln500_fu_213_p2_carry_i_6_n_5
    );
icmp_ln500_fu_213_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I2 => \j_fu_92_reg[10]\(0),
      I3 => icmp_ln500_fu_213_p2_carry(0),
      I4 => \j_fu_92_reg[10]\(1),
      I5 => icmp_ln500_fu_213_p2_carry(1),
      O => icmp_ln500_fu_213_p2_carry_i_7_n_5
    );
\icmp_ln500_reg_349[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \eol_reg_173_reg[0]_0\,
      O => \icmp_ln500_reg_349_reg[0]\
    );
\internal_empty_n_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \eol_reg_173_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      I4 => stream_in_full_n,
      O => \icmp_ln500_reg_349_reg[0]_0\
    );
\j_fu_92[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_92_reg[10]\(0),
      O => \j_fu_92_reg[8]\(0)
    );
\j_fu_92[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      O => SR(0)
    );
\j_fu_92[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => E(0)
    );
\j_fu_92[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(8),
      I1 => \j_fu_92[10]_i_4_n_5\,
      I2 => \j_fu_92_reg[10]\(9),
      I3 => ap_loop_init_int,
      I4 => \j_fu_92_reg[10]\(10),
      O => \j_fu_92_reg[8]\(10)
    );
\j_fu_92[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I3 => \j_fu_92_reg[10]\(5),
      I4 => \j_fu_92[8]_i_2_n_5\,
      I5 => \j_fu_92_reg[10]\(6),
      O => \j_fu_92[10]_i_4_n_5\
    );
\j_fu_92[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(0),
      I1 => ap_loop_init_int,
      I2 => \j_fu_92_reg[10]\(1),
      O => \j_fu_92_reg[8]\(1)
    );
\j_fu_92[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(0),
      I1 => \j_fu_92_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => \j_fu_92_reg[10]\(2),
      O => \j_fu_92_reg[8]\(2)
    );
\j_fu_92[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(1),
      I1 => \j_fu_92_reg[10]\(0),
      I2 => \j_fu_92_reg[10]\(2),
      I3 => ap_loop_init_int,
      I4 => \j_fu_92_reg[10]\(3),
      O => \j_fu_92_reg[8]\(3)
    );
\j_fu_92[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(2),
      I1 => \j_fu_92_reg[10]\(0),
      I2 => \j_fu_92_reg[10]\(1),
      I3 => \j_fu_92_reg[10]\(3),
      I4 => ap_loop_init,
      I5 => \j_fu_92_reg[10]\(4),
      O => \j_fu_92_reg[8]\(4)
    );
\j_fu_92[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \j_fu_92[6]_i_2_n_5\,
      I1 => \j_fu_92_reg[10]\(4),
      I2 => ap_loop_init_int,
      I3 => \j_fu_92_reg[10]\(5),
      O => \j_fu_92_reg[8]\(5)
    );
\j_fu_92[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(4),
      I1 => \j_fu_92[6]_i_2_n_5\,
      I2 => \j_fu_92_reg[10]\(5),
      I3 => ap_loop_init_int,
      I4 => \j_fu_92_reg[10]\(6),
      O => \j_fu_92_reg[8]\(6)
    );
\j_fu_92[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(3),
      I1 => \j_fu_92_reg[10]\(1),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I4 => \j_fu_92_reg[10]\(0),
      I5 => \j_fu_92_reg[10]\(2),
      O => \j_fu_92[6]_i_2_n_5\
    );
\j_fu_92[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(5),
      I1 => \j_fu_92[8]_i_2_n_5\,
      I2 => \j_fu_92_reg[10]\(6),
      I3 => ap_loop_init_int,
      I4 => \j_fu_92_reg[10]\(7),
      O => \j_fu_92_reg[8]\(7)
    );
\j_fu_92[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(6),
      I1 => \j_fu_92[8]_i_2_n_5\,
      I2 => \j_fu_92_reg[10]\(5),
      I3 => \j_fu_92_reg[10]\(7),
      I4 => ap_loop_init,
      I5 => \j_fu_92_reg[10]\(8),
      O => \j_fu_92_reg[8]\(8)
    );
\j_fu_92[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(4),
      I1 => \j_fu_92_reg[10]\(2),
      I2 => \j_fu_92_reg[10]\(0),
      I3 => ap_loop_init,
      I4 => \j_fu_92_reg[10]\(1),
      I5 => \j_fu_92_reg[10]\(3),
      O => \j_fu_92[8]_i_2_n_5\
    );
\j_fu_92[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      O => ap_loop_init
    );
\j_fu_92[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(7),
      I1 => \j_fu_92[9]_i_2_n_5\,
      I2 => \j_fu_92_reg[10]\(8),
      I3 => ap_loop_init_int,
      I4 => \j_fu_92_reg[10]\(9),
      O => \j_fu_92_reg[8]\(9)
    );
\j_fu_92[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \j_fu_92_reg[10]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I3 => \j_fu_92_reg[10]\(4),
      I4 => \j_fu_92[6]_i_2_n_5\,
      I5 => \j_fu_92_reg[10]\(5),
      O => \j_fu_92[9]_i_2_n_5\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \ap_condition_259__0\,
      I2 => Q(1),
      I3 => stream_in_full_n,
      I4 => v_hcresampler_core_U0_stream_in_read,
      I5 => stream_in_empty_n,
      O => \ap_CS_fsm_reg[6]\(0)
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => v_hcresampler_core_U0_stream_in_read,
      I1 => stream_in_empty_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => \ap_condition_259__0\,
      I4 => Q(1),
      I5 => stream_in_full_n,
      O => mOutPtr110_out_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_105 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_105 : entity is "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_105 is
  signal \^ap_done_cache\ : STD_LOGIC;
begin
  ap_done_cache <= \^ap_done_cache\;
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => \^ap_done_cache\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I2 => Q(1),
      I3 => ap_done_reg1,
      I4 => Q(0),
      O => D(0)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_106 is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg : out STD_LOGIC;
    axi_data_V_14_fu_921 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \sof_reg_146_reg[0]\ : out STD_LOGIC;
    \eol_reg_173_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_last_V_reg_80 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_146 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_106 : entity is "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_106 is
  signal \B_V_data_1_state[1]_i_4_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_last_V_2_reg_160[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg_i_1 : label is "soft_lutpair1";
begin
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_4_n_5\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(4),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070000000000000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I3 => axi_last_V_reg_80,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => Q(4),
      O => \B_V_data_1_state[1]_i_4_n_5\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I2 => Q(4),
      I3 => ap_done_reg1,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I2 => Q(4),
      I3 => ap_done_reg1,
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => axi_last_V_reg_80,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      O => ap_done_reg1
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      I1 => ap_loop_init_int,
      I2 => axi_last_V_reg_80,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5F5F5FFF5F5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      I2 => ap_loop_init_int,
      I3 => axi_last_V_reg_80,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I5 => s_axis_video_TVALID_int_regslice,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_V_14_fu_92[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00080088000800"
    )
        port map (
      I0 => Q(4),
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => axi_last_V_reg_80,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      O => axi_data_V_14_fu_921
    );
\axi_data_V_14_fu_92[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(4),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      O => \ap_CS_fsm_reg[9]\
    );
\axi_last_V_2_reg_160[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I2 => Q(4),
      I3 => ap_done_reg1,
      O => ap_NS_fsm1
    );
\axi_last_V_reg_80[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0B8F0F8F0"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => axi_last_V_reg_80,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      O => \B_V_data_1_state_reg[0]\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4070"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I3 => axi_last_V_reg_80,
      I4 => Q(3),
      O => \eol_reg_173_reg[0]\
    );
\sof_reg_146[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE00EE0EEE0EEE"
    )
        port map (
      I0 => sof_reg_146,
      I1 => Q(1),
      I2 => ap_done_reg1,
      I3 => Q(4),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      I5 => ap_done_cache,
      O => \sof_reg_146_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_41 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_01001 : out STD_LOGIC;
    \cmp148_i_reg_813_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmp148_i_reg_8130 : out STD_LOGIC;
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixbuf_y_val_V_2_load_reg_462_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_3_load_reg_467_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_load_reg_472_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_138_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_138_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_138_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \HwReg_width_read_reg_429_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \HwReg_width_read_reg_429_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_138_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready : out STD_LOGIC;
    \x_fu_138_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1 : out STD_LOGIC;
    \icmp_ln732_reg_809_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg : in STD_LOGIC;
    \cmp148_i_reg_813_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    \pixbuf_y_val_V_10_fu_146_reg[0]\ : in STD_LOGIC;
    icmp_ln732_reg_809 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    icmp_ln724_reg_799_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp361011_i_reg_450 : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_csc_empty_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \pixbuf_y_val_V_7_fu_150_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_7_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_8_fu_154_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_8_fu_154_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_9_fu_158_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_9_fu_158_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_10_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_142_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln724_reg_799_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmp148_i_reg_813_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln732_fu_317_p2_carry__0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln732_reg_809_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odd_col_reg_803_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_41 : entity is "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_41 is
  signal \ap_CS_fsm[5]_i_3__1_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_01001\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmp148_i_reg_813[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp148_i_reg_813[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp148_i_reg_813[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp148_i_reg_813[0]_i_5_n_5\ : STD_LOGIC;
  signal icmp_ln724_fu_295_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln724_fu_295_p2_carry_i_5_n_5 : STD_LOGIC;
  signal \x_fu_138[11]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_138[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_138[11]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_138[4]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_138[4]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_138[4]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_138[4]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_138_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_138_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_138_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_138_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_138_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_138_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_x_fu_138_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_fu_138_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3__1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \cmp148_i_reg_813[0]_i_5\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \cmp148_i_reg_813[0]_i_6\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_i_1 : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_10 : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_11 : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_12 : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_13 : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_14 : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_15 : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_5 : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_6 : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_7 : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_8 : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of icmp_ln724_fu_295_p2_carry_i_9 : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[0]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[1]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[2]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[3]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[4]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[5]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[6]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_10_fu_146[7]_i_2\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[0]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[1]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[2]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[3]_i_1\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[4]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[5]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[6]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_5_fu_142[7]_i_2\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[0]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[1]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[2]_i_1\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[3]_i_1\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[4]_i_1\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[5]_i_1\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[6]_i_1\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_7_fu_150[7]_i_1\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_154[0]_i_1\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_154[1]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \pixbuf_y_val_V_8_fu_154[2]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \x_fu_138[0]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \x_fu_138[11]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \x_fu_138[11]_i_2\ : label is "soft_lutpair651";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_138_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_138_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_138_reg[8]_i_1\ : label is 35;
begin
  ap_block_pp0_stage0_01001 <= \^ap_block_pp0_stage0_01001\;
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \^ap_block_pp0_stage0_01001\,
      I4 => Q(2),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => cmp361011_i_reg_450,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[5]\(0),
      I3 => Q(2),
      I4 => \ap_CS_fsm[5]_i_3__1_n_5\,
      O => D(1)
    );
\ap_CS_fsm[5]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \^ap_block_pp0_stage0_01001\,
      O => \ap_CS_fsm[5]_i_3__1_n_5\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => CO(0),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => \^ap_block_pp0_stage0_01001\,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp148_i_reg_813[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000800080"
    )
        port map (
      I0 => \cmp148_i_reg_813[0]_i_2_n_5\,
      I1 => \cmp148_i_reg_813[0]_i_3_n_5\,
      I2 => \cmp148_i_reg_813[0]_i_4_n_5\,
      I3 => \^ap_block_pp0_stage0_01001\,
      I4 => CO(0),
      I5 => \cmp148_i_reg_813_reg[0]_0\,
      O => \cmp148_i_reg_813_reg[0]\
    );
\cmp148_i_reg_813[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC00CC00CC04"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(8),
      I1 => \cmp148_i_reg_813[0]_i_5_n_5\,
      I2 => \cmp148_i_reg_813_reg[0]_1\(9),
      I3 => ap_loop_init,
      I4 => \cmp148_i_reg_813_reg[0]_1\(11),
      I5 => \cmp148_i_reg_813_reg[0]_1\(10),
      O => \cmp148_i_reg_813[0]_i_2_n_5\
    );
\cmp148_i_reg_813[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(4),
      I1 => \cmp148_i_reg_813_reg[0]_1\(5),
      I2 => \cmp148_i_reg_813_reg[0]_1\(6),
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \cmp148_i_reg_813_reg[0]_1\(7),
      O => \cmp148_i_reg_813[0]_i_3_n_5\
    );
\cmp148_i_reg_813[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000055010101"
    )
        port map (
      I0 => CO(0),
      I1 => \cmp148_i_reg_813_reg[0]_1\(0),
      I2 => \cmp148_i_reg_813_reg[0]_1\(1),
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \cmp148_i_reg_813_reg[0]_1\(2),
      O => \cmp148_i_reg_813[0]_i_4_n_5\
    );
\cmp148_i_reg_813[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222F333"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(4),
      I1 => \cmp148_i_reg_813_reg[0]_1\(5),
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \cmp148_i_reg_813_reg[0]_1\(3),
      O => \cmp148_i_reg_813[0]_i_5_n_5\
    );
\cmp148_i_reg_813[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => ap_loop_init
    );
grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => CO(0),
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => Q(1),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1
    );
icmp_ln724_fu_295_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => icmp_ln724_fu_295_p2_carry_i_5_n_5,
      I1 => \icmp_ln724_reg_799_reg[0]\(9),
      I2 => \icmp_ln724_reg_799_reg[0]\(10),
      I3 => ap_sig_allocacmp_x_3(10),
      I4 => ap_sig_allocacmp_x_3(11),
      I5 => \icmp_ln724_reg_799_reg[0]\(11),
      O => S(3)
    );
icmp_ln724_fu_295_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(8),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(8)
    );
icmp_ln724_fu_295_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \cmp148_i_reg_813_reg[0]_1\(3),
      O => icmp_ln724_fu_295_p2_carry_i_11_n_5
    );
icmp_ln724_fu_295_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(4)
    );
icmp_ln724_fu_295_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(5)
    );
icmp_ln724_fu_295_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(1)
    );
icmp_ln724_fu_295_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(2)
    );
icmp_ln724_fu_295_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_3(6),
      I1 => \icmp_ln724_reg_799_reg[0]\(6),
      I2 => \icmp_ln724_reg_799_reg[0]\(7),
      I3 => ap_sig_allocacmp_x_3(7),
      I4 => ap_sig_allocacmp_x_3(8),
      I5 => \icmp_ln724_reg_799_reg[0]\(8),
      O => S(2)
    );
icmp_ln724_fu_295_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => icmp_ln724_fu_295_p2_carry_i_11_n_5,
      I1 => \icmp_ln724_reg_799_reg[0]\(3),
      I2 => \icmp_ln724_reg_799_reg[0]\(4),
      I3 => ap_sig_allocacmp_x_3(4),
      I4 => ap_sig_allocacmp_x_3(5),
      I5 => \icmp_ln724_reg_799_reg[0]\(5),
      O => S(1)
    );
icmp_ln724_fu_295_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_3(0),
      I1 => \icmp_ln724_reg_799_reg[0]\(0),
      I2 => \icmp_ln724_reg_799_reg[0]\(1),
      I3 => ap_sig_allocacmp_x_3(1),
      I4 => ap_sig_allocacmp_x_3(2),
      I5 => \icmp_ln724_reg_799_reg[0]\(2),
      O => S(0)
    );
icmp_ln724_fu_295_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \cmp148_i_reg_813_reg[0]_1\(9),
      O => icmp_ln724_fu_295_p2_carry_i_5_n_5
    );
icmp_ln724_fu_295_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(10),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(10)
    );
icmp_ln724_fu_295_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(11)
    );
icmp_ln724_fu_295_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(6)
    );
icmp_ln724_fu_295_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(7)
    );
\icmp_ln732_fu_317_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C444"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(10),
      I1 => \icmp_ln732_fu_317_p2_carry__0\(10),
      I2 => ap_loop_init_int,
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => \cmp148_i_reg_813_reg[0]_1\(11),
      O => \x_fu_138_reg[10]\(1)
    );
\icmp_ln732_fu_317_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA202020FAF2F2F2"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(8),
      I1 => \cmp148_i_reg_813_reg[0]_1\(8),
      I2 => \icmp_ln732_fu_317_p2_carry__0\(9),
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \cmp148_i_reg_813_reg[0]_1\(9),
      O => \x_fu_138_reg[10]\(0)
    );
\icmp_ln732_fu_317_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1500C0D5"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \cmp148_i_reg_813_reg[0]_1\(10),
      I4 => \icmp_ln732_fu_317_p2_carry__0\(10),
      O => \x_fu_138_reg[11]\(1)
    );
\icmp_ln732_fu_317_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000000C02AD5"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \icmp_ln732_fu_317_p2_carry__0\(9),
      I4 => \cmp148_i_reg_813_reg[0]_1\(8),
      I5 => \icmp_ln732_fu_317_p2_carry__0\(8),
      O => \x_fu_138_reg[11]\(0)
    );
icmp_ln732_fu_317_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \cmp148_i_reg_813_reg[0]_1\(7),
      I4 => \icmp_ln732_fu_317_p2_carry__0\(6),
      I5 => \cmp148_i_reg_813_reg[0]_1\(6),
      O => \HwReg_width_read_reg_429_reg[7]\(3)
    );
icmp_ln732_fu_317_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \cmp148_i_reg_813_reg[0]_1\(5),
      I4 => \icmp_ln732_fu_317_p2_carry__0\(4),
      I5 => \cmp148_i_reg_813_reg[0]_1\(4),
      O => \HwReg_width_read_reg_429_reg[7]\(2)
    );
icmp_ln732_fu_317_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA202020FAF2F2F2"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(2),
      I1 => \cmp148_i_reg_813_reg[0]_1\(2),
      I2 => \icmp_ln732_fu_317_p2_carry__0\(3),
      I3 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \cmp148_i_reg_813_reg[0]_1\(3),
      O => \HwReg_width_read_reg_429_reg[7]\(1)
    );
icmp_ln732_fu_317_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \cmp148_i_reg_813_reg[0]_1\(1),
      I4 => \icmp_ln732_fu_317_p2_carry__0\(0),
      I5 => \cmp148_i_reg_813_reg[0]_1\(0),
      O => \HwReg_width_read_reg_429_reg[7]\(0)
    );
icmp_ln732_fu_317_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \cmp148_i_reg_813_reg[0]_1\(6),
      I4 => \cmp148_i_reg_813_reg[0]_1\(7),
      I5 => \icmp_ln732_fu_317_p2_carry__0\(7),
      O => \HwReg_width_read_reg_429_reg[6]\(3)
    );
icmp_ln732_fu_317_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \cmp148_i_reg_813_reg[0]_1\(4),
      I4 => \cmp148_i_reg_813_reg[0]_1\(5),
      I5 => \icmp_ln732_fu_317_p2_carry__0\(5),
      O => \HwReg_width_read_reg_429_reg[6]\(2)
    );
icmp_ln732_fu_317_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000000C02AD5"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \icmp_ln732_fu_317_p2_carry__0\(3),
      I4 => \cmp148_i_reg_813_reg[0]_1\(2),
      I5 => \icmp_ln732_fu_317_p2_carry__0\(2),
      O => \HwReg_width_read_reg_429_reg[6]\(1)
    );
icmp_ln732_fu_317_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15000040406A55"
    )
        port map (
      I0 => \icmp_ln732_fu_317_p2_carry__0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \cmp148_i_reg_813_reg[0]_1\(0),
      I4 => \cmp148_i_reg_813_reg[0]_1\(1),
      I5 => \icmp_ln732_fu_317_p2_carry__0\(1),
      O => \HwReg_width_read_reg_429_reg[6]\(0)
    );
\icmp_ln732_reg_809[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \icmp_ln732_reg_809_reg[0]_0\(0),
      I1 => \^ap_block_pp0_stage0_01001\,
      I2 => CO(0),
      I3 => icmp_ln732_reg_809,
      O => \icmp_ln732_reg_809_reg[0]\
    );
\out_x_fu_307_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138_reg[7]\(3)
    );
\out_x_fu_307_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138_reg[7]\(2)
    );
\out_x_fu_307_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138_reg[7]\(1)
    );
\out_x_fu_307_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138_reg[7]\(0)
    );
\out_x_fu_307_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(7),
      O => ap_loop_init_int_reg_2(3)
    );
\out_x_fu_307_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(6),
      O => ap_loop_init_int_reg_2(2)
    );
\out_x_fu_307_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(5),
      O => ap_loop_init_int_reg_2(1)
    );
\out_x_fu_307_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(4),
      O => ap_loop_init_int_reg_2(0)
    );
\out_x_fu_307_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => DI(3)
    );
\out_x_fu_307_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(10),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => DI(2)
    );
\out_x_fu_307_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => DI(1)
    );
\out_x_fu_307_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(8),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => DI(0)
    );
\out_x_fu_307_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(11),
      O => ap_loop_init_int_reg_1(3)
    );
\out_x_fu_307_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(10),
      O => ap_loop_init_int_reg_1(2)
    );
\out_x_fu_307_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \cmp148_i_reg_813_reg[0]_1\(9),
      O => ap_loop_init_int_reg_1(1)
    );
\out_x_fu_307_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(8),
      O => ap_loop_init_int_reg_1(0)
    );
out_x_fu_307_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138_reg[3]\(3)
    );
out_x_fu_307_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138_reg[3]\(2)
    );
out_x_fu_307_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138_reg[3]\(1)
    );
out_x_fu_307_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138_reg[3]\(0)
    );
out_x_fu_307_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \cmp148_i_reg_813_reg[0]_1\(3),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(3)
    );
out_x_fu_307_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(2),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(2)
    );
out_x_fu_307_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"708F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(1),
      I3 => \odd_col_reg_803_reg[0]\,
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(1)
    );
out_x_fu_307_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(0),
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(0)
    );
\pixbuf_y_val_V_10_fu_146[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(0),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(0)
    );
\pixbuf_y_val_V_10_fu_146[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(1),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(1)
    );
\pixbuf_y_val_V_10_fu_146[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(2),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(2)
    );
\pixbuf_y_val_V_10_fu_146[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(3),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(3)
    );
\pixbuf_y_val_V_10_fu_146[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(4),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(4)
    );
\pixbuf_y_val_V_10_fu_146[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(5),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(5)
    );
\pixbuf_y_val_V_10_fu_146[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(6),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(6)
    );
\pixbuf_y_val_V_10_fu_146[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F888888"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \pixbuf_y_val_V_10_fu_146_reg[0]\,
      I3 => icmp_ln732_reg_809,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^ap_block_pp0_stage0_01001\,
      O => E(0)
    );
\pixbuf_y_val_V_10_fu_146[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \out\(7),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(7)
    );
\pixbuf_y_val_V_5_fu_142[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(0),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(0)
    );
\pixbuf_y_val_V_5_fu_142[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(1),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(1)
    );
\pixbuf_y_val_V_5_fu_142[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(2),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(2)
    );
\pixbuf_y_val_V_5_fu_142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(3),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(3)
    );
\pixbuf_y_val_V_5_fu_142[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(4),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(4)
    );
\pixbuf_y_val_V_5_fu_142[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(5),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(5)
    );
\pixbuf_y_val_V_5_fu_142[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(6),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(6)
    );
\pixbuf_y_val_V_5_fu_142[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080F08"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln724_reg_799_pp0_iter1_reg,
      O => ap_loop_init_int_reg_0(0)
    );
\pixbuf_y_val_V_5_fu_142[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_10_fu_146_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_5_fu_142_reg[7]\(7),
      O => \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(7)
    );
\pixbuf_y_val_V_7_fu_150[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(0),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(0)
    );
\pixbuf_y_val_V_7_fu_150[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(1),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(1)
    );
\pixbuf_y_val_V_7_fu_150[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(2),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(2)
    );
\pixbuf_y_val_V_7_fu_150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(3),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(3)
    );
\pixbuf_y_val_V_7_fu_150[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(4),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(4)
    );
\pixbuf_y_val_V_7_fu_150[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(5),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(5)
    );
\pixbuf_y_val_V_7_fu_150[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(6),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(6)
    );
\pixbuf_y_val_V_7_fu_150[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_7_fu_150_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(7),
      O => \pixbuf_y_val_V_2_load_reg_462_reg[7]\(7)
    );
\pixbuf_y_val_V_8_fu_154[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(0),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(0)
    );
\pixbuf_y_val_V_8_fu_154[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(1),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(1)
    );
\pixbuf_y_val_V_8_fu_154[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(2),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(2)
    );
\pixbuf_y_val_V_8_fu_154[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(3),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(3)
    );
\pixbuf_y_val_V_8_fu_154[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(4),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(4)
    );
\pixbuf_y_val_V_8_fu_154[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(5),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(5)
    );
\pixbuf_y_val_V_8_fu_154[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(6),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(6)
    );
\pixbuf_y_val_V_8_fu_154[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_8_fu_154_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(7),
      O => \pixbuf_y_val_V_3_load_reg_467_reg[7]\(7)
    );
\pixbuf_y_val_V_9_fu_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(0),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(0)
    );
\pixbuf_y_val_V_9_fu_158[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(1),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(1)
    );
\pixbuf_y_val_V_9_fu_158[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(2),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(2)
    );
\pixbuf_y_val_V_9_fu_158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(3),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(3)
    );
\pixbuf_y_val_V_9_fu_158[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(4),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(4)
    );
\pixbuf_y_val_V_9_fu_158[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(5),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(5)
    );
\pixbuf_y_val_V_9_fu_158[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(6),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(6)
    );
\pixbuf_y_val_V_9_fu_158[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_val_V_9_fu_158_reg[7]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(7),
      O => \pixbuf_y_val_V_4_load_reg_472_reg[7]\(7)
    );
\tmp_reg_823[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => CO(0),
      O => cmp148_i_reg_8130
    );
\x_fu_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \cmp148_i_reg_813_reg[0]_1\(0),
      O => \x_fu_138_reg[11]_0\(0)
    );
\x_fu_138[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_01001\,
      O => SR(0)
    );
\x_fu_138[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_01001\,
      O => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(0)
    );
\x_fu_138[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020FFFF00200020"
    )
        port map (
      I0 => icmp_ln732_reg_809,
      I1 => \pixbuf_y_val_V_10_fu_146_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_csc_empty_n,
      I4 => stream_out_hresampled_full_n,
      I5 => ap_done_cache_reg_0,
      O => \^ap_block_pp0_stage0_01001\
    );
\x_fu_138[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(11),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[11]_i_5_n_5\
    );
\x_fu_138[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(10),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[11]_i_6_n_5\
    );
\x_fu_138[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[11]_i_7_n_5\
    );
\x_fu_138[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(0),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_x_3(0)
    );
\x_fu_138[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(4),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[4]_i_3_n_5\
    );
\x_fu_138[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[4]_i_4_n_5\
    );
\x_fu_138[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(2),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[4]_i_5_n_5\
    );
\x_fu_138[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(1),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[4]_i_6_n_5\
    );
\x_fu_138[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(8),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[8]_i_2_n_5\
    );
\x_fu_138[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(7),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[8]_i_3_n_5\
    );
\x_fu_138[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(6),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[8]_i_4_n_5\
    );
\x_fu_138[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \cmp148_i_reg_813_reg[0]_1\(5),
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_138[8]_i_5_n_5\
    );
\x_fu_138_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_138_reg[8]_i_1_n_5\,
      CO(3 downto 2) => \NLW_x_fu_138_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \x_fu_138_reg[11]_i_3_n_7\,
      CO(0) => \x_fu_138_reg[11]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_x_fu_138_reg[11]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \x_fu_138_reg[11]_0\(11 downto 9),
      S(3) => '0',
      S(2) => \x_fu_138[11]_i_5_n_5\,
      S(1) => \x_fu_138[11]_i_6_n_5\,
      S(0) => \x_fu_138[11]_i_7_n_5\
    );
\x_fu_138_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_138_reg[4]_i_1_n_5\,
      CO(2) => \x_fu_138_reg[4]_i_1_n_6\,
      CO(1) => \x_fu_138_reg[4]_i_1_n_7\,
      CO(0) => \x_fu_138_reg[4]_i_1_n_8\,
      CYINIT => ap_sig_allocacmp_x_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_138_reg[11]_0\(4 downto 1),
      S(3) => \x_fu_138[4]_i_3_n_5\,
      S(2) => \x_fu_138[4]_i_4_n_5\,
      S(1) => \x_fu_138[4]_i_5_n_5\,
      S(0) => \x_fu_138[4]_i_6_n_5\
    );
\x_fu_138_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_138_reg[4]_i_1_n_5\,
      CO(3) => \x_fu_138_reg[8]_i_1_n_5\,
      CO(2) => \x_fu_138_reg[8]_i_1_n_6\,
      CO(1) => \x_fu_138_reg[8]_i_1_n_7\,
      CO(0) => \x_fu_138_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_138_reg[11]_0\(8 downto 5),
      S(3) => \x_fu_138[8]_i_2_n_5\,
      S(2) => \x_fu_138[8]_i_3_n_5\,
      S(1) => \x_fu_138[8]_i_4_n_5\,
      S(0) => \x_fu_138[8]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_42 is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln89_reg_614_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_140_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_140_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_140_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_fu_140_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \or_ln105_1_reg_1111_reg[0]\ : out STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg : out STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0 : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    x_fu_140_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln104_fu_391_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln104_1_fu_397_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter8_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    cmp20_not_reg_632 : in STD_LOGIC;
    \or_ln105_1_reg_1111_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_1_reg_1111_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_1_reg_1111_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_1_reg_1111_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln105_1_reg_1111 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_42 : entity is "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_42 is
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_i_9_n_5 : STD_LOGIC;
  signal or_ln105_1_fu_427_p2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_fu_140[0]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_140[0]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_140[0]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_140[0]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_140[4]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_2_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_140[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_140_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_140_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_140_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_140_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_140_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_140_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_140_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_140_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \NLW_x_fu_140_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_i_1 : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of icmp_ln103_fu_373_p2_carry_i_6 : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of icmp_ln91_fu_367_p2_carry_i_10 : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of icmp_ln91_fu_367_p2_carry_i_5 : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of icmp_ln91_fu_367_p2_carry_i_6 : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of icmp_ln91_fu_367_p2_carry_i_7 : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of icmp_ln91_fu_367_p2_carry_i_8 : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of icmp_ln91_fu_367_p2_carry_i_9 : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \x_fu_140[0]_i_1\ : label is "soft_lutpair640";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_140_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_140_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \x_fu_140_reg[8]_i_1\ : label is 11;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \ap_CS_fsm_reg[1]\(2),
      I3 => ap_done_cache,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => \ap_CS_fsm_reg[1]_1\,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEAEAAAAEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm_reg[1]\(2),
      I2 => ap_done_cache,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter8_reg,
      I5 => \^ap_block_pp0_stage0_11001__0\,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stream_csc_full_n,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => stream_in_hresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter8_reg,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_rst_n,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => CO(0),
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => stream_in_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => CO(0),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFFF4F"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter8_reg,
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => CO(0),
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln103_1_fu_379_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \icmp_ln104_1_fu_397_p2_carry__0\(9),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(11),
      I3 => p_0_in(11),
      I4 => \icmp_ln104_1_fu_397_p2_carry__0\(10),
      I5 => p_0_in(10),
      O => S(3)
    );
icmp_ln103_1_fu_379_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \icmp_ln104_1_fu_397_p2_carry__0\(6),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(8),
      I3 => p_0_in(8),
      I4 => \icmp_ln104_1_fu_397_p2_carry__0\(7),
      I5 => p_0_in(7),
      O => S(2)
    );
icmp_ln103_1_fu_379_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \icmp_ln104_1_fu_397_p2_carry__0\(3),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(5),
      I3 => p_0_in(5),
      I4 => \icmp_ln104_1_fu_397_p2_carry__0\(4),
      I5 => p_0_in(4),
      O => S(1)
    );
icmp_ln103_1_fu_379_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \icmp_ln104_1_fu_397_p2_carry__0\(0),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(2),
      I3 => p_0_in(2),
      I4 => \icmp_ln104_1_fu_397_p2_carry__0\(1),
      I5 => p_0_in(1),
      O => S(0)
    );
icmp_ln103_fu_373_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0802202000002822"
    )
        port map (
      I0 => icmp_ln103_fu_373_p2_carry_i_5_n_5,
      I1 => \icmp_ln104_fu_391_p2_carry__0\(11),
      I2 => ap_loop_init,
      I3 => x_fu_140_reg(11),
      I4 => \icmp_ln104_fu_391_p2_carry__0\(10),
      I5 => x_fu_140_reg(10),
      O => \x_fu_140_reg[11]\(3)
    );
icmp_ln103_fu_373_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0390030900000000"
    )
        port map (
      I0 => x_fu_140_reg(6),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(6),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(8),
      I3 => ap_loop_init,
      I4 => x_fu_140_reg(8),
      I5 => icmp_ln103_fu_373_p2_carry_i_7_n_5,
      O => \x_fu_140_reg[11]\(2)
    );
icmp_ln103_fu_373_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0802202000002822"
    )
        port map (
      I0 => icmp_ln103_fu_373_p2_carry_i_8_n_5,
      I1 => \icmp_ln104_fu_391_p2_carry__0\(5),
      I2 => ap_loop_init,
      I3 => x_fu_140_reg(5),
      I4 => \icmp_ln104_fu_391_p2_carry__0\(4),
      I5 => x_fu_140_reg(4),
      O => \x_fu_140_reg[11]\(1)
    );
icmp_ln103_fu_373_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C900C0900000000"
    )
        port map (
      I0 => x_fu_140_reg(0),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(0),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(2),
      I3 => ap_loop_init,
      I4 => x_fu_140_reg(2),
      I5 => icmp_ln103_fu_373_p2_carry_i_9_n_5,
      O => \x_fu_140_reg[11]\(0)
    );
icmp_ln103_fu_373_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln104_fu_391_p2_carry__0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I3 => x_fu_140_reg(9),
      O => icmp_ln103_fu_373_p2_carry_i_5_n_5
    );
icmp_ln103_fu_373_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => ap_loop_init
    );
icmp_ln103_fu_373_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln104_fu_391_p2_carry__0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I3 => x_fu_140_reg(7),
      O => icmp_ln103_fu_373_p2_carry_i_7_n_5
    );
icmp_ln103_fu_373_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln104_fu_391_p2_carry__0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I3 => x_fu_140_reg(3),
      O => icmp_ln103_fu_373_p2_carry_i_8_n_5
    );
icmp_ln103_fu_373_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \icmp_ln104_fu_391_p2_carry__0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I3 => x_fu_140_reg(1),
      O => icmp_ln103_fu_373_p2_carry_i_9_n_5
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(10),
      I1 => x_fu_140_reg(10),
      I2 => x_fu_140_reg(11),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_1_fu_397_p2_carry__0\(11),
      O => \x_fu_140_reg[10]_0\(1)
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(8),
      I1 => x_fu_140_reg(8),
      I2 => x_fu_140_reg(9),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_1_fu_397_p2_carry__0\(9),
      O => \x_fu_140_reg[10]_0\(0)
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(10),
      I1 => x_fu_140_reg(10),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(11),
      I3 => x_fu_140_reg(11),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[10]_1\(1)
    );
\icmp_ln104_1_fu_397_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(8),
      I1 => x_fu_140_reg(8),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(9),
      I3 => x_fu_140_reg(9),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[10]_1\(0)
    );
icmp_ln104_1_fu_397_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(6),
      I1 => x_fu_140_reg(6),
      I2 => x_fu_140_reg(7),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_1_fu_397_p2_carry__0\(7),
      O => \x_fu_140_reg[6]\(3)
    );
icmp_ln104_1_fu_397_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(4),
      I1 => x_fu_140_reg(4),
      I2 => x_fu_140_reg(5),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_1_fu_397_p2_carry__0\(5),
      O => \x_fu_140_reg[6]\(2)
    );
icmp_ln104_1_fu_397_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(2),
      I1 => x_fu_140_reg(2),
      I2 => x_fu_140_reg(3),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_1_fu_397_p2_carry__0\(3),
      O => \x_fu_140_reg[6]\(1)
    );
icmp_ln104_1_fu_397_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2F00020202"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(0),
      I1 => x_fu_140_reg(0),
      I2 => x_fu_140_reg(1),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_1_fu_397_p2_carry__0\(1),
      O => \x_fu_140_reg[6]\(0)
    );
icmp_ln104_1_fu_397_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(6),
      I1 => x_fu_140_reg(6),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(7),
      I3 => x_fu_140_reg(7),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[6]_0\(3)
    );
icmp_ln104_1_fu_397_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(4),
      I1 => x_fu_140_reg(4),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(5),
      I3 => x_fu_140_reg(5),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[6]_0\(2)
    );
icmp_ln104_1_fu_397_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505900990099009"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(2),
      I1 => x_fu_140_reg(2),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(3),
      I3 => x_fu_140_reg(3),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[6]_0\(1)
    );
icmp_ln104_1_fu_397_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A900990099009"
    )
        port map (
      I0 => \icmp_ln104_1_fu_397_p2_carry__0\(0),
      I1 => x_fu_140_reg(0),
      I2 => \icmp_ln104_1_fu_397_p2_carry__0\(1),
      I3 => x_fu_140_reg(1),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[6]_0\(0)
    );
\icmp_ln104_fu_391_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_140_reg(10),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(10),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(11),
      I3 => x_fu_140_reg(11),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[10]\(1)
    );
\icmp_ln104_fu_391_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_140_reg(8),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(8),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(9),
      I3 => x_fu_140_reg(9),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \x_fu_140_reg[10]\(0)
    );
\icmp_ln104_fu_391_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_140_reg(10),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(10),
      I2 => x_fu_140_reg(11),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_fu_391_p2_carry__0\(11),
      O => \x_fu_140_reg[10]_2\(1)
    );
\icmp_ln104_fu_391_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_140_reg(8),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(8),
      I2 => x_fu_140_reg(9),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_fu_391_p2_carry__0\(9),
      O => \x_fu_140_reg[10]_2\(0)
    );
icmp_ln104_fu_391_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_140_reg(6),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(6),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(7),
      I3 => x_fu_140_reg(7),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(3)
    );
icmp_ln104_fu_391_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_140_reg(4),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(4),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(5),
      I3 => x_fu_140_reg(5),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(2)
    );
icmp_ln104_fu_391_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002F022F022F02"
    )
        port map (
      I0 => x_fu_140_reg(2),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(2),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(3),
      I3 => x_fu_140_reg(3),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(1)
    );
icmp_ln104_fu_391_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03032F022F022F02"
    )
        port map (
      I0 => x_fu_140_reg(0),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(0),
      I2 => \icmp_ln104_fu_391_p2_carry__0\(1),
      I3 => x_fu_140_reg(1),
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => ap_loop_init_int,
      O => DI(0)
    );
icmp_ln104_fu_391_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_140_reg(6),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(6),
      I2 => x_fu_140_reg(7),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_fu_391_p2_carry__0\(7),
      O => \x_fu_140_reg[6]_1\(3)
    );
icmp_ln104_fu_391_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_140_reg(4),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(4),
      I2 => x_fu_140_reg(5),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_fu_391_p2_carry__0\(5),
      O => \x_fu_140_reg[6]_1\(2)
    );
icmp_ln104_fu_391_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => x_fu_140_reg(2),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(2),
      I2 => x_fu_140_reg(3),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_fu_391_p2_carry__0\(3),
      O => \x_fu_140_reg[6]_1\(1)
    );
icmp_ln104_fu_391_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00909090CC090909"
    )
        port map (
      I0 => x_fu_140_reg(0),
      I1 => \icmp_ln104_fu_391_p2_carry__0\(0),
      I2 => x_fu_140_reg(1),
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln104_fu_391_p2_carry__0\(1),
      O => \x_fu_140_reg[6]_1\(0)
    );
icmp_ln91_fu_367_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(9),
      I1 => Q(9),
      I2 => Q(11),
      I3 => p_0_in(11),
      I4 => Q(10),
      I5 => p_0_in(10),
      O => \add_ln89_reg_614_reg[9]\(3)
    );
icmp_ln91_fu_367_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(7)
    );
icmp_ln91_fu_367_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(3)
    );
icmp_ln91_fu_367_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(5)
    );
icmp_ln91_fu_367_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(4),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(4)
    );
icmp_ln91_fu_367_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => x_fu_140_reg(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(0)
    );
icmp_ln91_fu_367_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(2)
    );
icmp_ln91_fu_367_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(1)
    );
icmp_ln91_fu_367_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(6),
      I1 => Q(6),
      I2 => Q(8),
      I3 => p_0_in(8),
      I4 => Q(7),
      I5 => p_0_in(7),
      O => \add_ln89_reg_614_reg[9]\(2)
    );
icmp_ln91_fu_367_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => Q(3),
      I2 => Q(5),
      I3 => p_0_in(5),
      I4 => Q(4),
      I5 => p_0_in(4),
      O => \add_ln89_reg_614_reg[9]\(1)
    );
icmp_ln91_fu_367_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => p_0_in(2),
      I4 => Q(1),
      I5 => p_0_in(1),
      O => \add_ln89_reg_614_reg[9]\(0)
    );
icmp_ln91_fu_367_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(9)
    );
icmp_ln91_fu_367_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(11)
    );
icmp_ln91_fu_367_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(10)
    );
icmp_ln91_fu_367_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(6)
    );
icmp_ln91_fu_367_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_0_in(8)
    );
\or_ln105_1_reg_1111[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => or_ln105_1_fu_427_p2,
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => or_ln105_1_reg_1111,
      O => \or_ln105_1_reg_1111_reg[0]\
    );
\or_ln105_1_reg_1111[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBAAAA"
    )
        port map (
      I0 => cmp20_not_reg_632,
      I1 => \or_ln105_1_reg_1111_reg[0]_0\(0),
      I2 => \or_ln105_1_reg_1111_reg[0]_1\(0),
      I3 => \or_ln105_1_reg_1111_reg[0]_2\(0),
      I4 => \or_ln105_1_reg_1111_reg[0]_3\(0),
      O => or_ln105_1_fu_427_p2
    );
\x_fu_140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I1 => CO(0),
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg
    );
\x_fu_140[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4404440400004404"
    )
        port map (
      I0 => CO(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => stream_csc_full_n,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0
    );
\x_fu_140[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[0]_i_4_n_5\
    );
\x_fu_140[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[0]_i_5_n_5\
    );
\x_fu_140[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[0]_i_6_n_5\
    );
\x_fu_140[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => x_fu_140_reg(0),
      O => \x_fu_140[0]_i_7_n_5\
    );
\x_fu_140[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[4]_i_2_n_5\
    );
\x_fu_140[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[4]_i_3_n_5\
    );
\x_fu_140[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[4]_i_4_n_5\
    );
\x_fu_140[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(4),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[4]_i_5_n_5\
    );
\x_fu_140[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[8]_i_2_n_5\
    );
\x_fu_140[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[8]_i_3_n_5\
    );
\x_fu_140[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[8]_i_4_n_5\
    );
\x_fu_140[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => x_fu_140_reg(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \x_fu_140[8]_i_5_n_5\
    );
\x_fu_140_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_fu_140_reg[0]_i_3_n_5\,
      CO(2) => \x_fu_140_reg[0]_i_3_n_6\,
      CO(1) => \x_fu_140_reg[0]_i_3_n_7\,
      CO(0) => \x_fu_140_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \x_fu_140[0]_i_4_n_5\,
      S(2) => \x_fu_140[0]_i_5_n_5\,
      S(1) => \x_fu_140[0]_i_6_n_5\,
      S(0) => \x_fu_140[0]_i_7_n_5\
    );
\x_fu_140_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_140_reg[0]_i_3_n_5\,
      CO(3) => \x_fu_140_reg[4]_i_1_n_5\,
      CO(2) => \x_fu_140_reg[4]_i_1_n_6\,
      CO(1) => \x_fu_140_reg[4]_i_1_n_7\,
      CO(0) => \x_fu_140_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_140_reg[7]\(3 downto 0),
      S(3) => \x_fu_140[4]_i_2_n_5\,
      S(2) => \x_fu_140[4]_i_3_n_5\,
      S(1) => \x_fu_140[4]_i_4_n_5\,
      S(0) => \x_fu_140[4]_i_5_n_5\
    );
\x_fu_140_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_fu_140_reg[4]_i_1_n_5\,
      CO(3) => \NLW_x_fu_140_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_fu_140_reg[8]_i_1_n_6\,
      CO(1) => \x_fu_140_reg[8]_i_1_n_7\,
      CO(0) => \x_fu_140_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \x_fu_140_reg[11]_0\(3 downto 0),
      S(3) => \x_fu_140[8]_i_2_n_5\,
      S(2) => \x_fu_140[8]_i_3_n_5\,
      S(1) => \x_fu_140[8]_i_4_n_5\,
      S(0) => \x_fu_140[8]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_60 is
  port (
    \icmp_ln619_reg_376_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_96_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j_fu_96_reg[9]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg : out STD_LOGIC;
    \sof_reg_102_reg[0]\ : out STD_LOGIC;
    \tmp_last_V_reg_380_reg[0]\ : out STD_LOGIC;
    \sof_reg_102_reg[0]_0\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    \j_fu_96_reg[0]\ : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \tmp_user_V_reg_159_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \j_fu_96_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_last_V_fu_225_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln619_reg_376_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    sof_reg_102 : in STD_LOGIC;
    \tmp_user_V_reg_159_reg[0]_0\ : in STD_LOGIC;
    \tmp_user_V_reg_159_reg[0]_1\ : in STD_LOGIC;
    \tmp_last_V_reg_380_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_last_V_reg_380 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_60 : entity is "bd_3a92_csc_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_60 is
  signal \ap_CS_fsm[4]_i_4_n_5\ : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^icmp_ln619_reg_376_reg[0]\ : STD_LOGIC;
  signal \j_fu_96[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_96[10]_i_6_n_5\ : STD_LOGIC;
  signal \j_fu_96[6]_i_2_n_5\ : STD_LOGIC;
  signal \^j_fu_96_reg[9]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_4\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_i_1 : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_10 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_11 : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_12 : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_5 : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_6 : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_7 : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_8 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of icmp_ln619_fu_213_p2_carry_i_9 : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \j_fu_96[0]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \j_fu_96[10]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \j_fu_96[10]_i_5\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \j_fu_96[10]_i_6\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \j_fu_96[2]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \j_fu_96[3]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \j_fu_96[5]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \j_fu_96[6]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \j_fu_96[7]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \j_fu_96[8]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \j_fu_96[9]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \sof_reg_102[0]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_380[0]_i_1\ : label is "soft_lutpair572";
begin
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
  \icmp_ln619_reg_376_reg[0]\ <= \^icmp_ln619_reg_376_reg[0]\;
  \j_fu_96_reg[9]_0\(10 downto 0) <= \^j_fu_96_reg[9]_0\(10 downto 0);
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54FF545400000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => \tmp_user_V_reg_159_reg[0]\,
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(2),
      O => ap_NS_fsm1
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1000000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => \tmp_user_V_reg_159_reg[0]\,
      I2 => \ap_CS_fsm_reg[4]\,
      I3 => \ap_CS_fsm[4]_i_4_n_5\,
      I4 => Q(2),
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_done_cache,
      O => \ap_CS_fsm[4]_i_4_n_5\
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^icmp_ln619_reg_376_reg[0]\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => \^ap_enable_reg_pp0_iter2_reg\,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => CO(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDD5DDDDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I3 => \^icmp_ln619_reg_376_reg[0]\,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      I5 => \^ap_enable_reg_pp0_iter2_reg\,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => CO(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I3 => Q(1),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg
    );
icmp_ln619_fu_213_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999000030003999"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(9),
      I1 => \icmp_ln619_reg_376_reg[0]_0\(9),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_96_reg[10]\(10),
      I5 => \icmp_ln619_reg_376_reg[0]_0\(10),
      O => \j_fu_96_reg[9]\(3)
    );
icmp_ln619_fu_213_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(3),
      O => ap_sig_allocacmp_j_1(3)
    );
icmp_ln619_fu_213_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(2),
      O => ap_sig_allocacmp_j_1(2)
    );
icmp_ln619_fu_213_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(1),
      O => ap_sig_allocacmp_j_1(1)
    );
icmp_ln619_fu_213_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln619_reg_376_reg[0]_0\(8),
      I1 => ap_sig_allocacmp_j_1(8),
      I2 => \icmp_ln619_reg_376_reg[0]_0\(7),
      I3 => ap_sig_allocacmp_j_1(7),
      I4 => ap_sig_allocacmp_j_1(6),
      I5 => \icmp_ln619_reg_376_reg[0]_0\(6),
      O => \j_fu_96_reg[9]\(2)
    );
icmp_ln619_fu_213_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln619_reg_376_reg[0]_0\(5),
      I1 => ap_sig_allocacmp_j_1(5),
      I2 => \icmp_ln619_reg_376_reg[0]_0\(4),
      I3 => ap_sig_allocacmp_j_1(4),
      I4 => ap_sig_allocacmp_j_1(3),
      I5 => \icmp_ln619_reg_376_reg[0]_0\(3),
      O => \j_fu_96_reg[9]\(1)
    );
icmp_ln619_fu_213_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => \icmp_ln619_reg_376_reg[0]_0\(2),
      I1 => ap_sig_allocacmp_j_1(2),
      I2 => \icmp_ln619_reg_376_reg[0]_0\(1),
      I3 => ap_sig_allocacmp_j_1(1),
      I4 => \^j_fu_96_reg[9]_0\(0),
      I5 => \icmp_ln619_reg_376_reg[0]_0\(0),
      O => \j_fu_96_reg[9]\(0)
    );
icmp_ln619_fu_213_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(8),
      O => ap_sig_allocacmp_j_1(8)
    );
icmp_ln619_fu_213_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(7),
      O => ap_sig_allocacmp_j_1(7)
    );
icmp_ln619_fu_213_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(6),
      O => ap_sig_allocacmp_j_1(6)
    );
icmp_ln619_fu_213_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(5),
      O => ap_sig_allocacmp_j_1(5)
    );
icmp_ln619_fu_213_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(4),
      O => ap_sig_allocacmp_j_1(4)
    );
\icmp_ln619_reg_376[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \j_fu_96_reg[0]\,
      I1 => stream_out_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^icmp_ln619_reg_376_reg[0]\
    );
\j_fu_96[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_96_reg[10]\(0),
      O => \^j_fu_96_reg[9]_0\(0)
    );
\j_fu_96[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I2 => CO(0),
      I3 => ap_block_pp0_stage0_subdone,
      O => SR(0)
    );
\j_fu_96[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080008"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I2 => CO(0),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => stream_out_hresampled_empty_n,
      I5 => \j_fu_96_reg[0]\,
      O => E(0)
    );
\j_fu_96[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080008000"
    )
        port map (
      I0 => \j_fu_96[10]_i_5_n_5\,
      I1 => \j_fu_96_reg[10]\(9),
      I2 => \j_fu_96_reg[10]\(8),
      I3 => \j_fu_96_reg[10]\(7),
      I4 => \j_fu_96_reg[10]\(10),
      I5 => \j_fu_96[10]_i_6_n_5\,
      O => \^j_fu_96_reg[9]_0\(10)
    );
\j_fu_96[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_done_cache_reg_0,
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => Q(2),
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\j_fu_96[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(5),
      I1 => \j_fu_96[6]_i_2_n_5\,
      I2 => \j_fu_96_reg[10]\(4),
      I3 => \j_fu_96_reg[10]\(6),
      O => \j_fu_96[10]_i_5_n_5\
    );
\j_fu_96[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      O => \j_fu_96[10]_i_6_n_5\
    );
\j_fu_96[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(0),
      I1 => \j_fu_96_reg[10]\(1),
      I2 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(1)
    );
\j_fu_96[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(0),
      I1 => \j_fu_96_reg[10]\(1),
      I2 => \j_fu_96_reg[10]\(2),
      I3 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(2)
    );
\j_fu_96[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(2),
      I1 => \j_fu_96_reg[10]\(1),
      I2 => \j_fu_96_reg[10]\(0),
      I3 => \j_fu_96_reg[10]\(3),
      I4 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(3)
    );
\j_fu_96[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(3),
      I1 => \j_fu_96_reg[10]\(0),
      I2 => \j_fu_96_reg[10]\(1),
      I3 => \j_fu_96_reg[10]\(2),
      I4 => \j_fu_96_reg[10]\(4),
      I5 => \j_fu_96[10]_i_6_n_5\,
      O => \^j_fu_96_reg[9]_0\(4)
    );
\j_fu_96[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(4),
      I1 => \j_fu_96[6]_i_2_n_5\,
      I2 => \j_fu_96_reg[10]\(5),
      I3 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(5)
    );
\j_fu_96[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80807F80"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(5),
      I1 => \j_fu_96[6]_i_2_n_5\,
      I2 => \j_fu_96_reg[10]\(4),
      I3 => \j_fu_96_reg[10]\(6),
      I4 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(6)
    );
\j_fu_96[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(2),
      I1 => \j_fu_96_reg[10]\(1),
      I2 => \j_fu_96_reg[10]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I5 => \j_fu_96_reg[10]\(3),
      O => \j_fu_96[6]_i_2_n_5\
    );
\j_fu_96[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \j_fu_96[10]_i_5_n_5\,
      I1 => \j_fu_96_reg[10]\(7),
      I2 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(7)
    );
\j_fu_96[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(7),
      I1 => \j_fu_96[10]_i_5_n_5\,
      I2 => \j_fu_96_reg[10]\(8),
      I3 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(8)
    );
\j_fu_96[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80807F80"
    )
        port map (
      I0 => \j_fu_96[10]_i_5_n_5\,
      I1 => \j_fu_96_reg[10]\(7),
      I2 => \j_fu_96_reg[10]\(8),
      I3 => \j_fu_96_reg[10]\(9),
      I4 => ap_loop_init_int,
      O => \^j_fu_96_reg[9]_0\(9)
    );
\sof_reg_102[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => sof_reg_102,
      I2 => Q(0),
      O => \sof_reg_102_reg[0]_0\
    );
tmp_last_V_fu_225_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999000030003999"
    )
        port map (
      I0 => \j_fu_96_reg[10]\(9),
      I1 => tmp_last_V_fu_225_p2_carry(9),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_96_reg[10]\(10),
      I5 => tmp_last_V_fu_225_p2_carry(10),
      O => S(3)
    );
tmp_last_V_fu_225_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_last_V_fu_225_p2_carry(8),
      I1 => ap_sig_allocacmp_j_1(8),
      I2 => tmp_last_V_fu_225_p2_carry(7),
      I3 => ap_sig_allocacmp_j_1(7),
      I4 => ap_sig_allocacmp_j_1(6),
      I5 => tmp_last_V_fu_225_p2_carry(6),
      O => S(2)
    );
tmp_last_V_fu_225_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => tmp_last_V_fu_225_p2_carry(5),
      I1 => ap_sig_allocacmp_j_1(5),
      I2 => tmp_last_V_fu_225_p2_carry(4),
      I3 => ap_sig_allocacmp_j_1(4),
      I4 => ap_sig_allocacmp_j_1(3),
      I5 => tmp_last_V_fu_225_p2_carry(3),
      O => S(1)
    );
tmp_last_V_fu_225_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => tmp_last_V_fu_225_p2_carry(2),
      I1 => ap_sig_allocacmp_j_1(2),
      I2 => tmp_last_V_fu_225_p2_carry(1),
      I3 => ap_sig_allocacmp_j_1(1),
      I4 => \^j_fu_96_reg[9]_0\(0),
      I5 => tmp_last_V_fu_225_p2_carry(0),
      O => S(0)
    );
\tmp_last_V_reg_380[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \tmp_last_V_reg_380_reg[0]_0\(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => CO(0),
      I3 => tmp_last_V_reg_380,
      O => \tmp_last_V_reg_380_reg[0]\
    );
\tmp_user_V_reg_159[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF2FFFF22020000"
    )
        port map (
      I0 => sof_reg_102,
      I1 => \j_fu_96[10]_i_6_n_5\,
      I2 => \tmp_user_V_reg_159_reg[0]_0\,
      I3 => \tmp_user_V_reg_159_reg[0]\,
      I4 => \^icmp_ln619_reg_376_reg[0]\,
      I5 => \tmp_user_V_reg_159_reg[0]_1\,
      O => \sof_reg_102_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0 is
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => stream_csc_full_n,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^ap_enable_reg_pp0_iter1_reg\,
      CEA2 => \^ap_enable_reg_pp0_iter1_reg\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_enable_reg_pp0_iter1_reg\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_enable_reg_pp0_iter1_reg\,
      CEP => \^ap_enable_reg_pp0_iter1_reg\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => D(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_53 : entity is "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_53 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => D(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_54 : entity is "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_54 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => D(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(9),
      C(46) => p_reg_reg_1(9),
      C(45) => p_reg_reg_1(9),
      C(44) => p_reg_reg_1(9),
      C(43) => p_reg_reg_1(9),
      C(42) => p_reg_reg_1(9),
      C(41) => p_reg_reg_1(9),
      C(40) => p_reg_reg_1(9),
      C(39) => p_reg_reg_1(9),
      C(38) => p_reg_reg_1(9),
      C(37) => p_reg_reg_1(9),
      C(36) => p_reg_reg_1(9),
      C(35) => p_reg_reg_1(9),
      C(34) => p_reg_reg_1(9),
      C(33) => p_reg_reg_1(9),
      C(32) => p_reg_reg_1(9),
      C(31) => p_reg_reg_1(9),
      C(30) => p_reg_reg_1(9),
      C(29) => p_reg_reg_1(9),
      C(28) => p_reg_reg_1(9),
      C(27) => p_reg_reg_1(9),
      C(26) => p_reg_reg_1(9),
      C(25) => p_reg_reg_1(9),
      C(24) => p_reg_reg_1(9),
      C(23) => p_reg_reg_1(9),
      C(22) => p_reg_reg_1(9),
      C(21 downto 12) => p_reg_reg_1(9 downto 0),
      C(11 downto 0) => B"000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => D(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_51 : entity is "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_51 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(9),
      C(46) => p_reg_reg_1(9),
      C(45) => p_reg_reg_1(9),
      C(44) => p_reg_reg_1(9),
      C(43) => p_reg_reg_1(9),
      C(42) => p_reg_reg_1(9),
      C(41) => p_reg_reg_1(9),
      C(40) => p_reg_reg_1(9),
      C(39) => p_reg_reg_1(9),
      C(38) => p_reg_reg_1(9),
      C(37) => p_reg_reg_1(9),
      C(36) => p_reg_reg_1(9),
      C(35) => p_reg_reg_1(9),
      C(34) => p_reg_reg_1(9),
      C(33) => p_reg_reg_1(9),
      C(32) => p_reg_reg_1(9),
      C(31) => p_reg_reg_1(9),
      C(30) => p_reg_reg_1(9),
      C(29) => p_reg_reg_1(9),
      C(28) => p_reg_reg_1(9),
      C(27) => p_reg_reg_1(9),
      C(26) => p_reg_reg_1(9),
      C(25) => p_reg_reg_1(9),
      C(24) => p_reg_reg_1(9),
      C(23) => p_reg_reg_1(9),
      C(22) => p_reg_reg_1(9),
      C(21 downto 12) => p_reg_reg_1(9 downto 0),
      C(11 downto 0) => B"000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => D(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_52 : entity is "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_52 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => p_reg_reg_0(15),
      B(16) => p_reg_reg_0(15),
      B(15 downto 0) => p_reg_reg_0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(9),
      C(46) => C(9),
      C(45) => C(9),
      C(44) => C(9),
      C(43) => C(9),
      C(42) => C(9),
      C(41) => C(9),
      C(40) => C(9),
      C(39) => C(9),
      C(38) => C(9),
      C(37) => C(9),
      C(36) => C(9),
      C(35) => C(9),
      C(34) => C(9),
      C(33) => C(9),
      C(32) => C(9),
      C(31) => C(9),
      C(30) => C(9),
      C(29) => C(9),
      C(28) => C(9),
      C(27) => C(9),
      C(26) => C(9),
      C(25) => C(9),
      C(24) => C(9),
      C(23) => C(9),
      C(22) => C(9),
      C(21 downto 12) => C(9 downto 0),
      C(11 downto 0) => B"000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => D(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_0(15),
      A(28) => p_reg_reg_0(15),
      A(27) => p_reg_reg_0(15),
      A(26) => p_reg_reg_0(15),
      A(25) => p_reg_reg_0(15),
      A(24) => p_reg_reg_0(15),
      A(23) => p_reg_reg_0(15),
      A(22) => p_reg_reg_0(15),
      A(21) => p_reg_reg_0(15),
      A(20) => p_reg_reg_0(15),
      A(19) => p_reg_reg_0(15),
      A(18) => p_reg_reg_0(15),
      A(17) => p_reg_reg_0(15),
      A(16) => p_reg_reg_0(15),
      A(15 downto 0) => p_reg_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => D(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_49 : entity is "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_49 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_0(15),
      A(28) => p_reg_reg_0(15),
      A(27) => p_reg_reg_0(15),
      A(26) => p_reg_reg_0(15),
      A(25) => p_reg_reg_0(15),
      A(24) => p_reg_reg_0(15),
      A(23) => p_reg_reg_0(15),
      A(22) => p_reg_reg_0(15),
      A(21) => p_reg_reg_0(15),
      A(20) => p_reg_reg_0(15),
      A(19) => p_reg_reg_0(15),
      A(18) => p_reg_reg_0(15),
      A(17) => p_reg_reg_0(15),
      A(16) => p_reg_reg_0(15),
      A(15 downto 0) => p_reg_reg_0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => D(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_50 : entity is "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_50 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_block_pp0_stage0_subdone,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => ap_block_pp0_stage0_subdone,
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => D(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_100 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_100 : entity is "bd_3a92_csc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_100 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \sub_reg_205_reg[6]\ : in STD_LOGIC;
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_58 : entity is "bd_3a92_csc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_58 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sub_reg_205[1]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \sub_reg_205[2]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \sub_reg_205[3]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \sub_reg_205[4]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \sub_reg_205[6]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \sub_reg_205[7]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \sub_reg_205[8]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \sub_reg_205[9]_i_1\ : label is "soft_lutpair590";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\sub_reg_205[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \sub_reg_205_reg[6]\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => D(9)
    );
\sub_reg_205[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => D(0)
    );
\sub_reg_205[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => D(1)
    );
\sub_reg_205[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => D(2)
    );
\sub_reg_205[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => D(3)
    );
\sub_reg_205[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => D(4)
    );
\sub_reg_205[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_reg_205_reg[6]\,
      I1 => \^q\(6),
      O => D(5)
    );
\sub_reg_205[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sub_reg_205_reg[6]\,
      I2 => \^q\(7),
      O => D(6)
    );
\sub_reg_205[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(7),
      I1 => \sub_reg_205_reg[6]\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => D(7)
    );
\sub_reg_205[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \sub_reg_205_reg[6]\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_99 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_99 : entity is "bd_3a92_csc_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_99 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HwReg_height_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_done\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair599";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  MultiPixStream2AXIvideo_U0_ap_done <= \^multipixstream2axivideo_u0_ap_done\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF0000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \B_V_data_1_state_reg[0]_1\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__2_n_5\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^m_axis_video_tready_int_regslice\,
      R => SS(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => Q(0),
      I1 => HwReg_height_c_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_width_c_empty_n,
      I4 => \^multipixstream2axivideo_u0_ap_done\,
      O => D(0)
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF888888888888"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => Q(3),
      O => D(1)
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => m_axis_video_TREADY,
      I3 => Q(3),
      O => \^multipixstream2axivideo_u0_ap_done\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6666AAAAAAAA"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => Q(3),
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => E(0)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000080AA00000000"
    )
        port map (
      I0 => Q(3),
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => shiftReg_ce,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => mOutPtr110_out
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
\tmp_user_V_reg_159[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^m_axis_video_tready_int_regslice\,
      O => \ap_CS_fsm_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both_101 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TVALID_int_regslice : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : in STD_LOGIC;
    axi_data_V_14_fu_921 : in STD_LOGIC;
    \axi_data_V_14_fu_92_reg[0]\ : in STD_LOGIC;
    \axi_data_V_14_fu_92_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    \axi_data_V_fu_96_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both_101 : entity is "bd_3a92_csc_0_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both_101 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_video_tvalid_int_regslice\ : STD_LOGIC;
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  s_axis_video_TVALID_int_regslice <= \^s_axis_video_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => s_axis_video_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^s_axis_video_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => s_axis_video_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^s_axis_video_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \^s_axis_video_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\axi_data_V_14_fu_92[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(0),
      O => D(0)
    );
\axi_data_V_14_fu_92[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(10),
      O => D(10)
    );
\axi_data_V_14_fu_92[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(11),
      O => D(11)
    );
\axi_data_V_14_fu_92[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(12),
      O => D(12)
    );
\axi_data_V_14_fu_92[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(13),
      O => D(13)
    );
\axi_data_V_14_fu_92[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(14),
      O => D(14)
    );
\axi_data_V_14_fu_92[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(15),
      O => D(15)
    );
\axi_data_V_14_fu_92[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(16),
      O => D(16)
    );
\axi_data_V_14_fu_92[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(17),
      O => D(17)
    );
\axi_data_V_14_fu_92[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(18),
      O => D(18)
    );
\axi_data_V_14_fu_92[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(19),
      O => D(19)
    );
\axi_data_V_14_fu_92[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(1),
      O => D(1)
    );
\axi_data_V_14_fu_92[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(20),
      O => D(20)
    );
\axi_data_V_14_fu_92[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(21),
      O => D(21)
    );
\axi_data_V_14_fu_92[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(22),
      O => D(22)
    );
\axi_data_V_14_fu_92[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I2 => \^s_axis_video_tvalid_int_regslice\,
      I3 => axi_data_V_14_fu_921,
      O => E(0)
    );
\axi_data_V_14_fu_92[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(23),
      O => D(23)
    );
\axi_data_V_14_fu_92[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(2),
      O => D(2)
    );
\axi_data_V_14_fu_92[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(3),
      O => D(3)
    );
\axi_data_V_14_fu_92[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(4),
      O => D(4)
    );
\axi_data_V_14_fu_92[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(5),
      O => D(5)
    );
\axi_data_V_14_fu_92[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(6),
      O => D(6)
    );
\axi_data_V_14_fu_92[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(7),
      O => D(7)
    );
\axi_data_V_14_fu_92[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(8),
      O => D(8)
    );
\axi_data_V_14_fu_92[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I3 => \axi_data_V_14_fu_92_reg[0]\,
      I4 => \axi_data_V_14_fu_92_reg[23]\(9),
      O => D(9)
    );
\axi_data_V_fu_96[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I5 => \axi_data_V_fu_96_reg[23]\(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(0)
    );
\axi_data_V_fu_96[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I5 => \axi_data_V_fu_96_reg[23]\(10),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(10)
    );
\axi_data_V_fu_96[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I5 => \axi_data_V_fu_96_reg[23]\(11),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(11)
    );
\axi_data_V_fu_96[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I5 => \axi_data_V_fu_96_reg[23]\(12),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(12)
    );
\axi_data_V_fu_96[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I5 => \axi_data_V_fu_96_reg[23]\(13),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(13)
    );
\axi_data_V_fu_96[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I5 => \axi_data_V_fu_96_reg[23]\(14),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(14)
    );
\axi_data_V_fu_96[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I5 => \axi_data_V_fu_96_reg[23]\(15),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(15)
    );
\axi_data_V_fu_96[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I5 => \axi_data_V_fu_96_reg[23]\(16),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(16)
    );
\axi_data_V_fu_96[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I5 => \axi_data_V_fu_96_reg[23]\(17),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(17)
    );
\axi_data_V_fu_96[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I5 => \axi_data_V_fu_96_reg[23]\(18),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(18)
    );
\axi_data_V_fu_96[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I5 => \axi_data_V_fu_96_reg[23]\(19),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(19)
    );
\axi_data_V_fu_96[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I5 => \axi_data_V_fu_96_reg[23]\(1),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(1)
    );
\axi_data_V_fu_96[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I5 => \axi_data_V_fu_96_reg[23]\(20),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(20)
    );
\axi_data_V_fu_96[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I5 => \axi_data_V_fu_96_reg[23]\(21),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(21)
    );
\axi_data_V_fu_96[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I5 => \axi_data_V_fu_96_reg[23]\(22),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(22)
    );
\axi_data_V_fu_96[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I5 => \axi_data_V_fu_96_reg[23]\(23),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(23)
    );
\axi_data_V_fu_96[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I5 => \axi_data_V_fu_96_reg[23]\(2),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(2)
    );
\axi_data_V_fu_96[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I5 => \axi_data_V_fu_96_reg[23]\(3),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(3)
    );
\axi_data_V_fu_96[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I5 => \axi_data_V_fu_96_reg[23]\(4),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(4)
    );
\axi_data_V_fu_96[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I5 => \axi_data_V_fu_96_reg[23]\(5),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(5)
    );
\axi_data_V_fu_96[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I5 => \axi_data_V_fu_96_reg[23]\(6),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(6)
    );
\axi_data_V_fu_96[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I5 => \axi_data_V_fu_96_reg[23]\(7),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(7)
    );
\axi_data_V_fu_96[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I5 => \axi_data_V_fu_96_reg[23]\(8),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(8)
    );
\axi_data_V_fu_96[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I5 => \axi_data_V_fu_96_reg[23]\(9),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    tmp_last_V_reg_380_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1\ : entity is "bd_3a92_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__2\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \m_axis_video_TLAST[0]_INST_0\ : label is "soft_lutpair608";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => tmp_last_V_reg_380_pp0_iter1_reg,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => tmp_last_V_reg_380_pp0_iter1_reg,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_5\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F500000"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__3_n_5\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[1]_i_1__3_n_5\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__3_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => SS(0)
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_102\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    axi_last_V_fu_48 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    axi_last_V_2_reg_160 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_102\ : entity is "bd_3a92_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_102\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_102\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_5,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_V_fu_100[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      I1 => p_14_in,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      I5 => axi_last_V_2_reg_160,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg
    );
\axi_last_V_fu_48[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => axi_last_V_fu_48,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\axi_last_V_reg_80[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TLAST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_103\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_103\ : entity is "bd_3a92_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_103\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_103\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  signal \^ap_done_reg1\ : STD_LOGIC;
begin
  ap_done_reg1 <= \^ap_done_reg1\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TREADY_int_regslice,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => s_axis_video_TVALID,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
        port map (
      I0 => \^ap_done_reg1\,
      I1 => Q(1),
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I3 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0004000"
    )
        port map (
      I0 => B_V_data_1_sel,
      I1 => B_V_data_1_payload_A,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I4 => B_V_data_1_payload_B,
      O => \^ap_done_reg1\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88C0FFFF88C00000"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => B_V_data_1_payload_A,
      I3 => B_V_data_1_sel,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I5 => ap_done_cache,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFAAAAEFFFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => s_axis_video_TVALID_int_regslice,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      I5 => B_V_data_1_payload_B,
      O => \ap_CS_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_59\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_59\ : entity is "bd_3a92_csc_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_59\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_59\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__3\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \m_axis_video_TUSER[0]_INST_0\ : label is "soft_lutpair610";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_5\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F500000"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__4_n_5\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[1]\,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \B_V_data_1_state_reg_n_5_[0]\,
      O => \B_V_data_1_state[1]_i_1__4_n_5\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__4_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => SS(0)
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg : out STD_LOGIC;
    axi_data_V_14_fu_921 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \sof_reg_146_reg[0]\ : out STD_LOGIC;
    \eol_reg_173_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    sof_reg_146 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal axi_last_V_reg_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
begin
\axi_last_V_reg_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => axi_last_V_reg_80,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_106
     port map (
      \B_V_data_1_state_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      D(1 downto 0) => D(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_V_14_fu_921 => axi_data_V_14_fu_921,
      axi_last_V_reg_80 => axi_last_V_reg_80,
      \eol_reg_173_reg[0]\ => \eol_reg_173_reg[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_146 => sof_reg_146,
      \sof_reg_146_reg[0]\ => \sof_reg_146_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    ap_done_cache : out STD_LOGIC;
    axi_last_V_fu_48 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_last_V_2_reg_160_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_last_V_fu_48_reg[0]_0\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    axi_last_V_2_reg_160 : in STD_LOGIC;
    ap_NS_fsm1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal \^axi_last_v_fu_48\ : STD_LOGIC;
begin
  axi_last_V_fu_48 <= \^axi_last_v_fu_48\;
\axi_last_V_2_reg_160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => axi_last_V_2_reg_160,
      I1 => Q(2),
      I2 => \^axi_last_v_fu_48\,
      I3 => ap_NS_fsm1,
      O => \axi_last_V_2_reg_160_reg[0]\
    );
\axi_last_V_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_fu_48_reg[0]_0\,
      Q => \^axi_last_v_fu_48\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_105
     port map (
      D(0) => D(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_reg1 => ap_done_reg1,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_V_fu_96_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out_2 : out STD_LOGIC;
    \icmp_ln500_reg_349_reg[0]_0\ : out STD_LOGIC;
    \axi_last_V_fu_100_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg : in STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    sof_reg_146 : in STD_LOGIC;
    icmp_ln500_fu_213_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\ : in STD_LOGIC;
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    \axi_data_V_fu_96_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal \ap_condition_259__0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^axi_data_v_fu_96_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_last_V_fu_100_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_192_eol_out\ : STD_LOGIC;
  signal icmp_ln500_fu_213_p2 : STD_LOGIC;
  signal icmp_ln500_fu_213_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln500_fu_213_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln500_fu_213_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln500_reg_349_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_219_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_92 : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_92_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln500_fu_213_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair12";
begin
  \axi_data_V_fu_96_reg[23]_0\(23 downto 0) <= \^axi_data_v_fu_96_reg[23]_0\(23 downto 0);
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_192_eol_out\;
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(16),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(2),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(10),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(3),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(11),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(4),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(5),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(6),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(7),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(8),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(16),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(9),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(17),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(10),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(18),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(11),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(19),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(17),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(12),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(20),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(13),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(21),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(14),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(22),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(15),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(23),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(18),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(19),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(20),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(21),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(22),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(23),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(0),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(8),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_v_fu_96_reg[23]_0\(1),
      I1 => \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\,
      I2 => \^axi_data_v_fu_96_reg[23]_0\(9),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_V_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(0),
      Q => \^axi_data_v_fu_96_reg[23]_0\(0),
      R => '0'
    );
\axi_data_V_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(10),
      Q => \^axi_data_v_fu_96_reg[23]_0\(10),
      R => '0'
    );
\axi_data_V_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(11),
      Q => \^axi_data_v_fu_96_reg[23]_0\(11),
      R => '0'
    );
\axi_data_V_fu_96_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(12),
      Q => \^axi_data_v_fu_96_reg[23]_0\(12),
      R => '0'
    );
\axi_data_V_fu_96_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(13),
      Q => \^axi_data_v_fu_96_reg[23]_0\(13),
      R => '0'
    );
\axi_data_V_fu_96_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(14),
      Q => \^axi_data_v_fu_96_reg[23]_0\(14),
      R => '0'
    );
\axi_data_V_fu_96_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(15),
      Q => \^axi_data_v_fu_96_reg[23]_0\(15),
      R => '0'
    );
\axi_data_V_fu_96_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(16),
      Q => \^axi_data_v_fu_96_reg[23]_0\(16),
      R => '0'
    );
\axi_data_V_fu_96_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(17),
      Q => \^axi_data_v_fu_96_reg[23]_0\(17),
      R => '0'
    );
\axi_data_V_fu_96_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(18),
      Q => \^axi_data_v_fu_96_reg[23]_0\(18),
      R => '0'
    );
\axi_data_V_fu_96_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(19),
      Q => \^axi_data_v_fu_96_reg[23]_0\(19),
      R => '0'
    );
\axi_data_V_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(1),
      Q => \^axi_data_v_fu_96_reg[23]_0\(1),
      R => '0'
    );
\axi_data_V_fu_96_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(20),
      Q => \^axi_data_v_fu_96_reg[23]_0\(20),
      R => '0'
    );
\axi_data_V_fu_96_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(21),
      Q => \^axi_data_v_fu_96_reg[23]_0\(21),
      R => '0'
    );
\axi_data_V_fu_96_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(22),
      Q => \^axi_data_v_fu_96_reg[23]_0\(22),
      R => '0'
    );
\axi_data_V_fu_96_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(23),
      Q => \^axi_data_v_fu_96_reg[23]_0\(23),
      R => '0'
    );
\axi_data_V_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(2),
      Q => \^axi_data_v_fu_96_reg[23]_0\(2),
      R => '0'
    );
\axi_data_V_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(3),
      Q => \^axi_data_v_fu_96_reg[23]_0\(3),
      R => '0'
    );
\axi_data_V_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(4),
      Q => \^axi_data_v_fu_96_reg[23]_0\(4),
      R => '0'
    );
\axi_data_V_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(5),
      Q => \^axi_data_v_fu_96_reg[23]_0\(5),
      R => '0'
    );
\axi_data_V_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(6),
      Q => \^axi_data_v_fu_96_reg[23]_0\(6),
      R => '0'
    );
\axi_data_V_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(7),
      Q => \^axi_data_v_fu_96_reg[23]_0\(7),
      R => '0'
    );
\axi_data_V_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(8),
      Q => \^axi_data_v_fu_96_reg[23]_0\(8),
      R => '0'
    );
\axi_data_V_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_data_V_fu_96_reg[23]_1\(9),
      Q => \^axi_data_v_fu_96_reg[23]_0\(9),
      R => '0'
    );
\axi_last_V_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => \axi_last_V_fu_100_reg[0]_0\,
      Q => \axi_last_V_fu_100_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_192_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_104
     port map (
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      CO(0) => icmp_ln500_fu_213_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_92,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[6]\(0) => E(0),
      ap_clk => ap_clk,
      \ap_condition_259__0\ => \ap_condition_259__0\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_V_fu_100_reg[0]\ => p_14_in,
      \eol_reg_173_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \eol_reg_173_reg[0]_0\ => \icmp_ln500_reg_349_reg_n_5_[0]\,
      \eol_reg_173_reg[0]_1\ => \axi_last_V_fu_100_reg_n_5_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_192_eol_out\,
      icmp_ln500_fu_213_p2_carry(10 downto 0) => icmp_ln500_fu_213_p2_carry_0(10 downto 0),
      \icmp_ln500_reg_349_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \icmp_ln500_reg_349_reg[0]_0\ => \icmp_ln500_reg_349_reg[0]_0\,
      \j_fu_92_reg[10]\(10) => \j_fu_92_reg_n_5_[10]\,
      \j_fu_92_reg[10]\(9) => \j_fu_92_reg_n_5_[9]\,
      \j_fu_92_reg[10]\(8) => \j_fu_92_reg_n_5_[8]\,
      \j_fu_92_reg[10]\(7) => \j_fu_92_reg_n_5_[7]\,
      \j_fu_92_reg[10]\(6) => \j_fu_92_reg_n_5_[6]\,
      \j_fu_92_reg[10]\(5) => \j_fu_92_reg_n_5_[5]\,
      \j_fu_92_reg[10]\(4) => \j_fu_92_reg_n_5_[4]\,
      \j_fu_92_reg[10]\(3) => \j_fu_92_reg_n_5_[3]\,
      \j_fu_92_reg[10]\(2) => \j_fu_92_reg_n_5_[2]\,
      \j_fu_92_reg[10]\(1) => \j_fu_92_reg_n_5_[1]\,
      \j_fu_92_reg[10]\(0) => \j_fu_92_reg_n_5_[0]\,
      \j_fu_92_reg[8]\(10 downto 0) => j_4_fu_219_p2(10 downto 0),
      mOutPtr110_out_2 => mOutPtr110_out_2,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      shiftReg_ce => shiftReg_ce,
      sof_reg_146 => sof_reg_146,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
icmp_ln500_fu_213_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln500_fu_213_p2,
      CO(2) => icmp_ln500_fu_213_p2_carry_n_6,
      CO(1) => icmp_ln500_fu_213_p2_carry_n_7,
      CO(0) => icmp_ln500_fu_213_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln500_fu_213_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_27
    );
\icmp_ln500_reg_349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \icmp_ln500_reg_349_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(0),
      Q => \j_fu_92_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(10),
      Q => \j_fu_92_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(1),
      Q => \j_fu_92_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(2),
      Q => \j_fu_92_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(3),
      Q => \j_fu_92_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(4),
      Q => \j_fu_92_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(5),
      Q => \j_fu_92_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(6),
      Q => \j_fu_92_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(7),
      Q => \j_fu_92_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(8),
      Q => \j_fu_92_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\j_fu_92_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_92,
      D => j_4_fu_219_p2(9),
      Q => \j_fu_92_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln500_reg_349_reg_n_5_[0]\,
      O => \ap_condition_259__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is
  port (
    \icmp_ln619_reg_376_reg[0]_0\ : out STD_LOGIC;
    tmp_last_V_reg_380_pp0_iter1_reg : out STD_LOGIC;
    \tmp_user_V_reg_159_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \pix_444_V_reg_396_reg[7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    B_V_data_1_sel_wr_reg : out STD_LOGIC;
    \icmp_ln619_reg_376_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_reg_102_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    tmp_last_V_fu_225_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln619_reg_376_reg[0]_2\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \B_V_data_1_payload_A_reg[23]\ : in STD_LOGIC;
    sof_reg_102 : in STD_LOGIC;
    \tmp_user_V_reg_159_reg[0]_1\ : in STD_LOGIC;
    internal_full_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is
  signal \ap_CS_fsm[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3__0_n_5\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_159 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready : STD_LOGIC;
  signal icmp_ln619_fu_213_p2 : STD_LOGIC;
  signal icmp_ln619_fu_213_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln619_fu_213_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln619_fu_213_p2_carry_n_8 : STD_LOGIC;
  signal \^icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \^icmp_ln619_reg_376_reg[0]_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal j_2_fu_219_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_96 : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[9]\ : STD_LOGIC;
  signal \^moutptr110_out_0\ : STD_LOGIC;
  signal \mOutPtr[4]_i_3__0_n_5\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pix_444_V_reg_396 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_rgb_V_reg_385 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_last_V_fu_225_p2 : STD_LOGIC;
  signal tmp_last_V_fu_225_p2_carry_n_6 : STD_LOGIC;
  signal tmp_last_V_fu_225_p2_carry_n_7 : STD_LOGIC;
  signal tmp_last_V_fu_225_p2_carry_n_8 : STD_LOGIC;
  signal tmp_last_V_reg_380 : STD_LOGIC;
  signal \^tmp_user_v_reg_159_reg[0]_0\ : STD_LOGIC;
  signal NLW_icmp_ln619_fu_213_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_last_V_fu_225_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair580";
begin
  \icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0\ <= \^icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0\;
  \icmp_ln619_reg_376_reg[0]_0\ <= \^icmp_ln619_reg_376_reg[0]_0\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  mOutPtr110_out_0 <= \^moutptr110_out_0\;
  \tmp_user_V_reg_159_reg[0]_0\ <= \^tmp_user_v_reg_159_reg[0]_0\;
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(2),
      O => \pix_444_V_reg_396_reg[7]_0\(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(11),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(3),
      O => \pix_444_V_reg_396_reg[7]_0\(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(12),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(4),
      O => \pix_444_V_reg_396_reg[7]_0\(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(13),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(5),
      O => \pix_444_V_reg_396_reg[7]_0\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(6),
      O => \pix_444_V_reg_396_reg[7]_0\(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(15),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(7),
      O => \pix_444_V_reg_396_reg[7]_0\(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(0),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(0),
      O => \pix_444_V_reg_396_reg[7]_0\(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(1),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(1),
      O => \pix_444_V_reg_396_reg[7]_0\(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(2),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(2),
      O => \pix_444_V_reg_396_reg[7]_0\(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(3),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(3),
      O => \pix_444_V_reg_396_reg[7]_0\(19)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(4),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(4),
      O => \pix_444_V_reg_396_reg[7]_0\(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(5),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(5),
      O => \pix_444_V_reg_396_reg[7]_0\(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(6),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(6),
      O => \pix_444_V_reg_396_reg[7]_0\(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_444_V_reg_396(7),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_rgb_V_reg_385(7),
      O => \pix_444_V_reg_396_reg[7]_0\(23)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(0),
      O => \pix_444_V_reg_396_reg[7]_0\(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(9),
      I1 => \B_V_data_1_payload_A_reg[23]\,
      I2 => pix_444_V_reg_396(1),
      O => \pix_444_V_reg_396_reg[7]_0\(9)
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_reg
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      I1 => \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => m_axis_video_TREADY_int_regslice,
      I4 => Q(2),
      O => \^icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0F0FFFF"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_5,
      I1 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => Q(2),
      I4 => \B_V_data_1_state_reg[1]\,
      I5 => m_axis_video_TREADY,
      O => B_V_data_1_state(0)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[4]_i_2__0_n_5\
    );
\ap_CS_fsm[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_out_hresampled_empty_n,
      I2 => \^icmp_ln619_reg_376_reg[0]_0\,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_CS_fsm[4]_i_3__0_n_5\
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFFAA800000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(2),
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I4 => flow_control_loop_pipe_sequential_init_U_n_5,
      I5 => ap_loop_exit_ready_pp0_iter2_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_out_hresampled_empty_n,
      I2 => \^icmp_ln619_reg_376_reg[0]_0\,
      I3 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => ap_condition_159
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(0),
      Q => \pix_444_V_reg_396_reg[7]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(1),
      Q => \pix_444_V_reg_396_reg[7]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(2),
      Q => \pix_444_V_reg_396_reg[7]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(3),
      Q => \pix_444_V_reg_396_reg[7]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(4),
      Q => \pix_444_V_reg_396_reg[7]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(5),
      Q => \pix_444_V_reg_396_reg[7]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(6),
      Q => \pix_444_V_reg_396_reg[7]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_159,
      D => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(7),
      Q => \pix_444_V_reg_396_reg[7]_0\(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_60
     port map (
      CO(0) => icmp_ln619_fu_213_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_96,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm[4]_i_3__0_n_5\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0]\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_ready,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg,
      \icmp_ln619_reg_376_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \icmp_ln619_reg_376_reg[0]_0\(10 downto 0) => \icmp_ln619_reg_376_reg[0]_2\(10 downto 0),
      \j_fu_96_reg[0]\ => \^icmp_ln619_reg_376_reg[0]_0\,
      \j_fu_96_reg[10]\(10) => \j_fu_96_reg_n_5_[10]\,
      \j_fu_96_reg[10]\(9) => \j_fu_96_reg_n_5_[9]\,
      \j_fu_96_reg[10]\(8) => \j_fu_96_reg_n_5_[8]\,
      \j_fu_96_reg[10]\(7) => \j_fu_96_reg_n_5_[7]\,
      \j_fu_96_reg[10]\(6) => \j_fu_96_reg_n_5_[6]\,
      \j_fu_96_reg[10]\(5) => \j_fu_96_reg_n_5_[5]\,
      \j_fu_96_reg[10]\(4) => \j_fu_96_reg_n_5_[4]\,
      \j_fu_96_reg[10]\(3) => \j_fu_96_reg_n_5_[3]\,
      \j_fu_96_reg[10]\(2) => \j_fu_96_reg_n_5_[2]\,
      \j_fu_96_reg[10]\(1) => \j_fu_96_reg_n_5_[1]\,
      \j_fu_96_reg[10]\(0) => \j_fu_96_reg_n_5_[0]\,
      \j_fu_96_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      \j_fu_96_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      \j_fu_96_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \j_fu_96_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \j_fu_96_reg[9]_0\(10 downto 2) => j_2_fu_219_p2(10 downto 2),
      \j_fu_96_reg[9]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      \j_fu_96_reg[9]_0\(0) => j_2_fu_219_p2(0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      sof_reg_102 => sof_reg_102,
      \sof_reg_102_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_32,
      \sof_reg_102_reg[0]_0\ => \sof_reg_102_reg[0]\,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      tmp_last_V_fu_225_p2_carry(10 downto 0) => tmp_last_V_fu_225_p2_carry_0(10 downto 0),
      tmp_last_V_reg_380 => tmp_last_V_reg_380,
      \tmp_last_V_reg_380_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_33,
      \tmp_last_V_reg_380_reg[0]_0\(0) => tmp_last_V_fu_225_p2,
      \tmp_user_V_reg_159_reg[0]\ => \ap_CS_fsm[4]_i_2__0_n_5\,
      \tmp_user_V_reg_159_reg[0]_0\ => \tmp_user_V_reg_159_reg[0]_1\,
      \tmp_user_V_reg_159_reg[0]_1\ => \^tmp_user_v_reg_159_reg[0]_0\
    );
icmp_ln619_fu_213_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln619_fu_213_p2,
      CO(2) => icmp_ln619_fu_213_p2_carry_n_6,
      CO(1) => icmp_ln619_fu_213_p2_carry_n_7,
      CO(0) => icmp_ln619_fu_213_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln619_fu_213_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_18
    );
\icmp_ln619_reg_376[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0000"
    )
        port map (
      I0 => Q(2),
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => flow_control_loop_pipe_sequential_init_U_n_5,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln619_reg_376_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^icmp_ln619_reg_376_reg[0]_0\,
      Q => \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln619_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln619_fu_213_p2,
      Q => \^icmp_ln619_reg_376_reg[0]_0\,
      R => '0'
    );
\internal_full_n_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \^internal_empty_n_reg\,
      I1 => internal_full_n,
      I2 => stream_out_hresampled_full_n,
      I3 => ap_rst_n,
      I4 => \^moutptr110_out_0\,
      O => internal_full_n_reg
    );
\j_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(0),
      Q => \j_fu_96_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(10),
      Q => \j_fu_96_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \j_fu_96_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(2),
      Q => \j_fu_96_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(3),
      Q => \j_fu_96_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(4),
      Q => \j_fu_96_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(5),
      Q => \j_fu_96_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(6),
      Q => \j_fu_96_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(7),
      Q => \j_fu_96_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(8),
      Q => \j_fu_96_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\j_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_2_fu_219_p2(9),
      Q => \j_fu_96_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \mOutPtr[4]_i_3__0_n_5\,
      I1 => \^icmp_ln619_reg_376_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_out_hresampled_empty_n,
      I4 => \mOutPtr_reg[4]\,
      I5 => \^internal_empty_n_reg\,
      O => \icmp_ln619_reg_376_reg[0]_1\(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => \icmp_ln619_reg_376_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => m_axis_video_TREADY_int_regslice,
      I3 => Q(2),
      O => \mOutPtr[4]_i_3__0_n_5\
    );
\mOutPtr[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F7FF"
    )
        port map (
      I0 => stream_out_hresampled_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^icmp_ln619_reg_376_reg[0]_0\,
      I3 => \mOutPtr[4]_i_3__0_n_5\,
      I4 => \mOutPtr_reg[4]\,
      O => \^internal_empty_n_reg\
    );
\mOutPtr[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \mOutPtr[4]_i_3__0_n_5\,
      I1 => \^icmp_ln619_reg_376_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_out_hresampled_empty_n,
      I4 => \mOutPtr_reg[4]\,
      O => \^moutptr110_out_0\
    );
\pix_444_V_1_reg_390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(8),
      Q => data1(8),
      R => '0'
    );
\pix_444_V_1_reg_390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(9),
      Q => data1(9),
      R => '0'
    );
\pix_444_V_1_reg_390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(10),
      Q => data1(10),
      R => '0'
    );
\pix_444_V_1_reg_390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(11),
      Q => data1(11),
      R => '0'
    );
\pix_444_V_1_reg_390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(12),
      Q => data1(12),
      R => '0'
    );
\pix_444_V_1_reg_390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(13),
      Q => data1(13),
      R => '0'
    );
\pix_444_V_1_reg_390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(14),
      Q => data1(14),
      R => '0'
    );
\pix_444_V_1_reg_390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(15),
      Q => data1(15),
      R => '0'
    );
\pix_444_V_reg_396[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^icmp_ln619_reg_376_reg[0]_0\,
      I1 => stream_out_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => flow_control_loop_pipe_sequential_init_U_n_6,
      O => p_3_in
    );
\pix_444_V_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(16),
      Q => pix_444_V_reg_396(0),
      R => '0'
    );
\pix_444_V_reg_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(17),
      Q => pix_444_V_reg_396(1),
      R => '0'
    );
\pix_444_V_reg_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(18),
      Q => pix_444_V_reg_396(2),
      R => '0'
    );
\pix_444_V_reg_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(19),
      Q => pix_444_V_reg_396(3),
      R => '0'
    );
\pix_444_V_reg_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(20),
      Q => pix_444_V_reg_396(4),
      R => '0'
    );
\pix_444_V_reg_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(21),
      Q => pix_444_V_reg_396(5),
      R => '0'
    );
\pix_444_V_reg_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(22),
      Q => pix_444_V_reg_396(6),
      R => '0'
    );
\pix_444_V_reg_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(23),
      Q => pix_444_V_reg_396(7),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(0),
      Q => pix_rgb_V_reg_385(0),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(1),
      Q => pix_rgb_V_reg_385(1),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(2),
      Q => pix_rgb_V_reg_385(2),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(3),
      Q => pix_rgb_V_reg_385(3),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(4),
      Q => pix_rgb_V_reg_385(4),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(5),
      Q => pix_rgb_V_reg_385(5),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(6),
      Q => pix_rgb_V_reg_385(6),
      R => '0'
    );
\pix_rgb_V_reg_385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \out\(7),
      Q => pix_rgb_V_reg_385(7),
      R => '0'
    );
tmp_last_V_fu_225_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_last_V_fu_225_p2,
      CO(2) => tmp_last_V_fu_225_p2_carry_n_6,
      CO(1) => tmp_last_V_fu_225_p2_carry_n_7,
      CO(0) => tmp_last_V_fu_225_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_tmp_last_V_fu_225_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14
    );
\tmp_last_V_reg_380_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_last_V_reg_380,
      Q => tmp_last_V_reg_380_pp0_iter1_reg,
      R => '0'
    );
\tmp_last_V_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => tmp_last_V_reg_380,
      R => '0'
    );
\tmp_user_V_reg_159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^tmp_user_v_reg_159_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    HwReg_BOffset_2_V_channel_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    HwReg_BOffset_2_V_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_2_V_channel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_ClampMin_2_V_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_2_V_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_2_V_channel_empty_n : in STD_LOGIC;
    HwReg_ColStart_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_2_V_channel_empty_n : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S is
  signal \^hwreg_boffset_2_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_boffset_2_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__30_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__30_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__30_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__40_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__29_n_5\ : STD_LOGIC;
begin
  HwReg_BOffset_2_V_channel_empty_n <= \^hwreg_boffset_2_v_channel_empty_n\;
  HwReg_BOffset_2_V_channel_full_n <= \^hwreg_boffset_2_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w10_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_98
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_BOffset_2_V_channel0 => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0)
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => \^hwreg_boffset_2_v_channel_full_n\,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      I3 => bPassThru_422_or_420_Out_loc_channel_full_n,
      I4 => ap_done_reg_i_2,
      I5 => ap_done_reg_i_2_0,
      O => internal_full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_boffset_2_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      O => ap_sync_channel_write_HwReg_BOffset_2_V_channel
    );
\internal_empty_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      I2 => \^hwreg_boffset_2_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__30_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__30_n_5\
    );
\internal_empty_n_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__30_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__30_n_5\,
      Q => \^hwreg_boffset_2_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__40_n_5\,
      I1 => \internal_empty_n_i_2__30_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_boffset_2_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__30_n_5\
    );
\internal_full_n_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_boffset_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_boffset_2_v_channel_full_n\,
      O => \internal_full_n_i_2__40_n_5\
    );
\internal_full_n_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_boffset_2_v_channel_empty_n\,
      I2 => \^hwreg_boffset_2_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__30_n_5\,
      Q => \^hwreg_boffset_2_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_boffset_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_boffset_2_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__30_n_5\
    );
\mOutPtr[1]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_boffset_2_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__30_n_5\
    );
\mOutPtr[2]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_boffset_2_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__29_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__30_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__30_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__29_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\y_fu_124[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_boffset_2_v_channel_empty_n\,
      I1 => HwReg_ClampMin_2_V_channel_empty_n,
      I2 => HwReg_ROffset_2_V_channel_empty_n,
      I3 => HwReg_GOffset_2_V_channel_empty_n,
      I4 => HwReg_ColStart_channel_empty_n,
      I5 => HwReg_ClipMax_2_V_channel_empty_n,
      O => internal_empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_0 is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_V_channel : out STD_LOGIC;
    HwReg_BOffset_V_channel_full_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_ClampMin_V_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_V_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_V_channel_empty_n : in STD_LOGIC;
    HwReg_K11_2_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_V_channel_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_channel_write_HwReg_BOffset_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_0 : entity is "bd_3a92_csc_0_fifo_w10_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_0 is
  signal HwReg_BOffset_V_channel_empty_n : STD_LOGIC;
  signal \^hwreg_boffset_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__16_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__15_n_5\ : STD_LOGIC;
begin
  HwReg_BOffset_V_channel_full_n <= \^hwreg_boffset_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w10_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_97
     port map (
      C(9 downto 0) => C(9 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_BOffset_V_channel0 => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      \out\(9 downto 0) => \out\(9 downto 0)
    );
ap_sync_reg_channel_write_HwReg_BOffset_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_boffset_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      O => ap_sync_channel_write_HwReg_BOffset_V_channel
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_empty_n,
      I1 => HwReg_ClampMin_V_channel_empty_n,
      I2 => HwReg_ROffset_V_channel_empty_n,
      I3 => HwReg_GOffset_V_channel_empty_n,
      I4 => HwReg_K11_2_channel_empty_n,
      I5 => HwReg_ClipMax_V_channel_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      I2 => HwReg_BOffset_V_channel_empty_n,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__16_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__16_n_5\
    );
\internal_empty_n_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__16_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_5\,
      Q => HwReg_BOffset_V_channel_empty_n,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_5\,
      I1 => \internal_empty_n_i_2__16_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_boffset_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__16_n_5\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_empty_n,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_boffset_v_channel_full_n\,
      O => \internal_full_n_i_2__5_n_5\
    );
\internal_full_n_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => HwReg_BOffset_V_channel_empty_n,
      I2 => \^hwreg_boffset_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_5\,
      Q => \^hwreg_boffset_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_empty_n,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_boffset_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__16_n_5\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => HwReg_BOffset_V_channel_empty_n,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__16_n_5\
    );
\mOutPtr[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => HwReg_BOffset_V_channel_empty_n,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__15_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__16_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__15_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\y_fu_124[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => HwReg_BOffset_V_channel_empty_n,
      I1 => HwReg_ClampMin_V_channel_empty_n,
      I2 => HwReg_ROffset_V_channel_empty_n,
      I3 => HwReg_GOffset_V_channel_empty_n,
      I4 => HwReg_K11_2_channel_empty_n,
      I5 => HwReg_ClipMax_V_channel_empty_n,
      O => internal_empty_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_25 is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    HwReg_ROffset_2_V_channel_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    HwReg_ROffset_2_V_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_2_V_channel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_GOffset_2_V_channel_empty_n : in STD_LOGIC;
    HwReg_K32_2_channel_empty_n : in STD_LOGIC;
    HwReg_K33_2_channel_empty_n : in STD_LOGIC;
    HwReg_ClampMin_2_V_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_2_V_channel_empty_n : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel : in STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    ap_done_reg_i_5 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_25 : entity is "bd_3a92_csc_0_fifo_w10_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_25 is
  signal \^hwreg_roffset_2_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_2_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__28_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__28_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__28_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__25_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__27_n_5\ : STD_LOGIC;
begin
  HwReg_ROffset_2_V_channel_empty_n <= \^hwreg_roffset_2_v_channel_empty_n\;
  HwReg_ROffset_2_V_channel_full_n <= \^hwreg_roffset_2_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w10_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_71
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_ROffset_2_V_channel0 => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0)
    );
ap_done_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => \^hwreg_roffset_2_v_channel_full_n\,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      I3 => HwReg_OutVideoFormat_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I5 => ap_done_reg_i_5,
      O => internal_full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_roffset_2_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      O => ap_sync_channel_write_HwReg_ROffset_2_V_channel
    );
int_ap_idle_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^hwreg_roffset_2_v_channel_empty_n\,
      I1 => HwReg_GOffset_2_V_channel_empty_n,
      I2 => HwReg_K32_2_channel_empty_n,
      I3 => HwReg_K33_2_channel_empty_n,
      I4 => HwReg_ClampMin_2_V_channel_empty_n,
      I5 => HwReg_BOffset_2_V_channel_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      I2 => \^hwreg_roffset_2_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__28_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__28_n_5\
    );
\internal_empty_n_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__28_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__28_n_5\,
      Q => \^hwreg_roffset_2_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__25_n_5\,
      I1 => \internal_empty_n_i_2__28_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_roffset_2_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__28_n_5\
    );
\internal_full_n_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_roffset_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_roffset_2_v_channel_full_n\,
      O => \internal_full_n_i_2__25_n_5\
    );
\internal_full_n_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_roffset_2_v_channel_empty_n\,
      I2 => \^hwreg_roffset_2_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__28_n_5\,
      Q => \^hwreg_roffset_2_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_roffset_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_roffset_2_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__28_n_5\
    );
\mOutPtr[1]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_roffset_2_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__28_n_5\
    );
\mOutPtr[2]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_roffset_2_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__27_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__28_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__28_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__27_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_26 is
  port (
    ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg : out STD_LOGIC;
    HwReg_ROffset_V_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ROffset_V_channel : out STD_LOGIC;
    HwReg_ROffset_V_channel_empty_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_reg_channel_write_HwReg_ROffset_V_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_RowEnd_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_channel_write_HwReg_ROffset_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_26 : entity is "bd_3a92_csc_0_fifo_w10_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_26 is
  signal \^hwreg_roffset_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__14_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__19_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__13_n_5\ : STD_LOGIC;
begin
  HwReg_ROffset_V_channel_empty_n <= \^hwreg_roffset_v_channel_empty_n\;
  HwReg_ROffset_V_channel_full_n <= \^hwreg_roffset_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w10_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg
     port map (
      C(9 downto 0) => C(9 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_ROffset_V_channel0 => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      \out\(9 downto 0) => \out\(9 downto 0)
    );
ap_done_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      I1 => \^hwreg_roffset_v_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_RowEnd_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg
    );
ap_sync_reg_channel_write_HwReg_ROffset_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_roffset_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      O => ap_sync_channel_write_HwReg_ROffset_V_channel
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      I2 => \^hwreg_roffset_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__14_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__14_n_5\
    );
\internal_empty_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__14_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_5\,
      Q => \^hwreg_roffset_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__19_n_5\,
      I1 => \internal_empty_n_i_2__14_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_roffset_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__14_n_5\
    );
\internal_full_n_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_roffset_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_roffset_v_channel_full_n\,
      O => \internal_full_n_i_2__19_n_5\
    );
\internal_full_n_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_roffset_v_channel_empty_n\,
      I2 => \^hwreg_roffset_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_5\,
      Q => \^hwreg_roffset_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_roffset_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_roffset_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__14_n_5\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_roffset_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__14_n_5\
    );
\mOutPtr[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_roffset_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__13_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__14_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__13_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_5 is
  port (
    ap_sync_channel_write_HwReg_GOffset_2_V_channel : out STD_LOGIC;
    HwReg_GOffset_2_V_channel_full_n : out STD_LOGIC;
    HwReg_GOffset_2_V_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_5 : entity is "bd_3a92_csc_0_fifo_w10_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_5 is
  signal \^hwreg_goffset_2_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_goffset_2_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__29_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__29_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__29_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__36_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__28_n_5\ : STD_LOGIC;
begin
  HwReg_GOffset_2_V_channel_empty_n <= \^hwreg_goffset_2_v_channel_empty_n\;
  HwReg_GOffset_2_V_channel_full_n <= \^hwreg_goffset_2_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w10_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_91
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_GOffset_2_V_channel0 => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(9 downto 0) => \out\(9 downto 0)
    );
ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_goffset_2_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      O => ap_sync_channel_write_HwReg_GOffset_2_V_channel
    );
\internal_empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      I2 => \^hwreg_goffset_2_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__29_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__29_n_5\
    );
\internal_empty_n_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__29_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__29_n_5\,
      Q => \^hwreg_goffset_2_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__36_n_5\,
      I1 => \internal_empty_n_i_2__29_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_goffset_2_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__29_n_5\
    );
\internal_full_n_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_goffset_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_goffset_2_v_channel_full_n\,
      O => \internal_full_n_i_2__36_n_5\
    );
\internal_full_n_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_goffset_2_v_channel_empty_n\,
      I2 => \^hwreg_goffset_2_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__29_n_5\,
      Q => \^hwreg_goffset_2_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_goffset_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_goffset_2_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__29_n_5\
    );
\mOutPtr[1]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_goffset_2_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__29_n_5\
    );
\mOutPtr[2]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_goffset_2_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__28_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__29_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__29_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__28_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_6 is
  port (
    ap_sync_channel_write_HwReg_GOffset_V_channel : out STD_LOGIC;
    HwReg_GOffset_V_channel_full_n : out STD_LOGIC;
    HwReg_GOffset_V_channel_empty_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_channel_write_HwReg_GOffset_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_6 : entity is "bd_3a92_csc_0_fifo_w10_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_6 is
  signal \^hwreg_goffset_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_goffset_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__15_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__14_n_5\ : STD_LOGIC;
begin
  HwReg_GOffset_V_channel_empty_n <= \^hwreg_goffset_v_channel_empty_n\;
  HwReg_GOffset_V_channel_full_n <= \^hwreg_goffset_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w10_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_shiftReg_90
     port map (
      C(9 downto 0) => C(9 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_GOffset_V_channel0 => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      \out\(9 downto 0) => \out\(9 downto 0)
    );
ap_sync_reg_channel_write_HwReg_GOffset_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_goffset_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      O => ap_sync_channel_write_HwReg_GOffset_V_channel
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      I2 => \^hwreg_goffset_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__15_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__15_n_5\
    );
\internal_empty_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__15_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_5\,
      Q => \^hwreg_goffset_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__9_n_5\,
      I1 => \internal_empty_n_i_2__15_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_goffset_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__15_n_5\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_goffset_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_goffset_v_channel_full_n\,
      O => \internal_full_n_i_2__9_n_5\
    );
\internal_full_n_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_goffset_v_channel_empty_n\,
      I2 => \^hwreg_goffset_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_5\,
      Q => \^hwreg_goffset_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_goffset_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_goffset_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__15_n_5\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_goffset_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__15_n_5\
    );
\mOutPtr[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_goffset_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__14_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__15_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__14_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S is
  port (
    HwReg_height_c19_empty_n : out STD_LOGIC;
    HwReg_height_c19_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_1_U0_HwReg_width_c_write : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c15_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S is
  signal \^hwreg_height_c19_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c19_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__45_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__45_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__45_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__45_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__42_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__41\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__45\ : label is "soft_lutpair561";
begin
  HwReg_height_c19_empty_n <= \^hwreg_height_c19_empty_n\;
  HwReg_height_c19_full_n <= \^hwreg_height_c19_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_69
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c19_full_n\,
      ap_clk => ap_clk,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      v_csc_core_U0_HwReg_width_c15_write => v_csc_core_U0_HwReg_width_c15_write
    );
\internal_empty_n_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_height_c19_empty_n\,
      I3 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__45_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__45_n_5\,
      Q => \^hwreg_height_c19_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__45_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_height_c19_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__45_n_5\
    );
\internal_full_n_i_2__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_height_c19_empty_n\,
      I1 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I2 => \^hwreg_height_c19_full_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      O => \internal_full_n_i_2__45_n_5\
    );
\internal_full_n_i_3__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I1 => \^hwreg_height_c19_empty_n\,
      I2 => v_csc_core_U0_HwReg_width_c15_write,
      I3 => \^hwreg_height_c19_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__45_n_5\,
      Q => \^hwreg_height_c19_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_height_c19_empty_n\,
      I1 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I2 => \^hwreg_height_c19_full_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__45_n_5\
    );
\mOutPtr[1]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      I2 => \^hwreg_height_c19_full_n\,
      I3 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I4 => \^hwreg_height_c19_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__42_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__45_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__42_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_29 is
  port (
    HwReg_height_c20_empty_n : out STD_LOGIC;
    HwReg_height_c20_full_n : out STD_LOGIC;
    mOutPtr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c15_write : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c17_empty_n : in STD_LOGIC;
    HwReg_height_c21_empty_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_width_c16_full_n : in STD_LOGIC;
    v_hcresampler_core_U0_HwReg_width_c16_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_29 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_29 is
  signal \^hwreg_height_c20_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c20_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__42_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__42_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__43_n_5\ : STD_LOGIC;
  signal \^moutptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__42_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__40_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__39\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__42\ : label is "soft_lutpair562";
begin
  HwReg_height_c20_empty_n <= \^hwreg_height_c20_empty_n\;
  HwReg_height_c20_full_n <= \^hwreg_height_c20_full_n\;
  mOutPtr(1 downto 0) <= \^moutptr\(1 downto 0);
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_68
     port map (
      D(10 downto 0) => D(10 downto 0),
      HwReg_height_c21_empty_n => HwReg_height_c21_empty_n,
      HwReg_width_c16_full_n => HwReg_width_c16_full_n,
      HwReg_width_c17_empty_n => HwReg_width_c17_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[0][10]_1\ => \^moutptr\(0),
      \SRL_SIG_reg[0][10]_2\ => \^moutptr\(1),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c20_full_n\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      \SRL_SIG_reg[1][10]_1\(10 downto 0) => \SRL_SIG_reg[1][10]_0\(10 downto 0),
      ap_clk => ap_clk,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
\add_ln89_1_reg_619[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^moutptr\(0),
      I1 => \^moutptr\(1),
      O => shiftReg_addr
    );
\internal_empty_n_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_height_c20_empty_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      I4 => \^moutptr\(0),
      I5 => \^moutptr\(1),
      O => \internal_empty_n_i_1__42_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__42_n_5\,
      Q => \^hwreg_height_c20_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__43_n_5\,
      I1 => \^moutptr\(0),
      I2 => \^moutptr\(1),
      I3 => \^hwreg_height_c20_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__42_n_5\
    );
\internal_full_n_i_2__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_height_c20_empty_n\,
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      I2 => \^hwreg_height_c20_full_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      O => \internal_full_n_i_2__43_n_5\
    );
\internal_full_n_i_3__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_csc_core_U0_HwReg_width_c15_write,
      I1 => \^hwreg_height_c20_empty_n\,
      I2 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I3 => \^hwreg_height_c20_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__42_n_5\,
      Q => \^hwreg_height_c20_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_height_c20_empty_n\,
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      I2 => \^hwreg_height_c20_full_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I4 => \^moutptr\(0),
      O => \mOutPtr[0]_i_1__42_n_5\
    );
\mOutPtr[1]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \^moutptr\(0),
      I1 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I2 => \^hwreg_height_c20_full_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      I4 => \^hwreg_height_c20_empty_n\,
      I5 => \^moutptr\(1),
      O => \mOutPtr[1]_i_1__40_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__42_n_5\,
      Q => \^moutptr\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__40_n_5\,
      Q => \^moutptr\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_30 is
  port (
    HwReg_height_c21_empty_n : out STD_LOGIC;
    HwReg_height_c21_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_U0_HwReg_width_c16_write : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c22_channel_empty_n : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c17_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_30 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_30 is
  signal \^hwreg_height_c21_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c21_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__39_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__39_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__41_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__39_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__38_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__37\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__39\ : label is "soft_lutpair563";
begin
  HwReg_height_c21_empty_n <= \^hwreg_height_c21_empty_n\;
  HwReg_height_c21_full_n <= \^hwreg_height_c21_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_67
     port map (
      D(10 downto 0) => D(10 downto 0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_width_c17_full_n => HwReg_width_c17_full_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c21_full_n\,
      ap_clk => ap_clk,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
\internal_empty_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_height_c21_empty_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__39_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__39_n_5\,
      Q => \^hwreg_height_c21_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__41_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_height_c21_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__39_n_5\
    );
\internal_full_n_i_2__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_height_c21_empty_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I2 => \^hwreg_height_c21_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      O => \internal_full_n_i_2__41_n_5\
    );
\internal_full_n_i_3__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I1 => \^hwreg_height_c21_empty_n\,
      I2 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      I3 => \^hwreg_height_c21_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__39_n_5\,
      Q => \^hwreg_height_c21_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_height_c21_empty_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I2 => \^hwreg_height_c21_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__39_n_5\
    );
\mOutPtr[1]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      I2 => \^hwreg_height_c21_full_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I4 => \^hwreg_height_c21_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__38_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__39_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__38_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_31 is
  port (
    HwReg_height_c22_channel_empty_n : out STD_LOGIC;
    HwReg_height_c22_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_height_c22_channel : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_sync_channel_write_HwReg_height_c22_channel0 : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_2_V_channel_empty_n : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    HwReg_ColStart_channel_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c22_channel : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_31 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_31 is
  signal \^hwreg_height_c22_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c22_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__36_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__36_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__23_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__36_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__36_n_5\ : STD_LOGIC;
begin
  HwReg_height_c22_channel_empty_n <= \^hwreg_height_c22_channel_empty_n\;
  HwReg_height_c22_channel_full_n <= \^hwreg_height_c22_channel_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_66
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_height_c22_channel0 => ap_sync_channel_write_HwReg_height_c22_channel0,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
ap_sync_reg_channel_write_HwReg_height_c22_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_height_c22_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      O => ap_sync_channel_write_HwReg_height_c22_channel
    );
int_ap_idle_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^hwreg_height_c22_channel_empty_n\,
      I1 => HwReg_InVideoFormat_channel_empty_n,
      I2 => HwReg_ClipMax_2_V_channel_empty_n,
      I3 => HwReg_width_c18_channel_empty_n,
      I4 => HwReg_ColStart_channel_empty_n,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_height_c22_channel0,
      I2 => \^hwreg_height_c22_channel_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__36_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__36_n_5\,
      Q => \^hwreg_height_c22_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__23_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_height_c22_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__36_n_5\
    );
\internal_full_n_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^hwreg_height_c22_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => \^hwreg_height_c22_channel_full_n\,
      O => \internal_full_n_i_2__23_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__36_n_5\,
      Q => \^hwreg_height_c22_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^hwreg_height_c22_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => ap_sync_channel_write_HwReg_height_c22_channel0,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__36_n_5\
    );
\mOutPtr[1]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_height_c22_channel0,
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^hwreg_height_c22_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__36_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__36_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__36_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_32 is
  port (
    HwReg_height_c_empty_n : out STD_LOGIC;
    HwReg_height_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_WidthOut_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c15_empty_n : in STD_LOGIC;
    HwReg_height_c19_empty_n : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_1_U0_HwReg_width_c_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_32 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_32 is
  signal \^hwreg_height_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__48_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__48_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__47_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__48_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__44_n_5\ : STD_LOGIC;
begin
  HwReg_height_c_empty_n <= \^hwreg_height_c_empty_n\;
  HwReg_height_c_full_n <= \^hwreg_height_c_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_65
     port map (
      D(10 downto 0) => D(10 downto 0),
      HwReg_height_c19_empty_n => HwReg_height_c19_empty_n,
      HwReg_width_c15_empty_n => HwReg_width_c15_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c_full_n\,
      ap_clk => ap_clk,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
\internal_empty_n_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_height_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_WidthOut_read,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__48_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__48_n_5\,
      Q => \^hwreg_height_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__47_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_height_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__48_n_5\
    );
\internal_full_n_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^hwreg_height_c_empty_n\,
      I1 => internal_full_n_reg_0(0),
      I2 => HwReg_width_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => \^hwreg_height_c_full_n\,
      I5 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      O => \internal_full_n_i_2__47_n_5\
    );
\internal_full_n_i_3__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => HwReg_width_c_empty_n,
      I2 => internal_full_n_reg_0(0),
      I3 => \^hwreg_height_c_empty_n\,
      I4 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I5 => \^hwreg_height_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__48_n_5\,
      Q => \^hwreg_height_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_height_c_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_WidthOut_read,
      I2 => \^hwreg_height_c_full_n\,
      I3 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__48_n_5\
    );
\mOutPtr[1]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I2 => \^hwreg_height_c_full_n\,
      I3 => MultiPixStream2AXIvideo_U0_WidthOut_read,
      I4 => \^hwreg_height_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__44_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__48_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__44_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_33 is
  port (
    HwReg_width_c15_empty_n : out STD_LOGIC;
    HwReg_width_c15_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_1_U0_HwReg_width_c_write : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c15_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_33 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_33 is
  signal \^hwreg_width_c15_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c15_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__44_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__44_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__46_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__44_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__41_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__40\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__44\ : label is "soft_lutpair564";
begin
  HwReg_width_c15_empty_n <= \^hwreg_width_c15_empty_n\;
  HwReg_width_c15_full_n <= \^hwreg_width_c15_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_64
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c15_full_n\,
      ap_clk => ap_clk,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      v_csc_core_U0_HwReg_width_c15_write => v_csc_core_U0_HwReg_width_c15_write
    );
\internal_empty_n_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c15_empty_n\,
      I3 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__44_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__44_n_5\,
      Q => \^hwreg_width_c15_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__46_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_width_c15_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__44_n_5\
    );
\internal_full_n_i_2__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c15_empty_n\,
      I1 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I2 => \^hwreg_width_c15_full_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      O => \internal_full_n_i_2__46_n_5\
    );
\internal_full_n_i_3__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I1 => \^hwreg_width_c15_empty_n\,
      I2 => v_csc_core_U0_HwReg_width_c15_write,
      I3 => \^hwreg_width_c15_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__44_n_5\,
      Q => \^hwreg_width_c15_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_width_c15_empty_n\,
      I1 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I2 => \^hwreg_width_c15_full_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__44_n_5\
    );
\mOutPtr[1]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      I2 => \^hwreg_width_c15_full_n\,
      I3 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I4 => \^hwreg_width_c15_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__41_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__44_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__41_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_34 is
  port (
    HwReg_width_c16_empty_n : out STD_LOGIC;
    HwReg_width_c16_full_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    mOutPtr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[0][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_height_c20_full_n : in STD_LOGIC;
    HwReg_height_c21_empty_n : in STD_LOGIC;
    HwReg_width_c17_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c15_write : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_U0_HwReg_width_c16_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_34 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_34 is
  signal \^hwreg_width_c16_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c16_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__41_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__41_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__44_n_5\ : STD_LOGIC;
  signal \^moutptr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__41_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__39_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__38\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__41\ : label is "soft_lutpair565";
begin
  HwReg_width_c16_empty_n <= \^hwreg_width_c16_empty_n\;
  HwReg_width_c16_full_n <= \^hwreg_width_c16_full_n\;
  mOutPtr(1 downto 0) <= \^moutptr\(1 downto 0);
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_63
     port map (
      D(10 downto 0) => D(10 downto 0),
      HwReg_height_c20_full_n => HwReg_height_c20_full_n,
      HwReg_height_c21_empty_n => HwReg_height_c21_empty_n,
      HwReg_width_c17_empty_n => HwReg_width_c17_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[0][10]_1\ => \^moutptr\(0),
      \SRL_SIG_reg[0][10]_2\ => \^moutptr\(1),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c16_full_n\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      \SRL_SIG_reg[1][10]_1\(10 downto 0) => \SRL_SIG_reg[1][10]_0\(10 downto 0),
      ap_clk => ap_clk,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
\add_ln89_reg_614[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^moutptr\(0),
      I1 => \^moutptr\(1),
      O => shiftReg_addr
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hwreg_width_c16_full_n\,
      I1 => v_hcresampler_core_U0_ap_start,
      I2 => HwReg_height_c20_full_n,
      I3 => HwReg_height_c21_empty_n,
      I4 => HwReg_width_c17_empty_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c16_empty_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      I4 => \^moutptr\(0),
      I5 => \^moutptr\(1),
      O => \internal_empty_n_i_1__41_n_5\
    );
\internal_empty_n_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^hwreg_width_c16_full_n\,
      I1 => v_hcresampler_core_U0_ap_start,
      I2 => HwReg_height_c21_empty_n,
      I3 => HwReg_width_c17_empty_n,
      I4 => Q(0),
      I5 => HwReg_height_c20_full_n,
      O => internal_full_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__41_n_5\,
      Q => \^hwreg_width_c16_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__44_n_5\,
      I1 => \^moutptr\(0),
      I2 => \^moutptr\(1),
      I3 => \^hwreg_width_c16_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__41_n_5\
    );
\internal_full_n_i_2__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c16_empty_n\,
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      I2 => \^hwreg_width_c16_full_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      O => \internal_full_n_i_2__44_n_5\
    );
\internal_full_n_i_3__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_csc_core_U0_HwReg_width_c15_write,
      I1 => \^hwreg_width_c16_empty_n\,
      I2 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I3 => \^hwreg_width_c16_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__41_n_5\,
      Q => \^hwreg_width_c16_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_width_c16_empty_n\,
      I1 => v_csc_core_U0_HwReg_width_c15_write,
      I2 => \^hwreg_width_c16_full_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I4 => \^moutptr\(0),
      O => \mOutPtr[0]_i_1__41_n_5\
    );
\mOutPtr[1]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \^moutptr\(0),
      I1 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I2 => \^hwreg_width_c16_full_n\,
      I3 => v_csc_core_U0_HwReg_width_c15_write,
      I4 => \^hwreg_width_c16_empty_n\,
      I5 => \^moutptr\(1),
      O => \mOutPtr[1]_i_1__39_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__41_n_5\,
      Q => \^moutptr\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__39_n_5\,
      Q => \^moutptr\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_35 is
  port (
    HwReg_width_c17_empty_n : out STD_LOGIC;
    HwReg_width_c17_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c21_full_n : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    HwReg_height_c22_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_U0_HwReg_width_c16_write : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_35 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_35 is
  signal \^hwreg_width_c17_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c17_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__38_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__38_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__42_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__38_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__37_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__36\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__38\ : label is "soft_lutpair566";
begin
  HwReg_width_c17_empty_n <= \^hwreg_width_c17_empty_n\;
  HwReg_width_c17_full_n <= \^hwreg_width_c17_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_62
     port map (
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c21_full_n => HwReg_height_c21_full_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c17_full_n\,
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_width_c17_full_n\,
      I1 => Q(0),
      I2 => HwReg_height_c21_full_n,
      I3 => HwReg_width_c18_channel_empty_n,
      I4 => HwReg_height_c22_channel_empty_n,
      I5 => HwReg_InVideoFormat_channel_empty_n,
      O => D(0)
    );
\internal_empty_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c17_empty_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__38_n_5\
    );
\internal_empty_n_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^hwreg_width_c17_full_n\,
      I1 => Q(0),
      I2 => HwReg_width_c18_channel_empty_n,
      I3 => HwReg_height_c22_channel_empty_n,
      I4 => HwReg_InVideoFormat_channel_empty_n,
      I5 => HwReg_height_c21_full_n,
      O => internal_full_n_reg_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__38_n_5\,
      Q => \^hwreg_width_c17_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__42_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_width_c17_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__38_n_5\
    );
\internal_full_n_i_2__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c17_empty_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I2 => \^hwreg_width_c17_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      O => \internal_full_n_i_2__42_n_5\
    );
\internal_full_n_i_3__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I1 => \^hwreg_width_c17_empty_n\,
      I2 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      I3 => \^hwreg_width_c17_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__38_n_5\,
      Q => \^hwreg_width_c17_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_width_c17_empty_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I2 => \^hwreg_width_c17_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__38_n_5\
    );
\mOutPtr[1]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      I2 => \^hwreg_width_c17_full_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c16_write,
      I4 => \^hwreg_width_c17_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__37_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__38_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__37_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_36 is
  port (
    HwReg_width_c18_channel_empty_n : out STD_LOGIC;
    HwReg_width_c18_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_sync_reg_channel_write_HwReg_width_c18_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_width_c18_channel : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_sync_channel_write_HwReg_width_c18_channel0 : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c18_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_36 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_36 is
  signal \^hwreg_width_c18_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c18_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__35_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__35_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__21_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__35_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__35_n_5\ : STD_LOGIC;
begin
  HwReg_width_c18_channel_empty_n <= \^hwreg_width_c18_channel_empty_n\;
  HwReg_width_c18_channel_full_n <= \^hwreg_width_c18_channel_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg_61
     port map (
      D(10 downto 0) => D(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1][10]\(10 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_width_c18_channel0 => ap_sync_channel_write_HwReg_width_c18_channel0,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
ap_done_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      I1 => \^hwreg_width_c18_channel_full_n\,
      I2 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I3 => bPassThru_422_or_420_In_loc_channel_full_n,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_done_reg,
      O => ap_sync_reg_channel_write_HwReg_width_c18_channel_reg
    );
ap_sync_reg_channel_write_HwReg_width_c18_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_width_c18_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      O => ap_sync_channel_write_HwReg_width_c18_channel
    );
\internal_empty_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_width_c18_channel0,
      I2 => \^hwreg_width_c18_channel_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__35_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__35_n_5\,
      Q => \^hwreg_width_c18_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__21_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_width_c18_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__35_n_5\
    );
\internal_full_n_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^hwreg_width_c18_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => \^hwreg_width_c18_channel_full_n\,
      O => \internal_full_n_i_2__21_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__35_n_5\,
      Q => \^hwreg_width_c18_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^hwreg_width_c18_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => ap_sync_channel_write_HwReg_width_c18_channel0,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__35_n_5\
    );
\mOutPtr[1]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_width_c18_channel0,
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^hwreg_width_c18_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__35_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__35_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__35_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_37 is
  port (
    HwReg_width_c_empty_n : out STD_LOGIC;
    HwReg_width_c_full_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    internal_full_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    HwReg_height_c19_empty_n : in STD_LOGIC;
    HwReg_width_c15_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_WidthOut_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    internal_full_n_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_1_U0_HwReg_width_c_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_37 : entity is "bd_3a92_csc_0_fifo_w11_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_37 is
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__47_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__47_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__48_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__47_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__43_n_5\ : STD_LOGIC;
begin
  HwReg_width_c_empty_n <= \^hwreg_width_c_empty_n\;
  HwReg_width_c_full_n <= \^hwreg_width_c_full_n\;
U_bd_3a92_csc_0_fifo_w11_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_shiftReg
     port map (
      D(10 downto 0) => D(10 downto 0),
      HwReg_height_c19_empty_n => HwReg_height_c19_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c15_empty_n => HwReg_width_c15_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][10]_0\(10 downto 0) => \SRL_SIG_reg[0][10]\(10 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c_full_n\,
      ap_clk => ap_clk,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hwreg_width_c_full_n\,
      I1 => v_hcresampler_core_1_U0_ap_start,
      I2 => HwReg_height_c_full_n,
      I3 => HwReg_height_c19_empty_n,
      I4 => HwReg_width_c15_empty_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_WidthOut_read,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__47_n_5\
    );
\internal_empty_n_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^hwreg_width_c_full_n\,
      I1 => v_hcresampler_core_1_U0_ap_start,
      I2 => HwReg_height_c19_empty_n,
      I3 => HwReg_width_c15_empty_n,
      I4 => Q(0),
      I5 => HwReg_height_c_full_n,
      O => internal_full_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__47_n_5\,
      Q => \^hwreg_width_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__48_n_5\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^hwreg_width_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__47_n_5\
    );
\internal_full_n_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^hwreg_width_c_empty_n\,
      I1 => internal_full_n_reg_2(0),
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_height_c_empty_n,
      I4 => \^hwreg_width_c_full_n\,
      I5 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      O => \internal_full_n_i_2__48_n_5\
    );
\internal_full_n_i_3__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => HwReg_height_c_empty_n,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => internal_full_n_reg_2(0),
      I3 => \^hwreg_width_c_empty_n\,
      I4 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I5 => \^hwreg_width_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__47_n_5\,
      Q => \^hwreg_width_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^hwreg_width_c_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_WidthOut_read,
      I2 => \^hwreg_width_c_full_n\,
      I3 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__47_n_5\
    );
\mOutPtr[1]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => v_hcresampler_core_1_U0_HwReg_width_c_write,
      I2 => \^hwreg_width_c_full_n\,
      I3 => MultiPixStream2AXIvideo_U0_WidthOut_read,
      I4 => \^hwreg_width_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__43_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__47_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__43_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    HwReg_ColEnd_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ColEnd_channel : out STD_LOGIC;
    HwReg_ColEnd_channel_empty_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    HwReg_ClipMax_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_ColEnd_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S is
  signal \^hwreg_colend_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_colend_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__37_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
begin
  HwReg_ColEnd_channel_empty_n <= \^hwreg_colend_channel_empty_n\;
  HwReg_ColEnd_channel_full_n <= \^hwreg_colend_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_93
     port map (
      DI(1 downto 0) => DI(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(1 downto 0) => ap_clk_0(1 downto 0),
      ap_sync_channel_write_HwReg_ColEnd_channel0 => ap_sync_channel_write_HwReg_ColEnd_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
ap_done_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => \^hwreg_colend_channel_full_n\,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I3 => HwReg_ClipMax_V_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      I5 => ap_done_reg_i_2,
      O => internal_full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_ColEnd_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_colend_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      O => ap_sync_channel_write_HwReg_ColEnd_channel
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ColEnd_channel0,
      I2 => \^hwreg_colend_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__2_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__2_n_5\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__2_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_5\,
      Q => \^hwreg_colend_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__37_n_5\,
      I1 => \internal_empty_n_i_2__2_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_colend_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_5\
    );
\internal_full_n_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_colend_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_colend_channel_full_n\,
      O => \internal_full_n_i_2__37_n_5\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_colend_channel_empty_n\,
      I2 => \^hwreg_colend_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_5\,
      Q => \^hwreg_colend_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_colend_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_colend_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ColEnd_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_colend_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ColEnd_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_colend_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_10 is
  port (
    ap_sync_channel_write_HwReg_K12_channel : out STD_LOGIC;
    HwReg_K12_channel_full_n : out STD_LOGIC;
    HwReg_K12_channel_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_10 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_10 is
  signal \^hwreg_k12_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k12_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__6_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__33_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_5\ : STD_LOGIC;
begin
  HwReg_K12_channel_empty_n <= \^hwreg_k12_channel_empty_n\;
  HwReg_K12_channel_full_n <= \^hwreg_k12_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_86
     port map (
      A(15 downto 0) => A(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K12_channel0 => ap_sync_channel_write_HwReg_K12_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K12_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k12_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => ap_sync_channel_write_HwReg_K12_channel
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K12_channel0,
      I2 => \^hwreg_k12_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__6_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__6_n_5\
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__6_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_5\,
      Q => \^hwreg_k12_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__33_n_5\,
      I1 => \internal_empty_n_i_2__6_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k12_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__6_n_5\
    );
\internal_full_n_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k12_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k12_channel_full_n\,
      O => \internal_full_n_i_2__33_n_5\
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k12_channel_empty_n\,
      I2 => \^hwreg_k12_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_5\,
      Q => \^hwreg_k12_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k12_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k12_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K12_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k12_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K12_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k12_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__5_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__5_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_11 is
  port (
    ap_sync_reg_channel_write_HwReg_K13_2_channel_reg : out STD_LOGIC;
    HwReg_K13_2_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_2_channel : out STD_LOGIC;
    HwReg_K13_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_K13_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_11 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_11 is
  signal \^hwreg_k13_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k13_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__21_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__21_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__12_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__20_n_5\ : STD_LOGIC;
begin
  HwReg_K13_2_channel_empty_n <= \^hwreg_k13_2_channel_empty_n\;
  HwReg_K13_2_channel_full_n <= \^hwreg_k13_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_85
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K13_2_channel0 => ap_sync_channel_write_HwReg_K13_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I1 => \^hwreg_k13_2_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_K13_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K13_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K13_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k13_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      O => ap_sync_channel_write_HwReg_K13_2_channel
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K13_2_channel0,
      I2 => \^hwreg_k13_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__21_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__21_n_5\
    );
\internal_empty_n_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__21_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_5\,
      Q => \^hwreg_k13_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__12_n_5\,
      I1 => \internal_empty_n_i_2__21_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k13_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__21_n_5\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k13_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k13_2_channel_full_n\,
      O => \internal_full_n_i_2__12_n_5\
    );
\internal_full_n_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k13_2_channel_empty_n\,
      I2 => \^hwreg_k13_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_5\,
      Q => \^hwreg_k13_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k13_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k13_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__21_n_5\
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K13_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k13_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__21_n_5\
    );
\mOutPtr[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K13_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k13_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__20_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__21_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__21_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__20_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_12 is
  port (
    ap_sync_channel_write_HwReg_K13_channel : out STD_LOGIC;
    HwReg_K13_channel_full_n : out STD_LOGIC;
    HwReg_K13_channel_empty_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131_pp0_iter2_reg : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_12 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_12 is
  signal \^hwreg_k13_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k13_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__7_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__32_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_5\ : STD_LOGIC;
begin
  HwReg_K13_channel_empty_n <= \^hwreg_k13_channel_empty_n\;
  HwReg_K13_channel_full_n <= \^hwreg_k13_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_84
     port map (
      B(15 downto 0) => B(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K13_channel0 => ap_sync_channel_write_HwReg_K13_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K13_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k13_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => ap_sync_channel_write_HwReg_K13_channel
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K13_channel0,
      I2 => \^hwreg_k13_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__7_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__7_n_5\
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__7_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_5\,
      Q => \^hwreg_k13_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__32_n_5\,
      I1 => \internal_empty_n_i_2__7_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k13_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_5\
    );
\internal_full_n_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k13_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k13_channel_full_n\,
      O => \internal_full_n_i_2__32_n_5\
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k13_channel_empty_n\,
      I2 => \^hwreg_k13_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_5\,
      Q => \^hwreg_k13_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k13_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k13_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K13_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k13_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K13_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k13_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__6_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__6_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_13 is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    HwReg_K21_2_channel_empty_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_2_channel : out STD_LOGIC;
    HwReg_K21_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K22_2_channel_empty_n : in STD_LOGIC;
    HwReg_K12_2_channel_empty_n : in STD_LOGIC;
    HwReg_K13_2_channel_empty_n : in STD_LOGIC;
    HwReg_K31_2_channel_empty_n : in STD_LOGIC;
    HwReg_K23_2_channel_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_13 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_13 is
  signal \^hwreg_k21_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k21_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__22_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__22_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__13_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__21_n_5\ : STD_LOGIC;
begin
  HwReg_K21_2_channel_empty_n <= \^hwreg_k21_2_channel_empty_n\;
  HwReg_K21_2_channel_full_n <= \^hwreg_k21_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_83
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K21_2_channel0 => ap_sync_channel_write_HwReg_K21_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K21_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k21_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      O => ap_sync_channel_write_HwReg_K21_2_channel
    );
int_ap_idle_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^hwreg_k21_2_channel_empty_n\,
      I1 => HwReg_K22_2_channel_empty_n,
      I2 => HwReg_K12_2_channel_empty_n,
      I3 => HwReg_K13_2_channel_empty_n,
      I4 => HwReg_K31_2_channel_empty_n,
      I5 => HwReg_K23_2_channel_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K21_2_channel0,
      I2 => \^hwreg_k21_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__22_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__22_n_5\
    );
\internal_empty_n_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__22_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_5\,
      Q => \^hwreg_k21_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__13_n_5\,
      I1 => \internal_empty_n_i_2__22_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k21_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__22_n_5\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k21_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k21_2_channel_full_n\,
      O => \internal_full_n_i_2__13_n_5\
    );
\internal_full_n_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k21_2_channel_empty_n\,
      I2 => \^hwreg_k21_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_5\,
      Q => \^hwreg_k21_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k21_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k21_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__22_n_5\
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K21_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k21_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__22_n_5\
    );
\mOutPtr[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K21_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k21_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__21_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__22_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__22_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__21_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_14 is
  port (
    internal_full_n_reg_0 : out STD_LOGIC;
    HwReg_K21_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_channel : out STD_LOGIC;
    HwReg_K21_channel_empty_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K21_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    ap_done_reg_i_8 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_14 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_14 is
  signal \^hwreg_k21_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k21_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__8_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__31_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_5\ : STD_LOGIC;
begin
  HwReg_K21_channel_empty_n <= \^hwreg_k21_channel_empty_n\;
  HwReg_K21_channel_full_n <= \^hwreg_k21_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_82
     port map (
      B(15 downto 0) => B(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K21_channel0 => ap_sync_channel_write_HwReg_K21_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => \^hwreg_k21_channel_full_n\,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => HwReg_K21_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I5 => ap_done_reg_i_8,
      O => internal_full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_K21_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k21_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => ap_sync_channel_write_HwReg_K21_channel
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K21_channel0,
      I2 => \^hwreg_k21_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__8_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__8_n_5\
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__8_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_5\,
      Q => \^hwreg_k21_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__31_n_5\,
      I1 => \internal_empty_n_i_2__8_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k21_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__8_n_5\
    );
\internal_full_n_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k21_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k21_channel_full_n\,
      O => \internal_full_n_i_2__31_n_5\
    );
\internal_full_n_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k21_channel_empty_n\,
      I2 => \^hwreg_k21_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_5\,
      Q => \^hwreg_k21_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k21_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k21_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K21_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k21_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K21_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k21_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__7_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__7_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_15 is
  port (
    ap_sync_reg_channel_write_HwReg_K22_2_channel_reg : out STD_LOGIC;
    HwReg_K22_2_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_2_channel : out STD_LOGIC;
    HwReg_K22_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_K22_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_15 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_15 is
  signal \^hwreg_k22_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k22_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__23_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__22_n_5\ : STD_LOGIC;
begin
  HwReg_K22_2_channel_empty_n <= \^hwreg_k22_2_channel_empty_n\;
  HwReg_K22_2_channel_full_n <= \^hwreg_k22_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_81
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K22_2_channel0 => ap_sync_channel_write_HwReg_K22_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I1 => \^hwreg_k22_2_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_K22_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K22_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K22_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k22_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      O => ap_sync_channel_write_HwReg_K22_2_channel
    );
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K22_2_channel0,
      I2 => \^hwreg_k22_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__23_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__23_n_5\
    );
\internal_empty_n_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__23_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_5\,
      Q => \^hwreg_k22_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__14_n_5\,
      I1 => \internal_empty_n_i_2__23_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k22_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__23_n_5\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k22_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k22_2_channel_full_n\,
      O => \internal_full_n_i_2__14_n_5\
    );
\internal_full_n_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k22_2_channel_empty_n\,
      I2 => \^hwreg_k22_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_5\,
      Q => \^hwreg_k22_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k22_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k22_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__23_n_5\
    );
\mOutPtr[1]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K22_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k22_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__23_n_5\
    );
\mOutPtr[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K22_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k22_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__22_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__23_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__23_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__22_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_16 is
  port (
    ap_sync_channel_write_HwReg_K22_channel : out STD_LOGIC;
    HwReg_K22_channel_full_n : out STD_LOGIC;
    HwReg_K22_channel_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_16 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_16 is
  signal \^hwreg_k22_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k22_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__9_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__30_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_5\ : STD_LOGIC;
begin
  HwReg_K22_channel_empty_n <= \^hwreg_k22_channel_empty_n\;
  HwReg_K22_channel_full_n <= \^hwreg_k22_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_80
     port map (
      A(15 downto 0) => A(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K22_channel0 => ap_sync_channel_write_HwReg_K22_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K22_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k22_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => ap_sync_channel_write_HwReg_K22_channel
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K22_channel0,
      I2 => \^hwreg_k22_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__9_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__9_n_5\
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__9_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_5\,
      Q => \^hwreg_k22_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__30_n_5\,
      I1 => \internal_empty_n_i_2__9_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k22_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__9_n_5\
    );
\internal_full_n_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k22_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k22_channel_full_n\,
      O => \internal_full_n_i_2__30_n_5\
    );
\internal_full_n_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k22_channel_empty_n\,
      I2 => \^hwreg_k22_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_5\,
      Q => \^hwreg_k22_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k22_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k22_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__9_n_5\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K22_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k22_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__9_n_5\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K22_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k22_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__8_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__9_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__8_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_17 is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    HwReg_K23_2_channel_empty_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_2_channel : out STD_LOGIC;
    HwReg_K23_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K31_2_channel_empty_n : in STD_LOGIC;
    HwReg_K21_2_channel_empty_n : in STD_LOGIC;
    HwReg_K22_2_channel_empty_n : in STD_LOGIC;
    HwReg_K33_2_channel_empty_n : in STD_LOGIC;
    HwReg_K32_2_channel_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_2_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_17 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_17 is
  signal \^hwreg_k23_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k23_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__24_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__24_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__24_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__23_n_5\ : STD_LOGIC;
begin
  HwReg_K23_2_channel_empty_n <= \^hwreg_k23_2_channel_empty_n\;
  HwReg_K23_2_channel_full_n <= \^hwreg_k23_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_79
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K23_2_channel0 => ap_sync_channel_write_HwReg_K23_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K23_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k23_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      O => ap_sync_channel_write_HwReg_K23_2_channel
    );
\internal_empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K23_2_channel0,
      I2 => \^hwreg_k23_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__24_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__24_n_5\
    );
\internal_empty_n_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__24_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__24_n_5\,
      Q => \^hwreg_k23_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_5\,
      I1 => \internal_empty_n_i_2__24_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k23_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__24_n_5\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k23_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k23_2_channel_full_n\,
      O => \internal_full_n_i_2__15_n_5\
    );
\internal_full_n_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k23_2_channel_empty_n\,
      I2 => \^hwreg_k23_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__24_n_5\,
      Q => \^hwreg_k23_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k23_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k23_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__24_n_5\
    );
\mOutPtr[1]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K23_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k23_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__24_n_5\
    );
\mOutPtr[2]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K23_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k23_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__23_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__24_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__24_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__23_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\y_fu_124[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_k23_2_channel_empty_n\,
      I1 => HwReg_K31_2_channel_empty_n,
      I2 => HwReg_K21_2_channel_empty_n,
      I3 => HwReg_K22_2_channel_empty_n,
      I4 => HwReg_K33_2_channel_empty_n,
      I5 => HwReg_K32_2_channel_empty_n,
      O => internal_empty_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_18 is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_channel : out STD_LOGIC;
    HwReg_K23_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131_pp0_iter2_reg : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_18 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_18 is
  signal HwReg_K23_channel_empty_n : STD_LOGIC;
  signal \^hwreg_k23_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__10_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__29_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_5\ : STD_LOGIC;
begin
  HwReg_K23_channel_full_n <= \^hwreg_k23_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_78
     port map (
      B(15 downto 0) => B(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K23_channel0 => ap_sync_channel_write_HwReg_K23_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K23_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k23_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => ap_sync_channel_write_HwReg_K23_channel
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => HwReg_K23_channel_empty_n,
      I1 => HwReg_K31_channel_empty_n,
      I2 => HwReg_K21_channel_empty_n,
      I3 => HwReg_K22_channel_empty_n,
      I4 => HwReg_K33_channel_empty_n,
      I5 => HwReg_K32_channel_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K23_channel0,
      I2 => HwReg_K23_channel_empty_n,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__10_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__10_n_5\
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__10_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_5\,
      Q => HwReg_K23_channel_empty_n,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__29_n_5\,
      I1 => \internal_empty_n_i_2__10_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k23_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__10_n_5\
    );
\internal_full_n_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => HwReg_K23_channel_empty_n,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k23_channel_full_n\,
      O => \internal_full_n_i_2__29_n_5\
    );
\internal_full_n_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => HwReg_K23_channel_empty_n,
      I2 => \^hwreg_k23_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_5\,
      Q => \^hwreg_k23_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => HwReg_K23_channel_empty_n,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k23_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__10_n_5\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K23_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => HwReg_K23_channel_empty_n,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__10_n_5\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K23_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => HwReg_K23_channel_empty_n,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__9_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__9_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\y_fu_124[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => HwReg_K23_channel_empty_n,
      I1 => HwReg_K31_channel_empty_n,
      I2 => HwReg_K21_channel_empty_n,
      I3 => HwReg_K22_channel_empty_n,
      I4 => HwReg_K33_channel_empty_n,
      I5 => HwReg_K32_channel_empty_n,
      O => internal_empty_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_19 is
  port (
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg : out STD_LOGIC;
    HwReg_K31_2_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_2_channel : out STD_LOGIC;
    HwReg_K31_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_K31_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_19 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_19 is
  signal \^hwreg_k31_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k31_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__25_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__25_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__25_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__16_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__24_n_5\ : STD_LOGIC;
begin
  HwReg_K31_2_channel_empty_n <= \^hwreg_k31_2_channel_empty_n\;
  HwReg_K31_2_channel_full_n <= \^hwreg_k31_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_77
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K31_2_channel0 => ap_sync_channel_write_HwReg_K31_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I1 => \^hwreg_k31_2_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_K31_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K31_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k31_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      O => ap_sync_channel_write_HwReg_K31_2_channel
    );
\internal_empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K31_2_channel0,
      I2 => \^hwreg_k31_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__25_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__25_n_5\
    );
\internal_empty_n_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__25_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__25_n_5\,
      Q => \^hwreg_k31_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__16_n_5\,
      I1 => \internal_empty_n_i_2__25_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k31_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__25_n_5\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k31_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k31_2_channel_full_n\,
      O => \internal_full_n_i_2__16_n_5\
    );
\internal_full_n_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k31_2_channel_empty_n\,
      I2 => \^hwreg_k31_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__25_n_5\,
      Q => \^hwreg_k31_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k31_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k31_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__25_n_5\
    );
\mOutPtr[1]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K31_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k31_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__25_n_5\
    );
\mOutPtr[2]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K31_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k31_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__24_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__25_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__25_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__24_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_20 is
  port (
    ap_sync_channel_write_HwReg_K31_channel : out STD_LOGIC;
    HwReg_K31_channel_full_n : out STD_LOGIC;
    HwReg_K31_channel_empty_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_20 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_20 is
  signal \^hwreg_k31_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k31_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__11_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__28_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_5\ : STD_LOGIC;
begin
  HwReg_K31_channel_empty_n <= \^hwreg_k31_channel_empty_n\;
  HwReg_K31_channel_full_n <= \^hwreg_k31_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_76
     port map (
      B(15 downto 0) => B(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K31_channel0 => ap_sync_channel_write_HwReg_K31_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K31_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k31_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => ap_sync_channel_write_HwReg_K31_channel
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K31_channel0,
      I2 => \^hwreg_k31_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__11_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__11_n_5\
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__11_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_5\,
      Q => \^hwreg_k31_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__28_n_5\,
      I1 => \internal_empty_n_i_2__11_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k31_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_5\
    );
\internal_full_n_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k31_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k31_channel_full_n\,
      O => \internal_full_n_i_2__28_n_5\
    );
\internal_full_n_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k31_channel_empty_n\,
      I2 => \^hwreg_k31_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_5\,
      Q => \^hwreg_k31_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k31_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k31_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__11_n_5\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K31_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k31_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__11_n_5\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K31_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k31_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__10_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__10_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_21 is
  port (
    ap_sync_channel_write_HwReg_K32_2_channel : out STD_LOGIC;
    HwReg_K32_2_channel_full_n : out STD_LOGIC;
    HwReg_K32_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_21 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_21 is
  signal \^hwreg_k32_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k32_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__26_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__26_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__26_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__17_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__25_n_5\ : STD_LOGIC;
begin
  HwReg_K32_2_channel_empty_n <= \^hwreg_k32_2_channel_empty_n\;
  HwReg_K32_2_channel_full_n <= \^hwreg_k32_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_75
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K32_2_channel0 => ap_sync_channel_write_HwReg_K32_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K32_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k32_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      O => ap_sync_channel_write_HwReg_K32_2_channel
    );
\internal_empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K32_2_channel0,
      I2 => \^hwreg_k32_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__26_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__26_n_5\
    );
\internal_empty_n_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__26_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__26_n_5\,
      Q => \^hwreg_k32_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__17_n_5\,
      I1 => \internal_empty_n_i_2__26_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k32_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__26_n_5\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k32_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k32_2_channel_full_n\,
      O => \internal_full_n_i_2__17_n_5\
    );
\internal_full_n_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k32_2_channel_empty_n\,
      I2 => \^hwreg_k32_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__26_n_5\,
      Q => \^hwreg_k32_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k32_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k32_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__26_n_5\
    );
\mOutPtr[1]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K32_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k32_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__26_n_5\
    );
\mOutPtr[2]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K32_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k32_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__25_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__26_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__26_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__25_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_22 is
  port (
    internal_full_n_reg_0 : out STD_LOGIC;
    HwReg_K32_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_channel : out STD_LOGIC;
    HwReg_K32_channel_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K32_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    ap_done_reg_i_4 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_22 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_22 is
  signal \^hwreg_k32_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k32_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__12_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__27_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__11_n_5\ : STD_LOGIC;
begin
  HwReg_K32_channel_empty_n <= \^hwreg_k32_channel_empty_n\;
  HwReg_K32_channel_full_n <= \^hwreg_k32_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_74
     port map (
      A(15 downto 0) => A(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K32_channel0 => ap_sync_channel_write_HwReg_K32_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => \^hwreg_k32_channel_full_n\,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => HwReg_K32_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I5 => ap_done_reg_i_4,
      O => internal_full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_K32_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k32_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => ap_sync_channel_write_HwReg_K32_channel
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K32_channel0,
      I2 => \^hwreg_k32_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__12_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__12_n_5\
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__12_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_5\,
      Q => \^hwreg_k32_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__27_n_5\,
      I1 => \internal_empty_n_i_2__12_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k32_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__12_n_5\
    );
\internal_full_n_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k32_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k32_channel_full_n\,
      O => \internal_full_n_i_2__27_n_5\
    );
\internal_full_n_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k32_channel_empty_n\,
      I2 => \^hwreg_k32_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_5\,
      Q => \^hwreg_k32_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k32_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k32_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__12_n_5\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K32_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k32_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__12_n_5\
    );
\mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K32_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k32_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__11_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__12_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__11_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_23 is
  port (
    ap_sync_reg_channel_write_HwReg_K33_2_channel_reg : out STD_LOGIC;
    HwReg_K33_2_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_2_channel : out STD_LOGIC;
    HwReg_K33_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_K33_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_23 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_23 is
  signal \^hwreg_k33_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k33_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__27_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__27_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__27_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__18_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__26_n_5\ : STD_LOGIC;
begin
  HwReg_K33_2_channel_empty_n <= \^hwreg_k33_2_channel_empty_n\;
  HwReg_K33_2_channel_full_n <= \^hwreg_k33_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_73
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K33_2_channel0 => ap_sync_channel_write_HwReg_K33_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I1 => \^hwreg_k33_2_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_K33_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K33_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K33_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k33_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      O => ap_sync_channel_write_HwReg_K33_2_channel
    );
\internal_empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K33_2_channel0,
      I2 => \^hwreg_k33_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__27_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__27_n_5\
    );
\internal_empty_n_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__27_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__27_n_5\,
      Q => \^hwreg_k33_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__18_n_5\,
      I1 => \internal_empty_n_i_2__27_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k33_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__27_n_5\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k33_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k33_2_channel_full_n\,
      O => \internal_full_n_i_2__18_n_5\
    );
\internal_full_n_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k33_2_channel_empty_n\,
      I2 => \^hwreg_k33_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__27_n_5\,
      Q => \^hwreg_k33_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k33_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k33_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__27_n_5\
    );
\mOutPtr[1]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K33_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k33_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__27_n_5\
    );
\mOutPtr[2]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K33_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k33_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__26_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__27_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__27_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__26_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_24 is
  port (
    ap_sync_channel_write_HwReg_K33_channel : out STD_LOGIC;
    HwReg_K33_channel_full_n : out STD_LOGIC;
    HwReg_K33_channel_empty_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131_pp0_iter2_reg : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_24 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_24 is
  signal \^hwreg_k33_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k33_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__13_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__26_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__12_n_5\ : STD_LOGIC;
begin
  HwReg_K33_channel_empty_n <= \^hwreg_k33_channel_empty_n\;
  HwReg_K33_channel_full_n <= \^hwreg_k33_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_72
     port map (
      B(15 downto 0) => B(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K33_channel0 => ap_sync_channel_write_HwReg_K33_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K33_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k33_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => ap_sync_channel_write_HwReg_K33_channel
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K33_channel0,
      I2 => \^hwreg_k33_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__13_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__13_n_5\
    );
\internal_empty_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__13_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_5\,
      Q => \^hwreg_k33_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__26_n_5\,
      I1 => \internal_empty_n_i_2__13_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k33_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__13_n_5\
    );
\internal_full_n_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k33_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k33_channel_full_n\,
      O => \internal_full_n_i_2__26_n_5\
    );
\internal_full_n_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k33_channel_empty_n\,
      I2 => \^hwreg_k33_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_5\,
      Q => \^hwreg_k33_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k33_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k33_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__13_n_5\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K33_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k33_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__13_n_5\
    );
\mOutPtr[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K33_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k33_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__12_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__13_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__12_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_27 is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_RowEnd_channel : out STD_LOGIC;
    HwReg_RowEnd_channel_full_n : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    HwReg_ColEnd_channel_empty_n : in STD_LOGIC;
    HwReg_RowStart_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_RowEnd_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_27 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_27 is
  signal HwReg_RowEnd_channel_empty_n : STD_LOGIC;
  signal \^hwreg_rowend_channel_full_n\ : STD_LOGIC;
  signal int_ap_idle_i_7_n_5 : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__24_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_5\ : STD_LOGIC;
begin
  HwReg_RowEnd_channel_full_n <= \^hwreg_rowend_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_70
     port map (
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_RowEnd_channel0 => ap_sync_channel_write_HwReg_RowEnd_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
ap_sync_reg_channel_write_HwReg_RowEnd_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_rowend_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      O => ap_sync_channel_write_HwReg_RowEnd_channel
    );
int_ap_idle_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => int_ap_idle_i_7_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      I4 => v_hcresampler_core_U0_ap_start,
      I5 => v_hcresampler_core_1_U0_ap_start,
      O => internal_empty_n_reg_0
    );
int_ap_idle_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => HwReg_RowEnd_channel_empty_n,
      I1 => HwReg_K11_channel_empty_n,
      I2 => HwReg_ColEnd_channel_empty_n,
      I3 => HwReg_RowStart_channel_empty_n,
      I4 => HwReg_K13_channel_empty_n,
      I5 => HwReg_K12_channel_empty_n,
      O => int_ap_idle_i_7_n_5
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_RowEnd_channel0,
      I2 => HwReg_RowEnd_channel_empty_n,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__4_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__4_n_5\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__4_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_5\,
      Q => HwReg_RowEnd_channel_empty_n,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__24_n_5\,
      I1 => \internal_empty_n_i_2__4_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_rowend_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_5\
    );
\internal_full_n_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => HwReg_RowEnd_channel_empty_n,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_rowend_channel_full_n\,
      O => \internal_full_n_i_2__24_n_5\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => HwReg_RowEnd_channel_empty_n,
      I2 => \^hwreg_rowend_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_5\,
      Q => \^hwreg_rowend_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => HwReg_RowEnd_channel_empty_n,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_rowend_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_RowEnd_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => HwReg_RowEnd_channel_empty_n,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__4_n_5\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_RowEnd_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => HwReg_RowEnd_channel_empty_n,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__3_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\y_fu_124[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => HwReg_RowEnd_channel_empty_n,
      I1 => HwReg_K11_channel_empty_n,
      I2 => HwReg_ColEnd_channel_empty_n,
      I3 => HwReg_RowStart_channel_empty_n,
      I4 => HwReg_K13_channel_empty_n,
      I5 => HwReg_K12_channel_empty_n,
      O => internal_empty_n_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_28 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_HwReg_RowStart_channel : out STD_LOGIC;
    HwReg_RowStart_channel_full_n : out STD_LOGIC;
    HwReg_RowStart_channel_empty_n : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowStart_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_RowStart_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_28 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_28 is
  signal \^hwreg_rowstart_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_rowstart_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__3_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__20_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_5\ : STD_LOGIC;
begin
  HwReg_RowStart_channel_empty_n <= \^hwreg_rowstart_channel_empty_n\;
  HwReg_RowStart_channel_full_n <= \^hwreg_rowstart_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg
     port map (
      CO(0) => CO(0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_RowStart_channel0 => ap_sync_channel_write_HwReg_RowStart_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
ap_sync_reg_channel_write_HwReg_RowStart_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_rowstart_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      O => ap_sync_channel_write_HwReg_RowStart_channel
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_RowStart_channel0,
      I2 => \^hwreg_rowstart_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__3_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__3_n_5\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__3_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_5\,
      Q => \^hwreg_rowstart_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__20_n_5\,
      I1 => \internal_empty_n_i_2__3_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_rowstart_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_5\
    );
\internal_full_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_rowstart_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_rowstart_channel_full_n\,
      O => \internal_full_n_i_2__20_n_5\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_rowstart_channel_empty_n\,
      I2 => \^hwreg_rowstart_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_5\,
      Q => \^hwreg_rowstart_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_rowstart_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_rowstart_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_RowStart_channel0,
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => Q(0),
      I4 => \^hwreg_rowstart_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_RowStart_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_rowstart_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__2_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_4 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg : out STD_LOGIC;
    HwReg_ColStart_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ColStart_channel : out STD_LOGIC;
    HwReg_ColStart_channel_empty_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_channel_write_HwReg_ColStart_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_GOffset_2_V_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_ColStart_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_4 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_4 is
  signal \^hwreg_colstart_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_colstart_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
begin
  HwReg_ColStart_channel_empty_n <= \^hwreg_colstart_channel_empty_n\;
  HwReg_ColStart_channel_full_n <= \^hwreg_colstart_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_92
     port map (
      S(1 downto 0) => S(1 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(1 downto 0) => ap_clk_0(1 downto 0),
      ap_sync_channel_write_HwReg_ColStart_channel0 => ap_sync_channel_write_HwReg_ColStart_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(12 downto 0) => \out\(12 downto 0)
    );
ap_done_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I1 => \^hwreg_colstart_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_GOffset_2_V_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_ColStart_channel_reg
    );
ap_sync_reg_channel_write_HwReg_ColStart_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_colstart_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      O => ap_sync_channel_write_HwReg_ColStart_channel
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ColStart_channel0,
      I2 => \^hwreg_colstart_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__1_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__1_n_5\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__1_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_5\,
      Q => \^hwreg_colstart_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_5\,
      I1 => \internal_empty_n_i_2__1_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_colstart_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_5\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_colstart_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_colstart_channel_full_n\,
      O => \internal_full_n_i_2__8_n_5\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_colstart_channel_empty_n\,
      I2 => \^hwreg_colstart_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_5\,
      Q => \^hwreg_colstart_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_colstart_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_colstart_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ColStart_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_colstart_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ColStart_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_colstart_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_7 is
  port (
    ap_sync_reg_channel_write_HwReg_K11_2_channel_reg : out STD_LOGIC;
    HwReg_K11_2_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_2_channel : out STD_LOGIC;
    HwReg_K11_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K11_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_7 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_7 is
  signal \^hwreg_k11_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k11_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__19_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__10_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__18_n_5\ : STD_LOGIC;
begin
  HwReg_K11_2_channel_empty_n <= \^hwreg_k11_2_channel_empty_n\;
  HwReg_K11_2_channel_full_n <= \^hwreg_k11_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_89
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K11_2_channel0 => ap_sync_channel_write_HwReg_K11_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_done_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I1 => \^hwreg_k11_2_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_K11_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K11_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K11_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k11_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      O => ap_sync_channel_write_HwReg_K11_2_channel
    );
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K11_2_channel0,
      I2 => \^hwreg_k11_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__19_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__19_n_5\
    );
\internal_empty_n_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__19_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_5\,
      Q => \^hwreg_k11_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__10_n_5\,
      I1 => \internal_empty_n_i_2__19_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k11_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__19_n_5\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k11_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k11_2_channel_full_n\,
      O => \internal_full_n_i_2__10_n_5\
    );
\internal_full_n_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k11_2_channel_empty_n\,
      I2 => \^hwreg_k11_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_5\,
      Q => \^hwreg_k11_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k11_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k11_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__19_n_5\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K11_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k11_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__19_n_5\
    );
\mOutPtr[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K11_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k11_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__18_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__19_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__19_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__18_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_8 is
  port (
    ap_sync_channel_write_HwReg_K11_channel : out STD_LOGIC;
    HwReg_K11_channel_full_n : out STD_LOGIC;
    HwReg_K11_channel_empty_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1131 : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_8 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_8 is
  signal \^hwreg_k11_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k11_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__5_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__34_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_5\ : STD_LOGIC;
begin
  HwReg_K11_channel_empty_n <= \^hwreg_k11_channel_empty_n\;
  HwReg_K11_channel_full_n <= \^hwreg_k11_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_88
     port map (
      B(15 downto 0) => B(15 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K11_channel0 => ap_sync_channel_write_HwReg_K11_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K11_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k11_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => ap_sync_channel_write_HwReg_K11_channel
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K11_channel0,
      I2 => \^hwreg_k11_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__5_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__5_n_5\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__5_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_5\,
      Q => \^hwreg_k11_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__34_n_5\,
      I1 => \internal_empty_n_i_2__5_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k11_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__5_n_5\
    );
\internal_full_n_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k11_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k11_channel_full_n\,
      O => \internal_full_n_i_2__34_n_5\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k11_channel_empty_n\,
      I2 => \^hwreg_k11_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_5\,
      Q => \^hwreg_k11_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k11_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k11_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K11_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k11_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K11_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k11_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__4_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_9 is
  port (
    v_csc_core_U0_ap_start : out STD_LOGIC;
    HwReg_K12_2_channel_empty_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_2_channel : out STD_LOGIC;
    HwReg_K12_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \y_fu_124_reg[0]\ : in STD_LOGIC;
    \y_fu_124_reg[0]_0\ : in STD_LOGIC;
    \y_fu_124_reg[0]_1\ : in STD_LOGIC;
    \y_fu_124_reg[0]_2\ : in STD_LOGIC;
    \y_fu_124_reg[0]_3\ : in STD_LOGIC;
    HwReg_K13_2_channel_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_2_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_9 : entity is "bd_3a92_csc_0_fifo_w16_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_9 is
  signal \^hwreg_k12_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k12_2_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__20_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__20_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__11_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__19_n_5\ : STD_LOGIC;
  signal \y_fu_124[0]_i_6_n_5\ : STD_LOGIC;
begin
  HwReg_K12_2_channel_empty_n <= \^hwreg_k12_2_channel_empty_n\;
  HwReg_K12_2_channel_full_n <= \^hwreg_k12_2_channel_full_n\;
U_bd_3a92_csc_0_fifo_w16_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_shiftReg_87
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_K12_2_channel0 => ap_sync_channel_write_HwReg_K12_2_channel0,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_sync_reg_channel_write_HwReg_K12_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k12_2_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      O => ap_sync_channel_write_HwReg_K12_2_channel
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_K12_2_channel0,
      I2 => \^hwreg_k12_2_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__20_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__20_n_5\
    );
\internal_empty_n_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__20_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_5\,
      Q => \^hwreg_k12_2_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__11_n_5\,
      I1 => \internal_empty_n_i_2__20_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_k12_2_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__20_n_5\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_k12_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_k12_2_channel_full_n\,
      O => \internal_full_n_i_2__11_n_5\
    );
\internal_full_n_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_k12_2_channel_empty_n\,
      I2 => \^hwreg_k12_2_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_5\,
      Q => \^hwreg_k12_2_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_k12_2_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_k12_2_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__20_n_5\
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_K12_2_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_k12_2_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__20_n_5\
    );
\mOutPtr[2]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_K12_2_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_k12_2_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__19_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__20_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__20_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__19_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\y_fu_124[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \y_fu_124[0]_i_6_n_5\,
      I1 => \y_fu_124_reg[0]\,
      I2 => \y_fu_124_reg[0]_0\,
      I3 => \y_fu_124_reg[0]_1\,
      I4 => \y_fu_124_reg[0]_2\,
      I5 => \y_fu_124_reg[0]_3\,
      O => v_csc_core_U0_ap_start
    );
\y_fu_124[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^hwreg_k12_2_channel_empty_n\,
      I1 => HwReg_K13_2_channel_empty_n,
      O => \y_fu_124[0]_i_6_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S is
  port (
    bPassThru_422_or_420_In_loc_channel_dout : out STD_LOGIC;
    v_hcresampler_core_U0_ap_start : out STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : out STD_LOGIC;
    ap_block_pp0_stage0_110015 : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln685_reg_416_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c20_full_n : in STD_LOGIC;
    HwReg_height_c21_empty_n : in STD_LOGIC;
    HwReg_width_c17_empty_n : in STD_LOGIC;
    HwReg_width_c16_full_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_csc_core_U0_ap_start : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    int_ap_idle_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c22_channel_empty_n : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_6_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \loopWidth_reg_421_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S is
  signal ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0 : STD_LOGIC;
  signal \^bpassthru_422_or_420_in_loc_channel_full_n\ : STD_LOGIC;
  signal int_ap_idle_i_11_n_5 : STD_LOGIC;
  signal int_ap_idle_i_2_n_5 : STD_LOGIC;
  signal int_ap_idle_i_6_n_5 : STD_LOGIC;
  signal \internal_empty_n_i_1__33_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__33_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__33_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__22_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3_n_5\ : STD_LOGIC;
  signal \^v_hcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__32\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__32\ : label is "soft_lutpair615";
begin
  bPassThru_422_or_420_In_loc_channel_full_n <= \^bpassthru_422_or_420_in_loc_channel_full_n\;
  v_hcresampler_core_U0_ap_start <= \^v_hcresampler_core_u0_ap_start\;
U_bd_3a92_csc_0_fifo_w1_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S_shiftReg
     port map (
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      S(1 downto 0) => S(1 downto 0),
      ap_block_pp0_stage0_110015 => ap_block_pp0_stage0_110015,
      ap_clk => ap_clk,
      ap_clk_0 => bPassThru_422_or_420_In_loc_channel_dout,
      ap_done_reg => ap_done_reg,
      ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0 => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      \loopWidth_reg_421_reg[3]\(1 downto 0) => \loopWidth_reg_421_reg[3]\(1 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\ => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      \select_ln685_reg_416_reg[2]\(0) => \select_ln685_reg_416_reg[2]\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      O => ap_idle
    );
int_ap_idle_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444400000000"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => Q(0),
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_height_c22_channel_empty_n,
      I4 => HwReg_width_c18_channel_empty_n,
      I5 => int_ap_idle_i_6_0(0),
      O => int_ap_idle_i_11_n_5
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => int_ap_idle_i_6_n_5,
      I1 => int_ap_idle_reg_2(0),
      I2 => v_hcresampler_core_1_U0_ap_start,
      I3 => int_ap_idle_reg_3(0),
      I4 => v_csc_core_U0_ap_start,
      O => int_ap_idle_i_2_n_5
    );
int_ap_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => int_ap_idle_i_11_n_5,
      I1 => Block_entry3_proc_U0_ap_start,
      I2 => int_ap_idle_i_2_0(0),
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      O => int_ap_idle_i_6_n_5
    );
\internal_empty_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \internal_empty_n_i_2__33_n_5\,
      I1 => ap_rst_n,
      I2 => mOutPtr110_out,
      I3 => mOutPtr(2),
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__33_n_5\
    );
\internal_empty_n_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => Block_entry3_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I2 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I3 => \^v_hcresampler_core_u0_ap_start\,
      O => \internal_empty_n_i_2__33_n_5\
    );
\internal_empty_n_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => HwReg_height_c20_full_n,
      I2 => HwReg_height_c21_empty_n,
      I3 => HwReg_width_c17_empty_n,
      I4 => Q(0),
      I5 => HwReg_width_c16_full_n,
      O => internal_empty_n_reg_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__33_n_5\,
      Q => \^v_hcresampler_core_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__22_n_5\,
      I1 => internal_full_n,
      I2 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I3 => ap_rst_n,
      I4 => mOutPtr110_out,
      O => \internal_full_n_i_1__33_n_5\
    );
\internal_full_n_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(1),
      I3 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I4 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I5 => Block_entry3_proc_U0_ap_done,
      O => \internal_full_n_i_2__22_n_5\
    );
\internal_full_n_i_3__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__33_n_5\,
      Q => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(1),
      I3 => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__33_n_5\
    );
\mOutPtr[1]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel0,
      I2 => Q(1),
      I3 => CO(0),
      I4 => \^v_hcresampler_core_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__33_n_5\
    );
\mOutPtr[2]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDFF4200"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \mOutPtr[2]_i_3_n_5\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__32_n_5\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20202020202020"
    )
        port map (
      I0 => Block_entry3_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I2 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I3 => Q(1),
      I4 => CO(0),
      I5 => \^v_hcresampler_core_u0_ap_start\,
      O => \mOutPtr[2]_i_3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__33_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__33_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__32_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S is
  port (
    bPassThru_422_or_420_Out_loc_channel_dout : out STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : out STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : out STD_LOGIC;
    select_ln720_fu_233_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c_full_n : in STD_LOGIC;
    HwReg_height_c19_empty_n : in STD_LOGIC;
    HwReg_width_c15_empty_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \loopWidth_reg_440_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S is
  signal ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0 : STD_LOGIC;
  signal \^bpassthru_422_or_420_out_loc_channel_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__34_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__34_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_3__33_n_5\ : STD_LOGIC;
  signal internal_full_n_i_4_n_5 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mOutPtr[0]_i_1__34_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__34_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_5\ : STD_LOGIC;
  signal \^v_hcresampler_core_1_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__34\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__33\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of internal_full_n_i_4 : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__34\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__33\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair616";
begin
  bPassThru_422_or_420_Out_loc_channel_full_n <= \^bpassthru_422_or_420_out_loc_channel_full_n\;
  v_hcresampler_core_1_U0_ap_start <= \^v_hcresampler_core_1_u0_ap_start\;
U_bd_3a92_csc_0_fifo_w1_d5_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S_shiftReg
     port map (
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      Q(3 downto 0) => mOutPtr(3 downto 0),
      S(0) => S(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0 => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      if_din(0) => if_din(0),
      internal_empty_n_reg => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      internal_empty_n_reg_0 => \mOutPtr_reg[0]_0\,
      \loopWidth_reg_440_reg[3]\(0) => \loopWidth_reg_440_reg[3]\(0),
      select_ln720_fu_233_p3(0) => select_ln720_fu_233_p3(0)
    );
\internal_empty_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8A8A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0,
      I2 => \^v_hcresampler_core_1_u0_ap_start\,
      I3 => CO(0),
      I4 => Q(1),
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__34_n_5\
    );
\internal_empty_n_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => internal_empty_n
    );
\internal_empty_n_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^v_hcresampler_core_1_u0_ap_start\,
      I1 => HwReg_height_c_full_n,
      I2 => HwReg_height_c19_empty_n,
      I3 => HwReg_width_c15_empty_n,
      I4 => Q(0),
      I5 => HwReg_width_c_full_n,
      O => internal_empty_n_reg_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__34_n_5\,
      Q => \^v_hcresampler_core_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_5\,
      I1 => \internal_full_n_i_3__33_n_5\,
      I2 => internal_full_n_i_4_n_5,
      I3 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__34_n_5\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000000000"
    )
        port map (
      I0 => \^v_hcresampler_core_1_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(1),
      I3 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => Block_entry3_proc_U0_ap_done,
      O => \internal_full_n_i_2__4_n_5\
    );
\internal_full_n_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      O => \internal_full_n_i_3__33_n_5\
    );
internal_full_n_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(3),
      O => internal_full_n_i_4_n_5
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__34_n_5\,
      Q => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__34_n_5\
    );
\mOutPtr[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__34_n_5\
    );
\mOutPtr[2]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__33_n_5\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20202020202020"
    )
        port map (
      I0 => Block_entry3_proc_U0_ap_done,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      I3 => Q(1),
      I4 => CO(0),
      I5 => \^v_hcresampler_core_1_u0_ap_start\,
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFD4002"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(2),
      I4 => mOutPtr(3),
      O => \mOutPtr[3]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[0]_i_1__34_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[1]_i_1__34_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[2]_i_1__33_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_5\,
      D => \mOutPtr[3]_i_2__0_n_5\,
      Q => mOutPtr(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S is
  port (
    stream_csc_empty_n : out STD_LOGIC;
    stream_csc_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_1_U0_stream_csc_read : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__43_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__43_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__47_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_csc_empty_n\ : STD_LOGIC;
  signal \^stream_csc_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_3__1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__43\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__47\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__36\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__3\ : label is "soft_lutpair621";
begin
  stream_csc_empty_n <= \^stream_csc_empty_n\;
  stream_csc_full_n <= \^stream_csc_full_n\;
U_bd_3a92_csc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_57
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^stream_csc_empty_n\,
      I3 => v_hcresampler_core_1_U0_stream_csc_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__43_n_5\
    );
\internal_empty_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__43_n_5\,
      Q => \^stream_csc_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^stream_csc_full_n\,
      I2 => ap_rst_n,
      I3 => v_hcresampler_core_1_U0_stream_csc_read,
      I4 => \^stream_csc_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__43_n_5\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__43_n_5\,
      Q => \^stream_csc_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__47_n_5\
    );
\mOutPtr[2]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__47_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_38 is
  port (
    stream_in_empty_n : out STD_LOGIC;
    stream_in_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_38 : entity is "bd_3a92_csc_0_fifo_w24_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_38 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__37_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__37_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__45_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_empty_n\ : STD_LOGIC;
  signal \^stream_in_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_3 : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__37\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__45\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__34\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair626";
begin
  stream_in_empty_n <= \^stream_in_empty_n\;
  stream_in_full_n <= \^stream_in_full_n\;
U_bd_3a92_csc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_56
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^stream_in_empty_n\,
      I3 => v_hcresampler_core_U0_stream_in_read,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__37_n_5\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__37_n_5\,
      Q => \^stream_in_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^stream_in_full_n\,
      I2 => ap_rst_n,
      I3 => v_hcresampler_core_U0_stream_in_read,
      I4 => \^stream_in_empty_n\,
      I5 => internal_empty_n_reg_0,
      O => \internal_full_n_i_1__37_n_5\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__37_n_5\,
      Q => \^stream_in_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__45_n_5\
    );
\mOutPtr[2]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__45_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_39 is
  port (
    stream_in_hresampled_empty_n : out STD_LOGIC;
    stream_in_hresampled_full_n : out STD_LOGIC;
    internal_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_39 : entity is "bd_3a92_csc_0_fifo_w24_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_39 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__40_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__46_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_hresampled_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_3__0\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__40\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__46\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__35\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair631";
begin
  stream_in_hresampled_empty_n <= \^stream_in_hresampled_empty_n\;
U_bd_3a92_csc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg_55
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0E0"
    )
        port map (
      I0 => \^stream_in_hresampled_empty_n\,
      I1 => internal_empty_n_reg_0,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__40_n_5\
    );
\internal_empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__40_n_5\,
      Q => \^stream_in_hresampled_empty_n\,
      R => '0'
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_reg_0,
      Q => stream_in_hresampled_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__46_n_5\
    );
\mOutPtr[2]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__46_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_40 is
  port (
    stream_out_hresampled_empty_n : out STD_LOGIC;
    stream_out_hresampled_full_n : out STD_LOGIC;
    \icmp_ln619_reg_376_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    internal_full_n : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\ : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_40 : entity is "bd_3a92_csc_0_fifo_w24_d16_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_40 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__46_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__48_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_out_hresampled_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__43\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__46\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__48\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__37\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__4\ : label is "soft_lutpair636";
begin
  stream_out_hresampled_empty_n <= \^stream_out_hresampled_empty_n\;
U_bd_3a92_csc_0_fifo_w24_d16_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_shiftReg
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\ => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\,
      \icmp_ln619_reg_376_reg[0]\(7 downto 0) => \icmp_ln619_reg_376_reg[0]\(7 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0A0E0"
    )
        port map (
      I0 => \^stream_out_hresampled_empty_n\,
      I1 => internal_empty_n_reg_0,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__46_n_5\
    );
\internal_empty_n_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__46_n_5\,
      Q => \^stream_out_hresampled_empty_n\,
      R => '0'
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_reg_0,
      Q => stream_out_hresampled_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__48_n_5\
    );
\mOutPtr[2]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__48_n_5\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S is
  port (
    HwReg_InVideoFormat_channel_empty_n : out STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_InVideoFormat_channel : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    HwReg_height_c22_channel_empty_n : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    HwReg_height_c21_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_width_c17_full_n : in STD_LOGIC;
    \cond_reg_339_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_sync_channel_write_HwReg_InVideoFormat_channel0 : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_GOffset_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_V_channel : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S is
  signal \^hwreg_invideoformat_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_invideoformat_channel_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_5 : STD_LOGIC;
  signal internal_full_n_i_1_n_5 : STD_LOGIC;
  signal \internal_full_n_i_2__35_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
begin
  HwReg_InVideoFormat_channel_empty_n <= \^hwreg_invideoformat_channel_empty_n\;
  HwReg_InVideoFormat_channel_full_n <= \^hwreg_invideoformat_channel_full_n\;
U_bd_3a92_csc_0_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_InVideoFormat_channel0 => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      \cond_reg_339_reg[0]\ => \cond_reg_339_reg[0]\,
      \cond_reg_339_reg[0]_0\ => \mOutPtr_reg_n_5_[1]\,
      \cond_reg_339_reg[0]_1\ => \mOutPtr_reg_n_5_[0]\
    );
ap_done_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_full_n\,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I3 => HwReg_GOffset_V_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      I5 => ap_done_reg_i_2,
      O => internal_full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_InVideoFormat_channel
    );
\i_fu_96[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_empty_n\,
      I1 => HwReg_height_c22_channel_empty_n,
      I2 => HwReg_width_c18_channel_empty_n,
      I3 => HwReg_height_c21_full_n,
      I4 => Q(0),
      I5 => HwReg_width_c17_full_n,
      O => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      I2 => \^hwreg_invideoformat_channel_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \mOutPtr_reg_n_5_[0]\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => internal_empty_n_i_1_n_5
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_5,
      Q => \^hwreg_invideoformat_channel_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__35_n_5\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \^hwreg_invideoformat_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_5
    );
\internal_full_n_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F000000000000"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(1),
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => \^hwreg_invideoformat_channel_full_n\,
      O => \internal_full_n_i_2__35_n_5\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_5,
      Q => \^hwreg_invideoformat_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F7F80"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_empty_n\,
      I1 => CO(0),
      I2 => Q(1),
      I3 => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      I4 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      I2 => Q(1),
      I3 => CO(0),
      I4 => \^hwreg_invideoformat_channel_empty_n\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S is
  port (
    internal_full_n_reg_0 : out STD_LOGIC;
    HwReg_ClampMin_2_V_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel : out STD_LOGIC;
    HwReg_ClampMin_2_V_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel : in STD_LOGIC;
    HwReg_BOffset_V_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_V_channel : in STD_LOGIC;
    ap_done_reg_i_3 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S is
  signal \^hwreg_clampmin_2_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_2_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__31_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__31_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__31_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__39_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__30_n_5\ : STD_LOGIC;
begin
  HwReg_ClampMin_2_V_channel_empty_n <= \^hwreg_clampmin_2_v_channel_empty_n\;
  HwReg_ClampMin_2_V_channel_full_n <= \^hwreg_clampmin_2_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w8_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_96
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_ClampMin_2_V_channel0 => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0)
    );
ap_done_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => \^hwreg_clampmin_2_v_channel_full_n\,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      I3 => HwReg_BOffset_V_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      I5 => ap_done_reg_i_3,
      O => internal_full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_clampmin_2_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_2_V_channel
    );
\internal_empty_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      I2 => \^hwreg_clampmin_2_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__31_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__31_n_5\
    );
\internal_empty_n_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__31_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__31_n_5\,
      Q => \^hwreg_clampmin_2_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__39_n_5\,
      I1 => \internal_empty_n_i_2__31_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_clampmin_2_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__31_n_5\
    );
\internal_full_n_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_clampmin_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_clampmin_2_v_channel_full_n\,
      O => \internal_full_n_i_2__39_n_5\
    );
\internal_full_n_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clampmin_2_v_channel_empty_n\,
      I2 => \^hwreg_clampmin_2_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__31_n_5\,
      Q => \^hwreg_clampmin_2_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_clampmin_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_clampmin_2_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__31_n_5\
    );
\mOutPtr[1]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_clampmin_2_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__31_n_5\
    );
\mOutPtr[2]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_clampmin_2_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__30_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__31_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__31_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__30_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_1 is
  port (
    ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg : out STD_LOGIC;
    HwReg_ClampMin_V_channel_full_n : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_V_channel : out STD_LOGIC;
    HwReg_ClampMin_V_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_HwReg_ClampMin_V_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_ClipMax_2_V_channel_full_n : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1131_pp0_iter6_reg : in STD_LOGIC;
    ap_sync_channel_write_HwReg_ClampMin_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_1 : entity is "bd_3a92_csc_0_fifo_w8_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_1 is
  signal \^hwreg_clampmin_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__17_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__16_n_5\ : STD_LOGIC;
begin
  HwReg_ClampMin_V_channel_empty_n <= \^hwreg_clampmin_v_channel_empty_n\;
  HwReg_ClampMin_V_channel_full_n <= \^hwreg_clampmin_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w8_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_95
     port map (
      D(7 downto 0) => D(7 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_ClampMin_V_channel0 => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter6_reg => or_ln105_2_reg_1131_pp0_iter6_reg,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
ap_done_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      I1 => \^hwreg_clampmin_v_channel_full_n\,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => HwReg_ClipMax_2_V_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg
    );
ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_clampmin_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_V_channel
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      I2 => \^hwreg_clampmin_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__17_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__17_n_5\
    );
\internal_empty_n_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__17_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_5\,
      Q => \^hwreg_clampmin_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_5\,
      I1 => \internal_empty_n_i_2__17_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_clampmin_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__17_n_5\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_clampmin_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_clampmin_v_channel_full_n\,
      O => \internal_full_n_i_2__6_n_5\
    );
\internal_full_n_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clampmin_v_channel_empty_n\,
      I2 => \^hwreg_clampmin_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_5\,
      Q => \^hwreg_clampmin_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_clampmin_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_clampmin_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__17_n_5\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_clampmin_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__17_n_5\
    );
\mOutPtr[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_clampmin_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__16_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__17_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__16_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_2 is
  port (
    ap_sync_channel_write_HwReg_ClipMax_2_V_channel : out STD_LOGIC;
    HwReg_ClipMax_2_V_channel_full_n : out STD_LOGIC;
    HwReg_ClipMax_2_V_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_2_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_2 : entity is "bd_3a92_csc_0_fifo_w8_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_2 is
  signal \^hwreg_clipmax_2_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clipmax_2_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__32_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__32_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__32_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__38_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__31_n_5\ : STD_LOGIC;
begin
  HwReg_ClipMax_2_V_channel_empty_n <= \^hwreg_clipmax_2_v_channel_empty_n\;
  HwReg_ClipMax_2_V_channel_full_n <= \^hwreg_clipmax_2_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w8_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg_94
     port map (
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_ClipMax_2_V_channel0 => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0)
    );
ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_clipmax_2_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_2_V_channel
    );
\internal_empty_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      I2 => \^hwreg_clipmax_2_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__32_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__32_n_5\
    );
\internal_empty_n_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__32_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__32_n_5\,
      Q => \^hwreg_clipmax_2_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__38_n_5\,
      I1 => \internal_empty_n_i_2__32_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_clipmax_2_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__32_n_5\
    );
\internal_full_n_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_clipmax_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_clipmax_2_v_channel_full_n\,
      O => \internal_full_n_i_2__38_n_5\
    );
\internal_full_n_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clipmax_2_v_channel_empty_n\,
      I2 => \^hwreg_clipmax_2_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__32_n_5\,
      Q => \^hwreg_clipmax_2_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_clipmax_2_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_clipmax_2_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__32_n_5\
    );
\mOutPtr[1]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_clipmax_2_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__32_n_5\
    );
\mOutPtr[2]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_clipmax_2_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__31_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__32_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__32_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__31_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_3 is
  port (
    ap_sync_channel_write_HwReg_ClipMax_V_channel : out STD_LOGIC;
    HwReg_ClipMax_V_channel_full_n : out STD_LOGIC;
    HwReg_ClipMax_V_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_V_channel : in STD_LOGIC;
    v_csc_core_U0_ap_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1131_pp0_iter6_reg : in STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_V_channel0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_3 : entity is "bd_3a92_csc_0_fifo_w8_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_3 is
  signal \^hwreg_clipmax_v_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clipmax_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_5\ : STD_LOGIC;
  signal \internal_empty_n_i_2__18_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_5\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__17_n_5\ : STD_LOGIC;
begin
  HwReg_ClipMax_V_channel_empty_n <= \^hwreg_clipmax_v_channel_empty_n\;
  HwReg_ClipMax_V_channel_full_n <= \^hwreg_clipmax_v_channel_full_n\;
U_bd_3a92_csc_0_fifo_w8_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_HwReg_ClipMax_V_channel0 => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      or_ln105_2_reg_1131_pp0_iter6_reg => or_ln105_2_reg_1131_pp0_iter6_reg,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
ap_sync_reg_channel_write_HwReg_ClipMax_V_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_clipmax_v_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_V_channel
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A888A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      I2 => \^hwreg_clipmax_v_channel_empty_n\,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \internal_empty_n_i_2__18_n_5\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__18_n_5\
    );
\internal_empty_n_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_empty_n_i_2__18_n_5\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_5\,
      Q => \^hwreg_clipmax_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__7_n_5\,
      I1 => \internal_empty_n_i_2__18_n_5\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_clipmax_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__18_n_5\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070000000000"
    )
        port map (
      I0 => \^hwreg_clipmax_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      I3 => Block_entry3_proc_U0_ap_start,
      I4 => ap_done_reg,
      I5 => \^hwreg_clipmax_v_channel_full_n\,
      O => \internal_full_n_i_2__7_n_5\
    );
\internal_full_n_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => v_csc_core_U0_ap_ready,
      I1 => \^hwreg_clipmax_v_channel_empty_n\,
      I2 => \^hwreg_clipmax_v_channel_full_n\,
      I3 => ap_done_reg,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_5\,
      Q => \^hwreg_clipmax_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hwreg_clipmax_v_channel_empty_n\,
      I1 => v_csc_core_U0_ap_ready,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => \^hwreg_clipmax_v_channel_full_n\,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__18_n_5\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777777718888888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      I2 => CO(0),
      I3 => Q(0),
      I4 => \^hwreg_clipmax_v_channel_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__18_n_5\
    );
\mOutPtr[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      I3 => v_csc_core_U0_ap_ready,
      I4 => \^hwreg_clipmax_v_channel_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__17_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__18_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__17_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    HwReg_OutVideoFormat_channel_full_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_OutVideoFormat_channel : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S is
  signal \^hwreg_outvideoformat_channel_full_n\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair556";
begin
  HwReg_OutVideoFormat_channel_full_n <= \^hwreg_outvideoformat_channel_full_n\;
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
U_bd_3a92_csc_0_fifo_w8_d6_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr(3 downto 0),
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      \in\(7 downto 0) => \in\(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_outvideoformat_channel_full_n\,
      I1 => ap_done_reg,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_OutVideoFormat_channel
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => shiftReg_ce,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__0_n_5\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4FFFCF4F4FCFCF"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^hwreg_outvideoformat_channel_full_n\,
      I2 => ap_rst_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => shiftReg_ce,
      I5 => \^multipixstream2axivideo_u0_ap_start\,
      O => \internal_full_n_i_1__0_n_5\
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => mOutPtr(3),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => mOutPtr(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_5\,
      Q => \^hwreg_outvideoformat_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFD4002"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(2),
      I4 => mOutPtr(3),
      O => \mOutPtr[3]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2_n_5\,
      Q => mOutPtr(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1 is
begin
bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_54
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(23 downto 0) => D(23 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_43 : entity is "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_43 is
begin
bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_53
     port map (
      D(23 downto 0) => D(23 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_44 : entity is "bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_44 is
begin
bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_DSP48_0
     port map (
      D(23 downto 0) => D(23 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_block_pp0_stage0_subdone,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1 is
begin
bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_52
     port map (
      C(9 downto 0) => C(9 downto 0),
      D(24 downto 0) => D(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_45 : entity is "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_45 is
begin
bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_51
     port map (
      D(24 downto 0) => D(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(9 downto 0) => p_reg_reg_0(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_46 : entity is "bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_46 is
begin
bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_2
     port map (
      D(24 downto 0) => D(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_1(9 downto 0) => p_reg_reg_0(9 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1 is
begin
bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_50
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(23 downto 0) => D(23 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_47 : entity is "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_47 is
begin
bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_49
     port map (
      D(23 downto 0) => D(23 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_48 : entity is "bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_48 is
begin
bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_DSP48_1
     port map (
      D(23 downto 0) => D(23 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixbuf_y_val_V_5_fu_142_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_13_reg_840_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10681090_i_fu_112_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10691093_i_fu_116_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \filt_res1_fu_76_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_2\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \pixbuf_y_val_V_12_reg_834_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_11_reg_827_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    not_read15_reg_445 : in STD_LOGIC;
    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp361011_i_reg_450 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_csc_empty_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    \pixbuf_y_val_V_7_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_8_fu_154_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_9_fu_158_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_10_fu_146_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln724_reg_799_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln732_fu_317_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_1_0_0_01022_lcssa1046_i_fu_84 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1541_reg_866_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rhs_reg_861_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_reg_856_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_2_0_0_01024_lcssa1049_i_fu_88 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1541_3_reg_871_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rhs_V_reg_851_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lhs_V_reg_846_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_2_i_reg_876_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pix_rgb_V_reg_385_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \filt_res1_fu_76_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \odd_col_reg_803_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2 is
  signal \SRL_SIG_reg[15][0]_srl16_i_7__0_n_5\ : STD_LOGIC;
  signal add_ln1541_1_fu_626_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal add_ln1541_3_fu_501_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln1541_3_reg_871 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln1541_3_reg_8710 : STD_LOGIC;
  signal \add_ln1541_3_reg_871[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1541_3_reg_871[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1541_3_reg_871[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1541_3_reg_871[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln1541_4_fu_665_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal add_ln1541_fu_491_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln1541_reg_866 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1541_reg_866[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1541_reg_866[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1541_reg_866[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1541_reg_866[8]_i_2_n_5\ : STD_LOGIC;
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal cmp148_i_reg_8130 : STD_LOGIC;
  signal cmp148_i_reg_813_pp0_iter1_reg : STD_LOGIC;
  signal \cmp148_i_reg_813_reg_n_5_[0]\ : STD_LOGIC;
  signal \conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1_n_5\ : STD_LOGIC;
  signal conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal filt_res1_3_reg_886 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal filt_res1_3_reg_8860 : STD_LOGIC;
  signal \filt_res1_3_reg_886[1]_i_2_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[1]_i_3_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[1]_i_4_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[1]_i_5_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[1]_i_6_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[1]_i_7_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_2_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_3_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_4_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_5_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_6_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_7_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_8_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[5]_i_9_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[7]_i_2_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[7]_i_3_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886[7]_i_4_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \filt_res1_3_reg_886_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready : STD_LOGIC;
  signal icmp_ln724_fu_295_p2 : STD_LOGIC;
  signal icmp_ln724_fu_295_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln724_fu_295_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln724_fu_295_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln724_reg_799_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln724_reg_799_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln724_reg_799_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln732_fu_317_p2 : STD_LOGIC;
  signal \icmp_ln732_fu_317_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln732_reg_809 : STD_LOGIC;
  signal lhs_V_fu_459_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_V_reg_846 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_473_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_reg_856 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal odd_col_reg_803 : STD_LOGIC;
  signal odd_col_reg_803_pp0_iter1_reg : STD_LOGIC;
  signal odd_col_reg_803_pp0_iter2_reg : STD_LOGIC;
  signal odd_col_reg_803_pp0_iter3_reg : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__0_n_8\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__1_n_5\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__1_n_6\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__1_n_7\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__1_n_8\ : STD_LOGIC;
  signal \out_x_fu_307_p2_carry__2_n_12\ : STD_LOGIC;
  signal out_x_fu_307_p2_carry_n_12 : STD_LOGIC;
  signal out_x_fu_307_p2_carry_n_5 : STD_LOGIC;
  signal out_x_fu_307_p2_carry_n_6 : STD_LOGIC;
  signal out_x_fu_307_p2_carry_n_7 : STD_LOGIC;
  signal out_x_fu_307_p2_carry_n_8 : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal pixbuf_y_val_V_10_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_10_fu_146_0 : STD_LOGIC;
  signal pixbuf_y_val_V_11_reg_8270 : STD_LOGIC;
  signal \^pixbuf_y_val_v_13_reg_840_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_5_fu_142 : STD_LOGIC;
  signal \^pixbuf_y_val_v_5_fu_142_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_7_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_8_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_9_fu_158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_V_fu_466_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_fu_480_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \stream_out_hresampled_din1__0\ : STD_LOGIC;
  signal tmp_2_i_fu_593_p6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_i_reg_876 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_823 : STD_LOGIC;
  signal tmp_reg_823_pp0_iter1_reg : STD_LOGIC;
  signal tmp_reg_823_pp0_iter2_reg : STD_LOGIC;
  signal tmp_reg_823_pp0_iter3_reg : STD_LOGIC;
  signal trunc_ln1_reg_881 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln1_reg_881[1]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[1]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[1]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[1]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[1]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[1]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[5]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881[7]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln1_reg_881_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal x_4_fu_301_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal x_fu_138 : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln1541_1_fu_613_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1541_2_fu_487_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \zext_ln1541_2_fu_487_p1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zext_ln1541_5_fu_652_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1541_6_fu_497_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \zext_ln1541_6_fu_497_p1__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_filt_res1_3_reg_886_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_filt_res1_3_reg_886_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_filt_res1_3_reg_886_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_icmp_ln724_fu_295_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln732_fu_317_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln732_fu_317_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_x_fu_307_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_x_fu_307_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_307_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_307_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_307_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1_reg_881_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_trunc_ln1_reg_881_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln1_reg_881_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__1\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_2\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \add_ln1541_3_reg_871[0]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \add_ln1541_3_reg_871[1]_i_1\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \add_ln1541_3_reg_871[2]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \add_ln1541_3_reg_871[3]_i_2\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \add_ln1541_3_reg_871[4]_i_2\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \add_ln1541_reg_866[0]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \add_ln1541_reg_866[1]_i_1\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \add_ln1541_reg_866[2]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \add_ln1541_reg_866[3]_i_2\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \add_ln1541_reg_866[4]_i_2\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair680";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\v_hcresampler_core_1_U0/grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute HLUTNM : string;
  attribute HLUTNM of \filt_res1_3_reg_886[1]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \filt_res1_3_reg_886[1]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \filt_res1_3_reg_886[1]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \filt_res1_3_reg_886[5]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \filt_res1_3_reg_886[5]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \filt_res1_3_reg_886[5]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \filt_res1_3_reg_886[5]_i_5\ : label is "lutpair6";
  attribute HLUTNM of \filt_res1_3_reg_886[5]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \filt_res1_3_reg_886[5]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \filt_res1_3_reg_886[5]_i_9\ : label is "lutpair7";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \filt_res1_3_reg_886_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \filt_res1_3_reg_886_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \filt_res1_3_reg_886_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \filt_res1_fu_76[0]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[1]_i_1\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[2]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[3]_i_1\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[4]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[5]_i_1\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[6]_i_1\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[7]_i_2\ : label is "soft_lutpair720";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln732_fu_317_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln732_fu_317_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \lhs_V_reg_846[0]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \lhs_V_reg_846[1]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \lhs_V_reg_846[2]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \lhs_V_reg_846[3]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \lhs_V_reg_846[4]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \lhs_V_reg_846[5]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \lhs_V_reg_846[6]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \lhs_V_reg_846[7]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \lhs_reg_856[0]_i_1\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \lhs_reg_856[1]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \lhs_reg_856[2]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \lhs_reg_856[3]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \lhs_reg_856[4]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \lhs_reg_856[5]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \lhs_reg_856[6]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \lhs_reg_856[7]_i_2\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[0]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[1]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[2]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[3]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[4]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[5]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[6]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \p_lcssa10661084_i_fu_108[7]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[0]_i_1\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[1]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[2]_i_1\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[3]_i_1\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[4]_i_1\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[5]_i_1\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[6]_i_1\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \p_lcssa10681090_i_fu_112[7]_i_1\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[0]_i_1\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[1]_i_1\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[2]_i_1\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[3]_i_1\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[4]_i_1\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[5]_i_1\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[6]_i_1\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \p_lcssa10691093_i_fu_116[7]_i_1\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[0]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[1]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[2]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[3]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[4]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[5]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[6]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \p_lcssa1078_i_fu_104[7]_i_1\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[0]_i_1\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[1]_i_1\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[2]_i_1\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[3]_i_1\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[4]_i_1\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[5]_i_1\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[6]_i_1\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \rhs_V_reg_851[7]_i_1\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \rhs_reg_861[0]_i_1\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \rhs_reg_861[1]_i_1\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \rhs_reg_861[2]_i_1\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \rhs_reg_861[3]_i_1\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \rhs_reg_861[4]_i_1\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \rhs_reg_861[5]_i_1\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \rhs_reg_861[6]_i_1\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \rhs_reg_861[7]_i_2\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[0]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[1]_i_1\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[2]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[3]_i_1\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[4]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[5]_i_1\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[6]_i_1\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \tmp_2_i_reg_876[7]_i_1\ : label is "soft_lutpair716";
  attribute HLUTNM of \trunc_ln1_reg_881[1]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln1_reg_881[1]_i_4\ : label is "lutpair1";
  attribute HLUTNM of \trunc_ln1_reg_881[1]_i_5\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln1_reg_881[5]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln1_reg_881[5]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln1_reg_881[5]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln1_reg_881[5]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \trunc_ln1_reg_881[5]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln1_reg_881[5]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln1_reg_881[5]_i_9\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_881_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_881_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln1_reg_881_reg[7]_i_2\ : label is 35;
begin
  \pixbuf_y_val_V_13_reg_840_reg[7]_0\(7 downto 0) <= \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(7 downto 0);
  \pixbuf_y_val_V_5_fu_142_reg[7]_0\(7 downto 0) <= \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(7 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \SRL_SIG_reg[15][0]_srl16_i_7__0_n_5\,
      I1 => Q(2),
      I2 => ap_block_pp0_stage0_01001,
      I3 => stream_out_hresampled_full_n,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(0),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln724_reg_799_pp0_iter1_reg,
      I2 => tmp_reg_823_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => tmp_reg_823_pp0_iter3_reg,
      O => \SRL_SIG_reg[15][0]_srl16_i_7__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I1 => trunc_ln1_reg_881(2),
      I2 => \filt_res1_fu_76_reg[7]_0\(2),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      I1 => trunc_ln1_reg_881(3),
      I2 => \filt_res1_fu_76_reg[7]_0\(3),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      I1 => trunc_ln1_reg_881(4),
      I2 => \filt_res1_fu_76_reg[7]_0\(4),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      I1 => trunc_ln1_reg_881(5),
      I2 => \filt_res1_fu_76_reg[7]_0\(5),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      I1 => trunc_ln1_reg_881(6),
      I2 => \filt_res1_fu_76_reg[7]_0\(6),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      I1 => trunc_ln1_reg_881(7),
      I2 => \filt_res1_fu_76_reg[7]_0\(7),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(1),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(2),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(3),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(4),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(5),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(6),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => tmp_2_i_reg_876(7),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_823_pp0_iter3_reg,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \pix_rgb_V_reg_385_reg[7]\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      I1 => trunc_ln1_reg_881(0),
      I2 => \filt_res1_fu_76_reg[7]_0\(0),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(8)
    );
\SRL_SIG_reg[15][8]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => bPassThru_422_or_420_Out_loc_channel_dout,
      I1 => tmp_reg_823_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      O => \stream_out_hresampled_din1__0\
    );
\SRL_SIG_reg[15][9]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      I1 => trunc_ln1_reg_881(1),
      I2 => \filt_res1_fu_76_reg[7]_0\(1),
      I3 => \stream_out_hresampled_din1__0\,
      I4 => odd_col_reg_803_pp0_iter3_reg,
      O => \in\(9)
    );
\add_ln1541_3_reg_871[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(0),
      O => \zext_ln1541_6_fu_497_p1__0\(0)
    );
\add_ln1541_3_reg_871[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \add_ln1541_3_reg_871_reg[7]_0\(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      O => add_ln1541_3_fu_501_p2(1)
    );
\add_ln1541_3_reg_871[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \add_ln1541_3_reg_871_reg[7]_0\(1),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(2),
      I3 => cmp148_i_reg_813_pp0_iter1_reg,
      I4 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      O => add_ln1541_3_fu_501_p2(2)
    );
\add_ln1541_3_reg_871[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => zext_ln1541_6_fu_497_p1(1),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(2),
      I3 => \add_ln1541_3_reg_871_reg[7]_0\(3),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      O => add_ln1541_3_fu_501_p2(3)
    );
\add_ln1541_3_reg_871[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(1),
      O => zext_ln1541_6_fu_497_p1(1)
    );
\add_ln1541_3_reg_871[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      I1 => \add_ln1541_3_reg_871_reg[7]_0\(3),
      I2 => \add_ln1541_3_reg_871[4]_i_2_n_5\,
      I3 => \add_ln1541_3_reg_871_reg[7]_0\(4),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      O => add_ln1541_3_fu_501_p2(4)
    );
\add_ln1541_3_reg_871[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \add_ln1541_3_reg_871_reg[7]_0\(2),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(1),
      I3 => cmp148_i_reg_813_pp0_iter1_reg,
      I4 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      O => \add_ln1541_3_reg_871[4]_i_2_n_5\
    );
\add_ln1541_3_reg_871[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      I1 => \add_ln1541_3_reg_871_reg[7]_0\(4),
      I2 => \add_ln1541_3_reg_871[5]_i_2_n_5\,
      I3 => \add_ln1541_3_reg_871_reg[7]_0\(5),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      O => add_ln1541_3_fu_501_p2(5)
    );
\add_ln1541_3_reg_871[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFFFFFF5FFF"
    )
        port map (
      I0 => zext_ln1541_6_fu_497_p1(1),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(2),
      I3 => \add_ln1541_3_reg_871_reg[7]_0\(3),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      O => \add_ln1541_3_reg_871[5]_i_2_n_5\
    );
\add_ln1541_3_reg_871[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAF504444AF50"
    )
        port map (
      I0 => \add_ln1541_3_reg_871[6]_i_2_n_5\,
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(5),
      I3 => \add_ln1541_3_reg_871_reg[7]_0\(6),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      O => add_ln1541_3_fu_501_p2(6)
    );
\add_ln1541_3_reg_871[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      I1 => \add_ln1541_3_reg_871_reg[7]_0\(3),
      I2 => \add_ln1541_3_reg_871[4]_i_2_n_5\,
      I3 => \add_ln1541_3_reg_871_reg[7]_0\(4),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      O => \add_ln1541_3_reg_871[6]_i_2_n_5\
    );
\add_ln1541_3_reg_871[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln1541_3_reg_871[8]_i_2_n_5\,
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(6),
      I3 => \add_ln1541_3_reg_871_reg[7]_0\(7),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      O => add_ln1541_3_fu_501_p2(7)
    );
\add_ln1541_3_reg_871[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \add_ln1541_3_reg_871_reg[7]_0\(7),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      I2 => \add_ln1541_3_reg_871[8]_i_2_n_5\,
      I3 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => \add_ln1541_3_reg_871_reg[7]_0\(6),
      O => add_ln1541_3_fu_501_p2(8)
    );
\add_ln1541_3_reg_871[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => \add_ln1541_3_reg_871_reg[7]_0\(5),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      I2 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      I3 => cmp148_i_reg_813_pp0_iter1_reg,
      I4 => \add_ln1541_3_reg_871_reg[7]_0\(4),
      I5 => \add_ln1541_3_reg_871[5]_i_2_n_5\,
      O => \add_ln1541_3_reg_871[8]_i_2_n_5\
    );
\add_ln1541_3_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => \zext_ln1541_6_fu_497_p1__0\(0),
      Q => add_ln1541_3_reg_871(0),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(1),
      Q => add_ln1541_3_reg_871(1),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(2),
      Q => add_ln1541_3_reg_871(2),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(3),
      Q => add_ln1541_3_reg_871(3),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(4),
      Q => add_ln1541_3_reg_871(4),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(5),
      Q => add_ln1541_3_reg_871(5),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(6),
      Q => add_ln1541_3_reg_871(6),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(7),
      Q => add_ln1541_3_reg_871(7),
      R => '0'
    );
\add_ln1541_3_reg_871_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_3_fu_501_p2(8),
      Q => add_ln1541_3_reg_871(8),
      R => '0'
    );
\add_ln1541_reg_866[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(0),
      O => \zext_ln1541_2_fu_487_p1__0\(0)
    );
\add_ln1541_reg_866[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \add_ln1541_reg_866_reg[7]_0\(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      O => add_ln1541_fu_491_p2(1)
    );
\add_ln1541_reg_866[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \add_ln1541_reg_866_reg[7]_0\(1),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      I2 => \add_ln1541_reg_866_reg[7]_0\(2),
      I3 => cmp148_i_reg_813_pp0_iter1_reg,
      I4 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      O => add_ln1541_fu_491_p2(2)
    );
\add_ln1541_reg_866[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => zext_ln1541_2_fu_487_p1(1),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I2 => \add_ln1541_reg_866_reg[7]_0\(2),
      I3 => \add_ln1541_reg_866_reg[7]_0\(3),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      O => add_ln1541_fu_491_p2(3)
    );
\add_ln1541_reg_866[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(1),
      O => zext_ln1541_2_fu_487_p1(1)
    );
\add_ln1541_reg_866[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      I1 => \add_ln1541_reg_866_reg[7]_0\(3),
      I2 => \add_ln1541_reg_866[4]_i_2_n_5\,
      I3 => \add_ln1541_reg_866_reg[7]_0\(4),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      O => add_ln1541_fu_491_p2(4)
    );
\add_ln1541_reg_866[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335FFF5F"
    )
        port map (
      I0 => \add_ln1541_reg_866_reg[7]_0\(2),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I2 => \add_ln1541_reg_866_reg[7]_0\(1),
      I3 => cmp148_i_reg_813_pp0_iter1_reg,
      I4 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      O => \add_ln1541_reg_866[4]_i_2_n_5\
    );
\add_ln1541_reg_866[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      I1 => \add_ln1541_reg_866_reg[7]_0\(4),
      I2 => \add_ln1541_reg_866[5]_i_2_n_5\,
      I3 => \add_ln1541_reg_866_reg[7]_0\(5),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      O => add_ln1541_fu_491_p2(5)
    );
\add_ln1541_reg_866[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FFFFFFF5FFF"
    )
        port map (
      I0 => zext_ln1541_2_fu_487_p1(1),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I2 => \add_ln1541_reg_866_reg[7]_0\(2),
      I3 => \add_ln1541_reg_866_reg[7]_0\(3),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      O => \add_ln1541_reg_866[5]_i_2_n_5\
    );
\add_ln1541_reg_866[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAF504444AF50"
    )
        port map (
      I0 => \add_ln1541_reg_866[6]_i_2_n_5\,
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      I2 => \add_ln1541_reg_866_reg[7]_0\(5),
      I3 => \add_ln1541_reg_866_reg[7]_0\(6),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      O => add_ln1541_fu_491_p2(6)
    );
\add_ln1541_reg_866[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      I1 => \add_ln1541_reg_866_reg[7]_0\(3),
      I2 => \add_ln1541_reg_866[4]_i_2_n_5\,
      I3 => \add_ln1541_reg_866_reg[7]_0\(4),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      O => \add_ln1541_reg_866[6]_i_2_n_5\
    );
\add_ln1541_reg_866[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77775FA088885FA0"
    )
        port map (
      I0 => \add_ln1541_reg_866[8]_i_2_n_5\,
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      I2 => \add_ln1541_reg_866_reg[7]_0\(6),
      I3 => \add_ln1541_reg_866_reg[7]_0\(7),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      O => add_ln1541_fu_491_p2(7)
    );
\add_ln1541_reg_866[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000A0A0C0000000"
    )
        port map (
      I0 => \add_ln1541_reg_866_reg[7]_0\(7),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      I2 => \add_ln1541_reg_866[8]_i_2_n_5\,
      I3 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      I4 => cmp148_i_reg_813_pp0_iter1_reg,
      I5 => \add_ln1541_reg_866_reg[7]_0\(6),
      O => add_ln1541_fu_491_p2(8)
    );
\add_ln1541_reg_866[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0AAC000"
    )
        port map (
      I0 => \add_ln1541_reg_866_reg[7]_0\(5),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      I2 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      I3 => cmp148_i_reg_813_pp0_iter1_reg,
      I4 => \add_ln1541_reg_866_reg[7]_0\(4),
      I5 => \add_ln1541_reg_866[5]_i_2_n_5\,
      O => \add_ln1541_reg_866[8]_i_2_n_5\
    );
\add_ln1541_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => \zext_ln1541_2_fu_487_p1__0\(0),
      Q => add_ln1541_reg_866(0),
      R => '0'
    );
\add_ln1541_reg_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(1),
      Q => add_ln1541_reg_866(1),
      R => '0'
    );
\add_ln1541_reg_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(2),
      Q => add_ln1541_reg_866(2),
      R => '0'
    );
\add_ln1541_reg_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(3),
      Q => add_ln1541_reg_866(3),
      R => '0'
    );
\add_ln1541_reg_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(4),
      Q => add_ln1541_reg_866(4),
      R => '0'
    );
\add_ln1541_reg_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(5),
      Q => add_ln1541_reg_866(5),
      R => '0'
    );
\add_ln1541_reg_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(6),
      Q => add_ln1541_reg_866(6),
      R => '0'
    );
\add_ln1541_reg_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(7),
      Q => add_ln1541_reg_866(7),
      R => '0'
    );
\add_ln1541_reg_866_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => add_ln1541_fu_491_p2(8),
      Q => add_ln1541_reg_866(8),
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln724_reg_799_pp0_iter1_reg,
      I3 => ap_block_pp0_stage0_01001,
      I4 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
\ap_enable_reg_pp0_iter4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter4,
      O => \ap_enable_reg_pp0_iter4_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter4_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\cmp148_i_reg_813_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp148_i_reg_813_reg_n_5_[0]\,
      Q => cmp148_i_reg_813_pp0_iter1_reg,
      R => '0'
    );
\cmp148_i_reg_813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \cmp148_i_reg_813_reg_n_5_[0]\,
      R => '0'
    );
\conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => not_read15_reg_445,
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => ap_block_pp0_stage0_01001,
      O => \conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1_n_5\
    );
\conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \conv2772_cast_cast_i_cast_cast_cast_cast_reg_794[1]_i_1_n_5\,
      Q => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      R => '0'
    );
\filt_res1_3_reg_886[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_846(2),
      I1 => zext_ln1541_5_fu_652_p1(2),
      I2 => add_ln1541_3_reg_871(2),
      O => \filt_res1_3_reg_886[1]_i_2_n_5\
    );
\filt_res1_3_reg_886[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln1541_3_reg_871(2),
      I1 => lhs_V_reg_846(2),
      I2 => zext_ln1541_5_fu_652_p1(2),
      O => \filt_res1_3_reg_886[1]_i_3_n_5\
    );
\filt_res1_3_reg_886[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_846(3),
      I1 => zext_ln1541_5_fu_652_p1(3),
      I2 => add_ln1541_3_reg_871(3),
      I3 => \filt_res1_3_reg_886[1]_i_2_n_5\,
      O => \filt_res1_3_reg_886[1]_i_4_n_5\
    );
\filt_res1_3_reg_886[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => lhs_V_reg_846(2),
      I1 => zext_ln1541_5_fu_652_p1(2),
      I2 => add_ln1541_3_reg_871(2),
      I3 => zext_ln1541_5_fu_652_p1(1),
      I4 => lhs_V_reg_846(1),
      O => \filt_res1_3_reg_886[1]_i_5_n_5\
    );
\filt_res1_3_reg_886[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => lhs_V_reg_846(1),
      I1 => zext_ln1541_5_fu_652_p1(1),
      I2 => add_ln1541_3_reg_871(1),
      O => \filt_res1_3_reg_886[1]_i_6_n_5\
    );
\filt_res1_3_reg_886[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1541_3_reg_871(0),
      I1 => lhs_V_reg_846(0),
      O => \filt_res1_3_reg_886[1]_i_7_n_5\
    );
\filt_res1_3_reg_886[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_846(6),
      I1 => zext_ln1541_5_fu_652_p1(6),
      I2 => add_ln1541_3_reg_871(6),
      O => \filt_res1_3_reg_886[5]_i_2_n_5\
    );
\filt_res1_3_reg_886[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_846(5),
      I1 => zext_ln1541_5_fu_652_p1(5),
      I2 => add_ln1541_3_reg_871(5),
      O => \filt_res1_3_reg_886[5]_i_3_n_5\
    );
\filt_res1_3_reg_886[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_846(4),
      I1 => zext_ln1541_5_fu_652_p1(4),
      I2 => add_ln1541_3_reg_871(4),
      O => \filt_res1_3_reg_886[5]_i_4_n_5\
    );
\filt_res1_3_reg_886[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_846(3),
      I1 => zext_ln1541_5_fu_652_p1(3),
      I2 => add_ln1541_3_reg_871(3),
      O => \filt_res1_3_reg_886[5]_i_5_n_5\
    );
\filt_res1_3_reg_886[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \filt_res1_3_reg_886[5]_i_2_n_5\,
      I1 => zext_ln1541_5_fu_652_p1(7),
      I2 => lhs_V_reg_846(7),
      I3 => add_ln1541_3_reg_871(7),
      O => \filt_res1_3_reg_886[5]_i_6_n_5\
    );
\filt_res1_3_reg_886[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_846(6),
      I1 => zext_ln1541_5_fu_652_p1(6),
      I2 => add_ln1541_3_reg_871(6),
      I3 => \filt_res1_3_reg_886[5]_i_3_n_5\,
      O => \filt_res1_3_reg_886[5]_i_7_n_5\
    );
\filt_res1_3_reg_886[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_846(5),
      I1 => zext_ln1541_5_fu_652_p1(5),
      I2 => add_ln1541_3_reg_871(5),
      I3 => \filt_res1_3_reg_886[5]_i_4_n_5\,
      O => \filt_res1_3_reg_886[5]_i_8_n_5\
    );
\filt_res1_3_reg_886[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_V_reg_846(4),
      I1 => zext_ln1541_5_fu_652_p1(4),
      I2 => add_ln1541_3_reg_871(4),
      I3 => \filt_res1_3_reg_886[5]_i_5_n_5\,
      O => \filt_res1_3_reg_886[5]_i_9_n_5\
    );
\filt_res1_3_reg_886[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_V_reg_846(7),
      I1 => zext_ln1541_5_fu_652_p1(7),
      I2 => add_ln1541_3_reg_871(7),
      O => \filt_res1_3_reg_886[7]_i_2_n_5\
    );
\filt_res1_3_reg_886[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln1541_5_fu_652_p1(8),
      I1 => add_ln1541_3_reg_871(8),
      O => \filt_res1_3_reg_886[7]_i_3_n_5\
    );
\filt_res1_3_reg_886[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln1541_3_reg_871(7),
      I1 => zext_ln1541_5_fu_652_p1(7),
      I2 => lhs_V_reg_846(7),
      I3 => zext_ln1541_5_fu_652_p1(8),
      I4 => add_ln1541_3_reg_871(8),
      O => \filt_res1_3_reg_886[7]_i_4_n_5\
    );
\filt_res1_3_reg_886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(2),
      Q => filt_res1_3_reg_886(0),
      R => '0'
    );
\filt_res1_3_reg_886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(3),
      Q => filt_res1_3_reg_886(1),
      R => '0'
    );
\filt_res1_3_reg_886_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \filt_res1_3_reg_886_reg[1]_i_1_n_5\,
      CO(2) => \filt_res1_3_reg_886_reg[1]_i_1_n_6\,
      CO(1) => \filt_res1_3_reg_886_reg[1]_i_1_n_7\,
      CO(0) => \filt_res1_3_reg_886_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \filt_res1_3_reg_886[1]_i_2_n_5\,
      DI(2) => \filt_res1_3_reg_886[1]_i_3_n_5\,
      DI(1 downto 0) => add_ln1541_3_reg_871(1 downto 0),
      O(3 downto 2) => add_ln1541_4_fu_665_p2(3 downto 2),
      O(1 downto 0) => \NLW_filt_res1_3_reg_886_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \filt_res1_3_reg_886[1]_i_4_n_5\,
      S(2) => \filt_res1_3_reg_886[1]_i_5_n_5\,
      S(1) => \filt_res1_3_reg_886[1]_i_6_n_5\,
      S(0) => \filt_res1_3_reg_886[1]_i_7_n_5\
    );
\filt_res1_3_reg_886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(4),
      Q => filt_res1_3_reg_886(2),
      R => '0'
    );
\filt_res1_3_reg_886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(5),
      Q => filt_res1_3_reg_886(3),
      R => '0'
    );
\filt_res1_3_reg_886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(6),
      Q => filt_res1_3_reg_886(4),
      R => '0'
    );
\filt_res1_3_reg_886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(7),
      Q => filt_res1_3_reg_886(5),
      R => '0'
    );
\filt_res1_3_reg_886_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \filt_res1_3_reg_886_reg[1]_i_1_n_5\,
      CO(3) => \filt_res1_3_reg_886_reg[5]_i_1_n_5\,
      CO(2) => \filt_res1_3_reg_886_reg[5]_i_1_n_6\,
      CO(1) => \filt_res1_3_reg_886_reg[5]_i_1_n_7\,
      CO(0) => \filt_res1_3_reg_886_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \filt_res1_3_reg_886[5]_i_2_n_5\,
      DI(2) => \filt_res1_3_reg_886[5]_i_3_n_5\,
      DI(1) => \filt_res1_3_reg_886[5]_i_4_n_5\,
      DI(0) => \filt_res1_3_reg_886[5]_i_5_n_5\,
      O(3 downto 0) => add_ln1541_4_fu_665_p2(7 downto 4),
      S(3) => \filt_res1_3_reg_886[5]_i_6_n_5\,
      S(2) => \filt_res1_3_reg_886[5]_i_7_n_5\,
      S(1) => \filt_res1_3_reg_886[5]_i_8_n_5\,
      S(0) => \filt_res1_3_reg_886[5]_i_9_n_5\
    );
\filt_res1_3_reg_886_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(8),
      Q => filt_res1_3_reg_886(6),
      R => '0'
    );
\filt_res1_3_reg_886_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_4_fu_665_p2(9),
      Q => filt_res1_3_reg_886(7),
      R => '0'
    );
\filt_res1_3_reg_886_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \filt_res1_3_reg_886_reg[5]_i_1_n_5\,
      CO(3 downto 1) => \NLW_filt_res1_3_reg_886_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \filt_res1_3_reg_886_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \filt_res1_3_reg_886[7]_i_2_n_5\,
      O(3 downto 2) => \NLW_filt_res1_3_reg_886_reg[7]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln1541_4_fu_665_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \filt_res1_3_reg_886[7]_i_3_n_5\,
      S(0) => \filt_res1_3_reg_886[7]_i_4_n_5\
    );
\filt_res1_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(0),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(0),
      O => \filt_res1_fu_76_reg[7]\(0)
    );
\filt_res1_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(1),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(1),
      O => \filt_res1_fu_76_reg[7]\(1)
    );
\filt_res1_fu_76[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(2),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(2),
      O => \filt_res1_fu_76_reg[7]\(2)
    );
\filt_res1_fu_76[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(3),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(3),
      O => \filt_res1_fu_76_reg[7]\(3)
    );
\filt_res1_fu_76[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(4),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(4),
      O => \filt_res1_fu_76_reg[7]\(4)
    );
\filt_res1_fu_76[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(5),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(5),
      O => \filt_res1_fu_76_reg[7]\(5)
    );
\filt_res1_fu_76[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(6),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(6),
      O => \filt_res1_fu_76_reg[7]\(6)
    );
\filt_res1_fu_76[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter4,
      O => E(0)
    );
\filt_res1_fu_76[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \filt_res1_fu_76_reg[7]_0\(7),
      I1 => odd_col_reg_803_pp0_iter3_reg,
      I2 => filt_res1_3_reg_886(7),
      O => \filt_res1_fu_76_reg[7]\(7)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_41
     port map (
      CO(0) => icmp_ln724_fu_295_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      DI(1) => ap_sig_allocacmp_x_3(9),
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      E(0) => pixbuf_y_val_V_10_fu_146_0,
      \HwReg_width_read_reg_429_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_82,
      \HwReg_width_read_reg_429_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_83,
      \HwReg_width_read_reg_429_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_84,
      \HwReg_width_read_reg_429_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_85,
      \HwReg_width_read_reg_429_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      \HwReg_width_read_reg_429_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      \HwReg_width_read_reg_429_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      \HwReg_width_read_reg_429_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_81,
      Q(2 downto 0) => Q(2 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_54,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_55,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_56,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_57,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_5,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\(0) => CO(0),
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \SRL_SIG_reg[15][0]_srl16_i_7__0_n_5\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0(0) => pixbuf_y_val_V_5_fu_142,
      ap_loop_init_int_reg_1(3) => flow_control_loop_pipe_sequential_init_U_n_68,
      ap_loop_init_int_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_69,
      ap_loop_init_int_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_70,
      ap_loop_init_int_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_71,
      ap_loop_init_int_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_74,
      ap_loop_init_int_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_75,
      ap_loop_init_int_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_76,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_77,
      ap_rst_n => ap_rst_n,
      cmp148_i_reg_8130 => cmp148_i_reg_8130,
      \cmp148_i_reg_813_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \cmp148_i_reg_813_reg[0]_0\ => \cmp148_i_reg_813_reg_n_5_[0]\,
      \cmp148_i_reg_813_reg[0]_1\(11) => \x_fu_138_reg_n_5_[11]\,
      \cmp148_i_reg_813_reg[0]_1\(10) => \x_fu_138_reg_n_5_[10]\,
      \cmp148_i_reg_813_reg[0]_1\(9) => \x_fu_138_reg_n_5_[9]\,
      \cmp148_i_reg_813_reg[0]_1\(8) => \x_fu_138_reg_n_5_[8]\,
      \cmp148_i_reg_813_reg[0]_1\(7) => \x_fu_138_reg_n_5_[7]\,
      \cmp148_i_reg_813_reg[0]_1\(6) => \x_fu_138_reg_n_5_[6]\,
      \cmp148_i_reg_813_reg[0]_1\(5) => \x_fu_138_reg_n_5_[5]\,
      \cmp148_i_reg_813_reg[0]_1\(4) => \x_fu_138_reg_n_5_[4]\,
      \cmp148_i_reg_813_reg[0]_1\(3) => \x_fu_138_reg_n_5_[3]\,
      \cmp148_i_reg_813_reg[0]_1\(2) => \x_fu_138_reg_n_5_[2]\,
      \cmp148_i_reg_813_reg[0]_1\(1) => \x_fu_138_reg_n_5_[1]\,
      \cmp148_i_reg_813_reg[0]_1\(0) => \x_fu_138_reg_n_5_[0]\,
      cmp361011_i_reg_450 => cmp361011_i_reg_450,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(0) => x_fu_138,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_86,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_87,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_88,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_89,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1 => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg,
      icmp_ln724_reg_799_pp0_iter1_reg => icmp_ln724_reg_799_pp0_iter1_reg,
      \icmp_ln724_reg_799_reg[0]\(11 downto 0) => \icmp_ln724_reg_799_reg[0]_0\(11 downto 0),
      \icmp_ln732_fu_317_p2_carry__0\(10 downto 0) => \icmp_ln732_fu_317_p2_carry__0_0\(10 downto 0),
      icmp_ln732_reg_809 => icmp_ln732_reg_809,
      \icmp_ln732_reg_809_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_108,
      \icmp_ln732_reg_809_reg[0]_0\(0) => icmp_ln732_fu_317_p2,
      \odd_col_reg_803_reg[0]\ => \odd_col_reg_803_reg[0]_0\,
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      \pixbuf_y_val_V_10_fu_146_reg[0]\ => \icmp_ln724_reg_799_reg_n_5_[0]\,
      \pixbuf_y_val_V_10_fu_146_reg[7]\(7 downto 0) => \pixbuf_y_val_V_10_fu_146_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_14,
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_15,
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_16,
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_17,
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      \pixbuf_y_val_V_2_load_reg_462_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_22,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_23,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_24,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_25,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_26,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_27,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_28,
      \pixbuf_y_val_V_3_load_reg_467_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_29,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_30,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_31,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_32,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_33,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      \pixbuf_y_val_V_4_load_reg_472_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      \pixbuf_y_val_V_5_fu_142_reg[7]\(7 downto 0) => pixbuf_y_val_V_10_fu_146(7 downto 0),
      \pixbuf_y_val_V_7_fu_150_reg[7]\(7 downto 0) => \pixbuf_y_val_V_7_fu_150_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_7_fu_150_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_8_fu_154(7 downto 0),
      \pixbuf_y_val_V_8_fu_154_reg[7]\(7 downto 0) => \pixbuf_y_val_V_8_fu_154_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_8_fu_154_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_9_fu_158(7 downto 0),
      \pixbuf_y_val_V_9_fu_158_reg[7]\(7 downto 0) => \pixbuf_y_val_V_9_fu_158_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_9_fu_158_reg[7]_0\(7 downto 0) => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(7 downto 0),
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      \x_fu_138_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_66,
      \x_fu_138_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_67,
      \x_fu_138_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_72,
      \x_fu_138_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_73,
      \x_fu_138_reg[11]_0\(11 downto 0) => x_4_fu_301_p2(11 downto 0),
      \x_fu_138_reg[3]\(3) => ap_sig_allocacmp_x_3(3),
      \x_fu_138_reg[3]\(2) => flow_control_loop_pipe_sequential_init_U_n_63,
      \x_fu_138_reg[3]\(1) => flow_control_loop_pipe_sequential_init_U_n_64,
      \x_fu_138_reg[3]\(0) => flow_control_loop_pipe_sequential_init_U_n_65,
      \x_fu_138_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      \x_fu_138_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      \x_fu_138_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      \x_fu_138_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_106
    );
icmp_ln724_fu_295_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln724_fu_295_p2,
      CO(2) => icmp_ln724_fu_295_p2_carry_n_6,
      CO(1) => icmp_ln724_fu_295_p2_carry_n_7,
      CO(0) => icmp_ln724_fu_295_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln724_fu_295_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_54,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_55,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_56,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_57
    );
\icmp_ln724_reg_799_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln724_reg_799_reg_n_5_[0]\,
      Q => icmp_ln724_reg_799_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln724_reg_799_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_reg_799_pp0_iter1_reg,
      Q => icmp_ln724_reg_799_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln724_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_fu_295_p2,
      Q => \icmp_ln724_reg_799_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln732_fu_317_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln732_fu_317_p2_carry_n_5,
      CO(2) => icmp_ln732_fu_317_p2_carry_n_6,
      CO(1) => icmp_ln732_fu_317_p2_carry_n_7,
      CO(0) => icmp_ln732_fu_317_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_81,
      O(3 downto 0) => NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_82,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_83,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_84,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_85
    );
\icmp_ln732_fu_317_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln732_fu_317_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln732_fu_317_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln732_fu_317_p2,
      CO(0) => \icmp_ln732_fu_317_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_66,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_67,
      O(3 downto 0) => \NLW_icmp_ln732_fu_317_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => flow_control_loop_pipe_sequential_init_U_n_72,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_73
    );
\icmp_ln732_reg_809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => icmp_ln732_reg_809,
      R => '0'
    );
\lhs_V_reg_846[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(0),
      O => lhs_V_fu_459_p3(0)
    );
\lhs_V_reg_846[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(1),
      O => lhs_V_fu_459_p3(1)
    );
\lhs_V_reg_846[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(2),
      O => lhs_V_fu_459_p3(2)
    );
\lhs_V_reg_846[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(3),
      O => lhs_V_fu_459_p3(3)
    );
\lhs_V_reg_846[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(4),
      O => lhs_V_fu_459_p3(4)
    );
\lhs_V_reg_846[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(5),
      O => lhs_V_fu_459_p3(5)
    );
\lhs_V_reg_846[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(6),
      O => lhs_V_fu_459_p3(6)
    );
\lhs_V_reg_846[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_V_reg_846_reg[7]_0\(7),
      O => lhs_V_fu_459_p3(7)
    );
\lhs_V_reg_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(0),
      Q => lhs_V_reg_846(0),
      R => '0'
    );
\lhs_V_reg_846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(1),
      Q => lhs_V_reg_846(1),
      R => '0'
    );
\lhs_V_reg_846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(2),
      Q => lhs_V_reg_846(2),
      R => '0'
    );
\lhs_V_reg_846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(3),
      Q => lhs_V_reg_846(3),
      R => '0'
    );
\lhs_V_reg_846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(4),
      Q => lhs_V_reg_846(4),
      R => '0'
    );
\lhs_V_reg_846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(5),
      Q => lhs_V_reg_846(5),
      R => '0'
    );
\lhs_V_reg_846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(6),
      Q => lhs_V_reg_846(6),
      R => '0'
    );
\lhs_V_reg_846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_V_fu_459_p3(7),
      Q => lhs_V_reg_846(7),
      R => '0'
    );
\lhs_reg_856[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(0),
      O => lhs_fu_473_p3(0)
    );
\lhs_reg_856[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(1),
      O => lhs_fu_473_p3(1)
    );
\lhs_reg_856[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(2),
      O => lhs_fu_473_p3(2)
    );
\lhs_reg_856[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(3),
      O => lhs_fu_473_p3(3)
    );
\lhs_reg_856[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(4),
      O => lhs_fu_473_p3(4)
    );
\lhs_reg_856[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(5),
      O => lhs_fu_473_p3(5)
    );
\lhs_reg_856[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(6),
      O => lhs_fu_473_p3(6)
    );
\lhs_reg_856[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => icmp_ln724_reg_799_pp0_iter1_reg,
      I1 => odd_col_reg_803_pp0_iter1_reg,
      I2 => ap_block_pp0_stage0_01001,
      O => add_ln1541_3_reg_8710
    );
\lhs_reg_856[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \lhs_reg_856_reg[7]_0\(7),
      O => lhs_fu_473_p3(7)
    );
\lhs_reg_856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(0),
      Q => lhs_reg_856(0),
      R => '0'
    );
\lhs_reg_856_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(1),
      Q => lhs_reg_856(1),
      R => '0'
    );
\lhs_reg_856_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(2),
      Q => lhs_reg_856(2),
      R => '0'
    );
\lhs_reg_856_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(3),
      Q => lhs_reg_856(3),
      R => '0'
    );
\lhs_reg_856_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(4),
      Q => lhs_reg_856(4),
      R => '0'
    );
\lhs_reg_856_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(5),
      Q => lhs_reg_856(5),
      R => '0'
    );
\lhs_reg_856_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(6),
      Q => lhs_reg_856(6),
      R => '0'
    );
\lhs_reg_856_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln1541_3_reg_8710,
      D => lhs_fu_473_p3(7),
      Q => lhs_reg_856(7),
      R => '0'
    );
\mOutPtr[4]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \SRL_SIG_reg[15][0]_srl16_i_7__0_n_5\,
      I1 => Q(2),
      I2 => ap_block_pp0_stage0_01001,
      I3 => stream_out_hresampled_full_n,
      O => \ap_CS_fsm_reg[4]_2\
    );
\odd_col_reg_803_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_803,
      Q => odd_col_reg_803_pp0_iter1_reg,
      R => '0'
    );
\odd_col_reg_803_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_803_pp0_iter1_reg,
      Q => odd_col_reg_803_pp0_iter2_reg,
      R => '0'
    );
\odd_col_reg_803_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_803_pp0_iter2_reg,
      Q => odd_col_reg_803_pp0_iter3_reg,
      R => '0'
    );
\odd_col_reg_803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp148_i_reg_8130,
      D => out_x_fu_307_p2_carry_n_12,
      Q => odd_col_reg_803,
      R => '0'
    );
out_x_fu_307_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_x_fu_307_p2_carry_n_5,
      CO(2) => out_x_fu_307_p2_carry_n_6,
      CO(1) => out_x_fu_307_p2_carry_n_7,
      CO(0) => out_x_fu_307_p2_carry_n_8,
      CYINIT => '1',
      DI(3) => ap_sig_allocacmp_x_3(3),
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_63,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_64,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_65,
      O(3 downto 1) => NLW_out_x_fu_307_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => out_x_fu_307_p2_carry_n_12,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_86,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_87,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_88,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_89
    );
\out_x_fu_307_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_x_fu_307_p2_carry_n_5,
      CO(3) => \out_x_fu_307_p2_carry__0_n_5\,
      CO(2) => \out_x_fu_307_p2_carry__0_n_6\,
      CO(1) => \out_x_fu_307_p2_carry__0_n_7\,
      CO(0) => \out_x_fu_307_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_106,
      O(3 downto 0) => \NLW_out_x_fu_307_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_74,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_75,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_76,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_77
    );
\out_x_fu_307_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_307_p2_carry__0_n_5\,
      CO(3) => \out_x_fu_307_p2_carry__1_n_5\,
      CO(2) => \out_x_fu_307_p2_carry__1_n_6\,
      CO(1) => \out_x_fu_307_p2_carry__1_n_7\,
      CO(0) => \out_x_fu_307_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      DI(1) => ap_sig_allocacmp_x_3(9),
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      O(3 downto 0) => \NLW_out_x_fu_307_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_68,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_69,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_70,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_71
    );
\out_x_fu_307_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_307_p2_carry__1_n_5\,
      CO(3 downto 0) => \NLW_out_x_fu_307_p2_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_x_fu_307_p2_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_x_fu_307_p2_carry__2_n_12\,
      S(3 downto 0) => B"0001"
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => icmp_ln724_reg_799_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_block_pp0_stage0_01001,
      I3 => Q(2),
      O => \icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0\(0)
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln732_reg_809,
      I4 => \icmp_ln724_reg_799_reg_n_5_[0]\,
      O => \ap_CS_fsm_reg[4]_1\
    );
\p_lcssa10661084_i_fu_108[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(0),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(0)
    );
\p_lcssa10661084_i_fu_108[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(1),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(1)
    );
\p_lcssa10661084_i_fu_108[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(2),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(2)
    );
\p_lcssa10661084_i_fu_108[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(3),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(3)
    );
\p_lcssa10661084_i_fu_108[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(4),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(4)
    );
\p_lcssa10661084_i_fu_108[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(5),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(5)
    );
\p_lcssa10661084_i_fu_108[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(6),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(6)
    );
\p_lcssa10661084_i_fu_108[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_V_reg_851_reg[7]_0\(7),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10691093_i_fu_116_reg[7]\(7)
    );
\p_lcssa10681090_i_fu_112[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \add_ln1541_reg_866_reg[7]_0\(0),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(0)
    );
\p_lcssa10681090_i_fu_112[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(1),
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(1)
    );
\p_lcssa10681090_i_fu_112[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(2),
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(2)
    );
\p_lcssa10681090_i_fu_112[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(3),
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(3)
    );
\p_lcssa10681090_i_fu_112[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(4),
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(4)
    );
\p_lcssa10681090_i_fu_112[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(5),
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(5)
    );
\p_lcssa10681090_i_fu_112[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(6),
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(6)
    );
\p_lcssa10681090_i_fu_112[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_reg_866_reg[7]_0\(7),
      O => \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(7)
    );
\p_lcssa10691093_i_fu_116[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \add_ln1541_3_reg_871_reg[7]_0\(0),
      I1 => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(0)
    );
\p_lcssa10691093_i_fu_116[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(1),
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(1)
    );
\p_lcssa10691093_i_fu_116[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(2),
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(2)
    );
\p_lcssa10691093_i_fu_116[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(3),
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(3)
    );
\p_lcssa10691093_i_fu_116[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(4),
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(4)
    );
\p_lcssa10691093_i_fu_116[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(5),
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(5)
    );
\p_lcssa10691093_i_fu_116[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(6),
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(6)
    );
\p_lcssa10691093_i_fu_116[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \add_ln1541_3_reg_871_reg[7]_0\(7),
      O => \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(7)
    );
\p_lcssa1078_i_fu_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(0),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(0)
    );
\p_lcssa1078_i_fu_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(1),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(1)
    );
\p_lcssa1078_i_fu_104[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(2),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(2)
    );
\p_lcssa1078_i_fu_104[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(3),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(3)
    );
\p_lcssa1078_i_fu_104[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(4),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(4)
    );
\p_lcssa1078_i_fu_104[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(5),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(5)
    );
\p_lcssa1078_i_fu_104[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(6),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(6)
    );
\p_lcssa1078_i_fu_104[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \rhs_reg_861_reg[7]_0\(7),
      I1 => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      I2 => cmp148_i_reg_813_pp0_iter1_reg,
      O => \p_lcssa10681090_i_fu_112_reg[7]\(7)
    );
\pixbuf_y_val_V_10_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => pixbuf_y_val_V_10_fu_146(0),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => pixbuf_y_val_V_10_fu_146(1),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => pixbuf_y_val_V_10_fu_146(2),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => pixbuf_y_val_V_10_fu_146(3),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => pixbuf_y_val_V_10_fu_146(4),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => pixbuf_y_val_V_10_fu_146(5),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => pixbuf_y_val_V_10_fu_146(6),
      R => '0'
    );
\pixbuf_y_val_V_10_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_10_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => pixbuf_y_val_V_10_fu_146(7),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(0),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(1),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(2),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(3),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(4),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(5),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(6),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_11_reg_827_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_7_fu_150(7),
      Q => \pixbuf_y_val_V_11_reg_827_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(0),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(1),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(2),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(3),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(4),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(5),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(6),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_12_reg_834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_8_fu_154(7),
      Q => \pixbuf_y_val_V_12_reg_834_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_01001,
      O => pixbuf_y_val_V_11_reg_8270
    );
\pixbuf_y_val_V_13_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(0),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(1),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(2),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(3),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(4),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(5),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(6),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_13_reg_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_11_reg_8270,
      D => pixbuf_y_val_V_9_fu_158(7),
      Q => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm_reg[4]\(0)
    );
\pixbuf_y_val_V_4_fu_144[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => Q(2),
      I2 => icmp_ln724_reg_799_pp0_iter2_reg,
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\pixbuf_y_val_V_5_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^pixbuf_y_val_v_5_fu_142_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => pixbuf_y_val_V_7_fu_150(0),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => pixbuf_y_val_V_7_fu_150(1),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => pixbuf_y_val_V_7_fu_150(2),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => pixbuf_y_val_V_7_fu_150(3),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => pixbuf_y_val_V_7_fu_150(4),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => pixbuf_y_val_V_7_fu_150(5),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => pixbuf_y_val_V_7_fu_150(6),
      R => '0'
    );
\pixbuf_y_val_V_7_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => pixbuf_y_val_V_7_fu_150(7),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => pixbuf_y_val_V_8_fu_154(0),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => pixbuf_y_val_V_8_fu_154(1),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => pixbuf_y_val_V_8_fu_154(2),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => pixbuf_y_val_V_8_fu_154(3),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => pixbuf_y_val_V_8_fu_154(4),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => pixbuf_y_val_V_8_fu_154(5),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => pixbuf_y_val_V_8_fu_154(6),
      R => '0'
    );
\pixbuf_y_val_V_8_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => pixbuf_y_val_V_8_fu_154(7),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => pixbuf_y_val_V_9_fu_158(0),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => pixbuf_y_val_V_9_fu_158(1),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => pixbuf_y_val_V_9_fu_158(2),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => pixbuf_y_val_V_9_fu_158(3),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => pixbuf_y_val_V_9_fu_158(4),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => pixbuf_y_val_V_9_fu_158(5),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => pixbuf_y_val_V_9_fu_158(6),
      R => '0'
    );
\pixbuf_y_val_V_9_fu_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_5_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => pixbuf_y_val_V_9_fu_158(7),
      R => '0'
    );
\rhs_V_reg_851[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(0),
      O => rhs_V_fu_466_p3(0)
    );
\rhs_V_reg_851[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(1),
      O => rhs_V_fu_466_p3(1)
    );
\rhs_V_reg_851[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(2),
      O => rhs_V_fu_466_p3(2)
    );
\rhs_V_reg_851[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(3),
      O => rhs_V_fu_466_p3(3)
    );
\rhs_V_reg_851[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(4),
      O => rhs_V_fu_466_p3(4)
    );
\rhs_V_reg_851[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(5),
      O => rhs_V_fu_466_p3(5)
    );
\rhs_V_reg_851[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(6),
      O => rhs_V_fu_466_p3(6)
    );
\rhs_V_reg_851[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_V_reg_851_reg[7]_0\(7),
      O => rhs_V_fu_466_p3(7)
    );
\rhs_V_reg_851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(0),
      Q => zext_ln1541_5_fu_652_p1(1),
      R => '0'
    );
\rhs_V_reg_851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(1),
      Q => zext_ln1541_5_fu_652_p1(2),
      R => '0'
    );
\rhs_V_reg_851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(2),
      Q => zext_ln1541_5_fu_652_p1(3),
      R => '0'
    );
\rhs_V_reg_851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(3),
      Q => zext_ln1541_5_fu_652_p1(4),
      R => '0'
    );
\rhs_V_reg_851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(4),
      Q => zext_ln1541_5_fu_652_p1(5),
      R => '0'
    );
\rhs_V_reg_851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(5),
      Q => zext_ln1541_5_fu_652_p1(6),
      R => '0'
    );
\rhs_V_reg_851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(6),
      Q => zext_ln1541_5_fu_652_p1(7),
      R => '0'
    );
\rhs_V_reg_851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_V_fu_466_p3(7),
      Q => zext_ln1541_5_fu_652_p1(8),
      R => '0'
    );
\rhs_reg_861[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(0),
      O => rhs_fu_480_p3(0)
    );
\rhs_reg_861[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(1),
      O => rhs_fu_480_p3(1)
    );
\rhs_reg_861[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(2),
      O => rhs_fu_480_p3(2)
    );
\rhs_reg_861[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(3),
      O => rhs_fu_480_p3(3)
    );
\rhs_reg_861[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(4),
      O => rhs_fu_480_p3(4)
    );
\rhs_reg_861[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(5),
      O => rhs_fu_480_p3(5)
    );
\rhs_reg_861[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(6),
      O => rhs_fu_480_p3(6)
    );
\rhs_reg_861[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln724_reg_799_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_01001,
      O => p_7_in
    );
\rhs_reg_861[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      I1 => cmp148_i_reg_813_pp0_iter1_reg,
      I2 => \rhs_reg_861_reg[7]_0\(7),
      O => rhs_fu_480_p3(7)
    );
\rhs_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(0),
      Q => zext_ln1541_1_fu_613_p1(1),
      R => '0'
    );
\rhs_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(1),
      Q => zext_ln1541_1_fu_613_p1(2),
      R => '0'
    );
\rhs_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(2),
      Q => zext_ln1541_1_fu_613_p1(3),
      R => '0'
    );
\rhs_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(3),
      Q => zext_ln1541_1_fu_613_p1(4),
      R => '0'
    );
\rhs_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(4),
      Q => zext_ln1541_1_fu_613_p1(5),
      R => '0'
    );
\rhs_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(5),
      Q => zext_ln1541_1_fu_613_p1(6),
      R => '0'
    );
\rhs_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(6),
      Q => zext_ln1541_1_fu_613_p1(7),
      R => '0'
    );
\rhs_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_7_in,
      D => rhs_fu_480_p3(7),
      Q => zext_ln1541_1_fu_613_p1(8),
      R => '0'
    );
\tmp_2_i_reg_876[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(0),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(0),
      O => tmp_2_i_fu_593_p6(0)
    );
\tmp_2_i_reg_876[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(1),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(1),
      O => tmp_2_i_fu_593_p6(1)
    );
\tmp_2_i_reg_876[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(2),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(2),
      O => tmp_2_i_fu_593_p6(2)
    );
\tmp_2_i_reg_876[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(3),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(3),
      O => tmp_2_i_fu_593_p6(3)
    );
\tmp_2_i_reg_876[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(4),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(4),
      O => tmp_2_i_fu_593_p6(4)
    );
\tmp_2_i_reg_876[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(5),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(5),
      O => tmp_2_i_fu_593_p6(5)
    );
\tmp_2_i_reg_876[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(6),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(6),
      O => tmp_2_i_fu_593_p6(6)
    );
\tmp_2_i_reg_876[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^pixbuf_y_val_v_13_reg_840_reg[7]_0\(7),
      I1 => conv2772_cast_cast_i_cast_cast_cast_cast_reg_794_reg(1),
      I2 => \tmp_2_i_reg_876_reg[7]_0\(7),
      O => tmp_2_i_fu_593_p6(7)
    );
\tmp_2_i_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(0),
      Q => tmp_2_i_reg_876(0),
      R => '0'
    );
\tmp_2_i_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(1),
      Q => tmp_2_i_reg_876(1),
      R => '0'
    );
\tmp_2_i_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(2),
      Q => tmp_2_i_reg_876(2),
      R => '0'
    );
\tmp_2_i_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(3),
      Q => tmp_2_i_reg_876(3),
      R => '0'
    );
\tmp_2_i_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(4),
      Q => tmp_2_i_reg_876(4),
      R => '0'
    );
\tmp_2_i_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(5),
      Q => tmp_2_i_reg_876(5),
      R => '0'
    );
\tmp_2_i_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(6),
      Q => tmp_2_i_reg_876(6),
      R => '0'
    );
\tmp_2_i_reg_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_2_i_fu_593_p6(7),
      Q => tmp_2_i_reg_876(7),
      R => '0'
    );
\tmp_reg_823_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      O => ap_block_pp0_stage0_subdone
    );
\tmp_reg_823_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_823,
      Q => tmp_reg_823_pp0_iter1_reg,
      R => '0'
    );
\tmp_reg_823_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_823_pp0_iter1_reg,
      Q => tmp_reg_823_pp0_iter2_reg,
      R => '0'
    );
\tmp_reg_823_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_823_pp0_iter2_reg,
      Q => tmp_reg_823_pp0_iter3_reg,
      R => '0'
    );
\tmp_reg_823_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp148_i_reg_8130,
      D => \out_x_fu_307_p2_carry__2_n_12\,
      Q => tmp_reg_823,
      R => '0'
    );
\trunc_ln1_reg_881[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_856(2),
      I1 => zext_ln1541_1_fu_613_p1(2),
      I2 => add_ln1541_reg_866(2),
      O => \trunc_ln1_reg_881[1]_i_2_n_5\
    );
\trunc_ln1_reg_881[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln1541_reg_866(2),
      I1 => lhs_reg_856(2),
      I2 => zext_ln1541_1_fu_613_p1(2),
      O => \trunc_ln1_reg_881[1]_i_3_n_5\
    );
\trunc_ln1_reg_881[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_856(3),
      I1 => zext_ln1541_1_fu_613_p1(3),
      I2 => add_ln1541_reg_866(3),
      I3 => \trunc_ln1_reg_881[1]_i_2_n_5\,
      O => \trunc_ln1_reg_881[1]_i_4_n_5\
    );
\trunc_ln1_reg_881[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => lhs_reg_856(2),
      I1 => zext_ln1541_1_fu_613_p1(2),
      I2 => add_ln1541_reg_866(2),
      I3 => zext_ln1541_1_fu_613_p1(1),
      I4 => lhs_reg_856(1),
      O => \trunc_ln1_reg_881[1]_i_5_n_5\
    );
\trunc_ln1_reg_881[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => lhs_reg_856(1),
      I1 => zext_ln1541_1_fu_613_p1(1),
      I2 => add_ln1541_reg_866(1),
      O => \trunc_ln1_reg_881[1]_i_6_n_5\
    );
\trunc_ln1_reg_881[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln1541_reg_866(0),
      I1 => lhs_reg_856(0),
      O => \trunc_ln1_reg_881[1]_i_7_n_5\
    );
\trunc_ln1_reg_881[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_856(6),
      I1 => zext_ln1541_1_fu_613_p1(6),
      I2 => add_ln1541_reg_866(6),
      O => \trunc_ln1_reg_881[5]_i_2_n_5\
    );
\trunc_ln1_reg_881[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_856(5),
      I1 => zext_ln1541_1_fu_613_p1(5),
      I2 => add_ln1541_reg_866(5),
      O => \trunc_ln1_reg_881[5]_i_3_n_5\
    );
\trunc_ln1_reg_881[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_856(4),
      I1 => zext_ln1541_1_fu_613_p1(4),
      I2 => add_ln1541_reg_866(4),
      O => \trunc_ln1_reg_881[5]_i_4_n_5\
    );
\trunc_ln1_reg_881[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_856(3),
      I1 => zext_ln1541_1_fu_613_p1(3),
      I2 => add_ln1541_reg_866(3),
      O => \trunc_ln1_reg_881[5]_i_5_n_5\
    );
\trunc_ln1_reg_881[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln1_reg_881[5]_i_2_n_5\,
      I1 => zext_ln1541_1_fu_613_p1(7),
      I2 => lhs_reg_856(7),
      I3 => add_ln1541_reg_866(7),
      O => \trunc_ln1_reg_881[5]_i_6_n_5\
    );
\trunc_ln1_reg_881[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_856(6),
      I1 => zext_ln1541_1_fu_613_p1(6),
      I2 => add_ln1541_reg_866(6),
      I3 => \trunc_ln1_reg_881[5]_i_3_n_5\,
      O => \trunc_ln1_reg_881[5]_i_7_n_5\
    );
\trunc_ln1_reg_881[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_856(5),
      I1 => zext_ln1541_1_fu_613_p1(5),
      I2 => add_ln1541_reg_866(5),
      I3 => \trunc_ln1_reg_881[5]_i_4_n_5\,
      O => \trunc_ln1_reg_881[5]_i_8_n_5\
    );
\trunc_ln1_reg_881[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => lhs_reg_856(4),
      I1 => zext_ln1541_1_fu_613_p1(4),
      I2 => add_ln1541_reg_866(4),
      I3 => \trunc_ln1_reg_881[5]_i_5_n_5\,
      O => \trunc_ln1_reg_881[5]_i_9_n_5\
    );
\trunc_ln1_reg_881[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => odd_col_reg_803_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_01001,
      O => filt_res1_3_reg_8860
    );
\trunc_ln1_reg_881[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => lhs_reg_856(7),
      I1 => zext_ln1541_1_fu_613_p1(7),
      I2 => add_ln1541_reg_866(7),
      O => \trunc_ln1_reg_881[7]_i_3_n_5\
    );
\trunc_ln1_reg_881[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => zext_ln1541_1_fu_613_p1(8),
      I1 => add_ln1541_reg_866(8),
      O => \trunc_ln1_reg_881[7]_i_4_n_5\
    );
\trunc_ln1_reg_881[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln1541_reg_866(7),
      I1 => zext_ln1541_1_fu_613_p1(7),
      I2 => lhs_reg_856(7),
      I3 => zext_ln1541_1_fu_613_p1(8),
      I4 => add_ln1541_reg_866(8),
      O => \trunc_ln1_reg_881[7]_i_5_n_5\
    );
\trunc_ln1_reg_881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(2),
      Q => trunc_ln1_reg_881(0),
      R => '0'
    );
\trunc_ln1_reg_881_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(3),
      Q => trunc_ln1_reg_881(1),
      R => '0'
    );
\trunc_ln1_reg_881_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln1_reg_881_reg[1]_i_1_n_5\,
      CO(2) => \trunc_ln1_reg_881_reg[1]_i_1_n_6\,
      CO(1) => \trunc_ln1_reg_881_reg[1]_i_1_n_7\,
      CO(0) => \trunc_ln1_reg_881_reg[1]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln1_reg_881[1]_i_2_n_5\,
      DI(2) => \trunc_ln1_reg_881[1]_i_3_n_5\,
      DI(1 downto 0) => add_ln1541_reg_866(1 downto 0),
      O(3 downto 2) => add_ln1541_1_fu_626_p2(3 downto 2),
      O(1 downto 0) => \NLW_trunc_ln1_reg_881_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \trunc_ln1_reg_881[1]_i_4_n_5\,
      S(2) => \trunc_ln1_reg_881[1]_i_5_n_5\,
      S(1) => \trunc_ln1_reg_881[1]_i_6_n_5\,
      S(0) => \trunc_ln1_reg_881[1]_i_7_n_5\
    );
\trunc_ln1_reg_881_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(4),
      Q => trunc_ln1_reg_881(2),
      R => '0'
    );
\trunc_ln1_reg_881_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(5),
      Q => trunc_ln1_reg_881(3),
      R => '0'
    );
\trunc_ln1_reg_881_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(6),
      Q => trunc_ln1_reg_881(4),
      R => '0'
    );
\trunc_ln1_reg_881_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(7),
      Q => trunc_ln1_reg_881(5),
      R => '0'
    );
\trunc_ln1_reg_881_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_881_reg[1]_i_1_n_5\,
      CO(3) => \trunc_ln1_reg_881_reg[5]_i_1_n_5\,
      CO(2) => \trunc_ln1_reg_881_reg[5]_i_1_n_6\,
      CO(1) => \trunc_ln1_reg_881_reg[5]_i_1_n_7\,
      CO(0) => \trunc_ln1_reg_881_reg[5]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \trunc_ln1_reg_881[5]_i_2_n_5\,
      DI(2) => \trunc_ln1_reg_881[5]_i_3_n_5\,
      DI(1) => \trunc_ln1_reg_881[5]_i_4_n_5\,
      DI(0) => \trunc_ln1_reg_881[5]_i_5_n_5\,
      O(3 downto 0) => add_ln1541_1_fu_626_p2(7 downto 4),
      S(3) => \trunc_ln1_reg_881[5]_i_6_n_5\,
      S(2) => \trunc_ln1_reg_881[5]_i_7_n_5\,
      S(1) => \trunc_ln1_reg_881[5]_i_8_n_5\,
      S(0) => \trunc_ln1_reg_881[5]_i_9_n_5\
    );
\trunc_ln1_reg_881_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(8),
      Q => trunc_ln1_reg_881(6),
      R => '0'
    );
\trunc_ln1_reg_881_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_3_reg_8860,
      D => add_ln1541_1_fu_626_p2(9),
      Q => trunc_ln1_reg_881(7),
      R => '0'
    );
\trunc_ln1_reg_881_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln1_reg_881_reg[5]_i_1_n_5\,
      CO(3 downto 1) => \NLW_trunc_ln1_reg_881_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \trunc_ln1_reg_881_reg[7]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \trunc_ln1_reg_881[7]_i_3_n_5\,
      O(3 downto 2) => \NLW_trunc_ln1_reg_881_reg[7]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln1541_1_fu_626_p2(9 downto 8),
      S(3 downto 2) => B"00",
      S(1) => \trunc_ln1_reg_881[7]_i_4_n_5\,
      S(0) => \trunc_ln1_reg_881[7]_i_5_n_5\
    );
\x_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(0),
      Q => \x_fu_138_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(10),
      Q => \x_fu_138_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(11),
      Q => \x_fu_138_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(1),
      Q => \x_fu_138_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(2),
      Q => \x_fu_138_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(3),
      Q => \x_fu_138_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(4),
      Q => \x_fu_138_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(5),
      Q => \x_fu_138_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(6),
      Q => \x_fu_138_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(7),
      Q => \x_fu_138_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(8),
      Q => \x_fu_138_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_138,
      D => x_4_fu_301_p2(9),
      Q => \x_fu_138_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_lcssa1078_i_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10681090_i_fu_106_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10661084_i_fu_102_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10691093_i_fu_110_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_1_fu_124_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \tmp_reg_792_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \pixbuf_y_val_V_8_reg_807_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_7_reg_802_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_6_reg_796_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Bpix_reg_1126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bPassThru_422_or_420_In_loc_channel_dout : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp361011_i_reg_426 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_empty_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    \p_lcssa1078_i_fu_98_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa1078_i_fu_98_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa1078_i_fu_98_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10681090_i_fu_106_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10661084_i_fu_102_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10661084_i_fu_102_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10661084_i_fu_102_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa10691093_i_fu_110_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_3_fu_132_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_4_fu_136_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_5_fu_140_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_val_V_2_fu_128_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln724_reg_768_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln732_fu_289_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    select_ln685_reg_416 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 is
  signal \SRL_SIG_reg[15][0]_srl16_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][0]_srl16_i_8_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][0]_srl16_i_9_n_5\ : STD_LOGIC;
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmp150_i_reg_7820 : STD_LOGIC;
  signal cmp150_i_reg_782_pp0_iter1_reg : STD_LOGIC;
  signal \cmp150_i_reg_782_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready : STD_LOGIC;
  signal icmp_ln724_fu_267_p2 : STD_LOGIC;
  signal icmp_ln724_fu_267_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln724_fu_267_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln724_fu_267_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln724_reg_768_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln724_reg_768_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln724_reg_768_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln732_fu_289_p2 : STD_LOGIC;
  signal \icmp_ln732_fu_289_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln732_fu_289_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln732_fu_289_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln732_fu_289_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln732_fu_289_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln732_reg_778 : STD_LOGIC;
  signal lhs_1_fu_495_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_1_reg_812 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_fu_502_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lhs_reg_817 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal odd_col_reg_772 : STD_LOGIC;
  signal odd_col_reg_772_pp0_iter1_reg : STD_LOGIC;
  signal odd_col_reg_772_pp0_iter2_reg : STD_LOGIC;
  signal odd_col_reg_772_pp0_iter3_reg : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__0_n_8\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__1_n_5\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__1_n_6\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__1_n_7\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__1_n_8\ : STD_LOGIC;
  signal \out_x_fu_279_p2_carry__2_n_12\ : STD_LOGIC;
  signal out_x_fu_279_p2_carry_n_12 : STD_LOGIC;
  signal out_x_fu_279_p2_carry_n_5 : STD_LOGIC;
  signal out_x_fu_279_p2_carry_n_6 : STD_LOGIC;
  signal out_x_fu_279_p2_carry_n_7 : STD_LOGIC;
  signal out_x_fu_279_p2_carry_n_8 : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \p_lcssa1078_i_fu_98[7]_i_3_n_5\ : STD_LOGIC;
  signal \p_lcssa1078_i_fu_98[7]_i_4_n_5\ : STD_LOGIC;
  signal \p_lcssa1078_i_fu_98[7]_i_5_n_5\ : STD_LOGIC;
  signal pixbuf_y_val_V_1_fu_124 : STD_LOGIC;
  signal \^pixbuf_y_val_v_1_fu_124_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_21_out_load_reg_844 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_21_out_load_reg_8440 : STD_LOGIC;
  signal pixbuf_y_val_V_2_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_2_fu_128_0 : STD_LOGIC;
  signal pixbuf_y_val_V_3_fu_132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_4_fu_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_5_fu_140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_6_reg_7960 : STD_LOGIC;
  signal ret_V_1_fu_645_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ret_V_fu_617_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal rhs_1_fu_509_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_1_reg_822 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_1_reg_822_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_fu_516_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_reg_828 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rhs_reg_828_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_792 : STD_LOGIC;
  signal tmp_reg_792_pp0_iter1_reg : STD_LOGIC;
  signal tmp_reg_792_pp0_iter2_reg : STD_LOGIC;
  signal tmp_reg_792_pp0_iter3_reg : STD_LOGIC;
  signal trunc_ln232_1_reg_839 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln232_1_reg_8390 : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[2]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[2]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[2]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[6]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[6]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839[6]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln232_1_reg_839_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal trunc_ln2_reg_834 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln2_reg_834[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834[2]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834[2]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834[2]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834[6]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834[6]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834[6]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln2_reg_834_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal trunc_ln724_reg_756 : STD_LOGIC;
  signal trunc_ln724_reg_756_pp0_iter1_reg : STD_LOGIC;
  signal x_2_fu_273_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal x_fu_120 : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_120_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln724_fu_267_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln732_fu_289_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln732_fu_289_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln732_fu_289_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_out_x_fu_279_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_x_fu_279_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_279_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_279_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_x_fu_279_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln232_1_reg_839_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln232_1_reg_839_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln232_1_reg_839_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln2_reg_834_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln2_reg_834_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln2_reg_834_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_9\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__1\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair751";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln732_fu_289_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln732_fu_289_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \lhs_1_reg_812[0]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \lhs_1_reg_812[1]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \lhs_1_reg_812[2]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \lhs_1_reg_812[3]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \lhs_1_reg_812[4]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \lhs_1_reg_812[5]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \lhs_1_reg_812[6]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \lhs_1_reg_812[7]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \lhs_reg_817[0]_i_1\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \lhs_reg_817[1]_i_1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \lhs_reg_817[2]_i_1\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \lhs_reg_817[3]_i_1\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \lhs_reg_817[4]_i_1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \lhs_reg_817[5]_i_1\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \lhs_reg_817[6]_i_1\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \lhs_reg_817[7]_i_1\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[0]_i_1\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[1]_i_1\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[2]_i_1\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[3]_i_1\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[4]_i_1\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[5]_i_1\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[6]_i_1\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[7]_i_1\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[0]_i_1\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[1]_i_1\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[2]_i_1\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[3]_i_1\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[4]_i_1\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[5]_i_1\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[6]_i_1\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0_21073_lcssa1099_i_fu_118[7]_i_1\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[0]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[1]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[2]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[3]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[4]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[5]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[6]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01028_lcssa1055_i_fu_90[7]_i_2\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[0]_i_1\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[1]_i_1\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[2]_i_1\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[3]_i_1\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[4]_i_1\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[5]_i_1\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[6]_i_1\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \p_0_1_0_0_01032_lcssa1058_i_fu_94[7]_i_1\ : label is "soft_lutpair769";
begin
  \pixbuf_y_val_V_1_fu_124_reg[7]_0\(7 downto 0) <= \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(7 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808080808080"
    )
        port map (
      I0 => stream_in_hresampled_full_n,
      I1 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I2 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I3 => tmp_reg_792_pp0_iter1_reg,
      I4 => bPassThru_422_or_420_In_loc_channel_dout,
      I5 => \SRL_SIG_reg[15][0]_srl16_i_9_n_5\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(0),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(2),
      I1 => ap_block_pp0_stage0_01001,
      O => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\
    );
\SRL_SIG_reg[15][0]_srl16_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tmp_reg_792_pp0_iter3_reg,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => bPassThru_422_or_420_In_loc_channel_dout,
      O => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\
    );
\SRL_SIG_reg[15][0]_srl16_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln724_reg_768_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][0]_srl16_i_9_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(2),
      I1 => rhs_reg_828_pp0_iter3_reg(2),
      I2 => trunc_ln2_reg_834(2),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(3),
      I1 => rhs_reg_828_pp0_iter3_reg(3),
      I2 => trunc_ln2_reg_834(3),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(4),
      I1 => rhs_reg_828_pp0_iter3_reg(4),
      I2 => trunc_ln2_reg_834(4),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(5),
      I1 => rhs_reg_828_pp0_iter3_reg(5),
      I2 => trunc_ln2_reg_834(5),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(6),
      I1 => rhs_reg_828_pp0_iter3_reg(6),
      I2 => trunc_ln2_reg_834(6),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(7),
      I1 => rhs_reg_828_pp0_iter3_reg(7),
      I2 => trunc_ln2_reg_834(7),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(0),
      I1 => rhs_1_reg_822_pp0_iter3_reg(0),
      I2 => trunc_ln232_1_reg_839(0),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(1),
      I1 => rhs_1_reg_822_pp0_iter3_reg(1),
      I2 => trunc_ln232_1_reg_839(1),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(2),
      I1 => rhs_1_reg_822_pp0_iter3_reg(2),
      I2 => trunc_ln232_1_reg_839(2),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(3),
      I1 => rhs_1_reg_822_pp0_iter3_reg(3),
      I2 => trunc_ln232_1_reg_839(3),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(1),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(4),
      I1 => rhs_1_reg_822_pp0_iter3_reg(4),
      I2 => trunc_ln232_1_reg_839(4),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(5),
      I1 => rhs_1_reg_822_pp0_iter3_reg(5),
      I2 => trunc_ln232_1_reg_839(5),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(6),
      I1 => rhs_1_reg_822_pp0_iter3_reg(6),
      I2 => trunc_ln232_1_reg_839(6),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => \Bpix_reg_1126_reg[7]\(7),
      I1 => rhs_1_reg_822_pp0_iter3_reg(7),
      I2 => trunc_ln232_1_reg_839(7),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(2),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(3),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(4),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(5),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(6),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => pixbuf_y_val_V_21_out_load_reg_844(7),
      I1 => tmp_reg_792_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => p_reg_reg(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(0),
      I1 => rhs_reg_828_pp0_iter3_reg(0),
      I2 => trunc_ln2_reg_834(0),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AACCAA"
    )
        port map (
      I0 => Q(1),
      I1 => rhs_reg_828_pp0_iter3_reg(1),
      I2 => trunc_ln2_reg_834(1),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => odd_col_reg_772_pp0_iter3_reg,
      O => \in\(9)
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => icmp_ln724_reg_768_pp0_iter1_reg,
      I3 => ap_block_pp0_stage0_01001,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter3_i_1_n_5
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_5,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E4"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter4,
      O => ap_enable_reg_pp0_iter4_i_1_n_5
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_5,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\cmp150_i_reg_782_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp150_i_reg_782_reg_n_5_[0]\,
      Q => cmp150_i_reg_782_pp0_iter1_reg,
      R => '0'
    );
\cmp150_i_reg_782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \cmp150_i_reg_782_reg_n_5_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln724_fu_267_p2,
      D(11 downto 0) => x_2_fu_273_p2(11 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_70,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_71,
      E(0) => pixbuf_y_val_V_2_fu_128_0,
      \HwReg_width_read_reg_410_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_86,
      \HwReg_width_read_reg_410_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_87,
      \HwReg_width_read_reg_410_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_88,
      \HwReg_width_read_reg_410_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_89,
      \HwReg_width_read_reg_410_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_82,
      \HwReg_width_read_reg_410_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_83,
      \HwReg_width_read_reg_410_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_84,
      \HwReg_width_read_reg_410_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_85,
      Q(7 downto 0) => pixbuf_y_val_V_4_fu_136(7 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_66,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_67,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_68,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_69,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_5,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[5]\(2 downto 0) => \ap_CS_fsm_reg[5]\(2 downto 0),
      \ap_CS_fsm_reg[5]_0\(0) => CO(0),
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0(0) => pixbuf_y_val_V_1_fu_124,
      ap_loop_init_int_reg_1(3) => flow_control_loop_pipe_sequential_init_U_n_72,
      ap_loop_init_int_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_73,
      ap_loop_init_int_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_74,
      ap_loop_init_int_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_75,
      ap_loop_init_int_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      ap_loop_init_int_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      ap_loop_init_int_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_81,
      ap_loop_init_int_reg_3(3) => flow_control_loop_pipe_sequential_init_U_n_90,
      ap_loop_init_int_reg_3(2) => flow_control_loop_pipe_sequential_init_U_n_91,
      ap_loop_init_int_reg_3(1) => flow_control_loop_pipe_sequential_init_U_n_92,
      ap_loop_init_int_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_93,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_x_1(0) => ap_sig_allocacmp_x_1(0),
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      cmp150_i_reg_7820 => cmp150_i_reg_7820,
      \cmp150_i_reg_782_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \cmp150_i_reg_782_reg[0]_0\ => \cmp150_i_reg_782_reg_n_5_[0]\,
      \cmp150_i_reg_782_reg[0]_1\(11) => \x_fu_120_reg_n_5_[11]\,
      \cmp150_i_reg_782_reg[0]_1\(10) => \x_fu_120_reg_n_5_[10]\,
      \cmp150_i_reg_782_reg[0]_1\(9) => \x_fu_120_reg_n_5_[9]\,
      \cmp150_i_reg_782_reg[0]_1\(8) => \x_fu_120_reg_n_5_[8]\,
      \cmp150_i_reg_782_reg[0]_1\(7) => \x_fu_120_reg_n_5_[7]\,
      \cmp150_i_reg_782_reg[0]_1\(6) => \x_fu_120_reg_n_5_[6]\,
      \cmp150_i_reg_782_reg[0]_1\(5) => \x_fu_120_reg_n_5_[5]\,
      \cmp150_i_reg_782_reg[0]_1\(4) => \x_fu_120_reg_n_5_[4]\,
      \cmp150_i_reg_782_reg[0]_1\(3) => \x_fu_120_reg_n_5_[3]\,
      \cmp150_i_reg_782_reg[0]_1\(2) => \x_fu_120_reg_n_5_[2]\,
      \cmp150_i_reg_782_reg[0]_1\(1) => \x_fu_120_reg_n_5_[1]\,
      \cmp150_i_reg_782_reg[0]_1\(0) => \x_fu_120_reg_n_5_[0]\,
      cmp361011_i_reg_426 => cmp361011_i_reg_426,
      \cmp361011_i_reg_426_reg[0]\(1 downto 0) => D(1 downto 0),
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg(0) => x_fu_120,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg,
      icmp_ln724_reg_768_pp0_iter1_reg => icmp_ln724_reg_768_pp0_iter1_reg,
      \icmp_ln724_reg_768_reg[0]\(11 downto 0) => \icmp_ln724_reg_768_reg[0]_0\(11 downto 0),
      \icmp_ln732_fu_289_p2_carry__0\(10 downto 0) => \icmp_ln732_fu_289_p2_carry__0_0\(10 downto 0),
      icmp_ln732_reg_778 => icmp_ln732_reg_778,
      \icmp_ln732_reg_778_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_109,
      \icmp_ln732_reg_778_reg[0]_0\(0) => icmp_ln732_fu_289_p2,
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_65,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_26,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_27,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_28,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_29,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_30,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_31,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_32,
      \pixbuf_y_val_V_16_load_reg_438_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_33,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_34,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_35,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_36,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_37,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_38,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_39,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_40,
      \pixbuf_y_val_V_17_load_reg_443_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_42,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_43,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_44,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_45,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_46,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_47,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_48,
      \pixbuf_y_val_V_18_load_reg_448_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_49,
      \pixbuf_y_val_V_1_fu_124_reg[7]\(7 downto 0) => pixbuf_y_val_V_2_fu_128(7 downto 0),
      \pixbuf_y_val_V_2_fu_128_reg[0]\ => \icmp_ln724_reg_768_reg_n_5_[0]\,
      \pixbuf_y_val_V_2_fu_128_reg[7]\(7 downto 0) => \pixbuf_y_val_V_2_fu_128_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_3_fu_132_reg[7]\(7 downto 0) => \pixbuf_y_val_V_3_fu_132_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_4_fu_136_reg[7]\(7 downto 0) => \pixbuf_y_val_V_4_fu_136_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_4_fu_136_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_5_fu_140(7 downto 0),
      \pixbuf_y_val_V_5_fu_140_reg[7]\(7 downto 0) => \pixbuf_y_val_V_5_fu_140_reg[7]_0\(7 downto 0),
      \pixbuf_y_val_V_5_fu_140_reg[7]_0\(7 downto 0) => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(7 downto 0),
      select_ln685_reg_416(0) => select_ln685_reg_416(0),
      stream_in_empty_n => stream_in_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      tmp_reg_792_pp0_iter1_reg => tmp_reg_792_pp0_iter1_reg,
      tmp_reg_792_pp0_iter3_reg => tmp_reg_792_pp0_iter3_reg,
      \x_fu_120_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_76,
      \x_fu_120_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_77,
      \x_fu_120_reg[11]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_104,
      \x_fu_120_reg[11]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_105,
      \x_fu_120_reg[11]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_106,
      \x_fu_120_reg[11]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_107,
      \x_fu_120_reg[3]\(3) => flow_control_loop_pipe_sequential_init_U_n_96,
      \x_fu_120_reg[3]\(2) => flow_control_loop_pipe_sequential_init_U_n_97,
      \x_fu_120_reg[3]\(1) => flow_control_loop_pipe_sequential_init_U_n_98,
      \x_fu_120_reg[3]\(0) => flow_control_loop_pipe_sequential_init_U_n_99,
      \x_fu_120_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_100,
      \x_fu_120_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_101,
      \x_fu_120_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_102,
      \x_fu_120_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_103
    );
icmp_ln724_fu_267_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln724_fu_267_p2,
      CO(2) => icmp_ln724_fu_267_p2_carry_n_6,
      CO(1) => icmp_ln724_fu_267_p2_carry_n_7,
      CO(0) => icmp_ln724_fu_267_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln724_fu_267_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_66,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_67,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_68,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_69
    );
\icmp_ln724_reg_768_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln724_reg_768_reg_n_5_[0]\,
      Q => icmp_ln724_reg_768_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln724_reg_768_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_reg_768_pp0_iter1_reg,
      Q => icmp_ln724_reg_768_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln724_reg_768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_fu_267_p2,
      Q => \icmp_ln724_reg_768_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln732_fu_289_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln732_fu_289_p2_carry_n_5,
      CO(2) => icmp_ln732_fu_289_p2_carry_n_6,
      CO(1) => icmp_ln732_fu_289_p2_carry_n_7,
      CO(0) => icmp_ln732_fu_289_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_82,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_83,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_84,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_85,
      O(3 downto 0) => NLW_icmp_ln732_fu_289_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_86,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_87,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_88,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_89
    );
\icmp_ln732_fu_289_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln732_fu_289_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln732_fu_289_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln732_fu_289_p2,
      CO(0) => \icmp_ln732_fu_289_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_70,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_71,
      O(3 downto 0) => \NLW_icmp_ln732_fu_289_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => flow_control_loop_pipe_sequential_init_U_n_76,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_77
    );
\icmp_ln732_reg_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => icmp_ln732_reg_778,
      R => '0'
    );
\lhs_1_reg_812[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(0),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(0),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(0),
      O => lhs_1_fu_495_p3(0)
    );
\lhs_1_reg_812[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(1),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(1),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(1),
      O => lhs_1_fu_495_p3(1)
    );
\lhs_1_reg_812[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(2),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(2),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(2),
      O => lhs_1_fu_495_p3(2)
    );
\lhs_1_reg_812[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(3),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(3),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(3),
      O => lhs_1_fu_495_p3(3)
    );
\lhs_1_reg_812[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(4),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(4),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(4),
      O => lhs_1_fu_495_p3(4)
    );
\lhs_1_reg_812[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(5),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(5),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(5),
      O => lhs_1_fu_495_p3(5)
    );
\lhs_1_reg_812[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(6),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(6),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(6),
      O => lhs_1_fu_495_p3(6)
    );
\lhs_1_reg_812[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_1\(7),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10691093_i_fu_110_reg[7]_0\(7),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(7),
      O => lhs_1_fu_495_p3(7)
    );
\lhs_1_reg_812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(0),
      Q => lhs_1_reg_812(0),
      R => '0'
    );
\lhs_1_reg_812_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(1),
      Q => lhs_1_reg_812(1),
      R => '0'
    );
\lhs_1_reg_812_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(2),
      Q => lhs_1_reg_812(2),
      R => '0'
    );
\lhs_1_reg_812_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(3),
      Q => lhs_1_reg_812(3),
      R => '0'
    );
\lhs_1_reg_812_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(4),
      Q => lhs_1_reg_812(4),
      R => '0'
    );
\lhs_1_reg_812_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(5),
      Q => lhs_1_reg_812(5),
      R => '0'
    );
\lhs_1_reg_812_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(6),
      Q => lhs_1_reg_812(6),
      R => '0'
    );
\lhs_1_reg_812_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_1_fu_495_p3(7),
      Q => lhs_1_reg_812(7),
      R => '0'
    );
\lhs_reg_817[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(0),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(0),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(0),
      O => lhs_fu_502_p3(0)
    );
\lhs_reg_817[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(1),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(1),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(1),
      O => lhs_fu_502_p3(1)
    );
\lhs_reg_817[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(2),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(2),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(2),
      O => lhs_fu_502_p3(2)
    );
\lhs_reg_817[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(3),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(3),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(3),
      O => lhs_fu_502_p3(3)
    );
\lhs_reg_817[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(4),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(4),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(4),
      O => lhs_fu_502_p3(4)
    );
\lhs_reg_817[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(5),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(5),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(5),
      O => lhs_fu_502_p3(5)
    );
\lhs_reg_817[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(6),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(6),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(6),
      O => lhs_fu_502_p3(6)
    );
\lhs_reg_817[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_1\(7),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10681090_i_fu_106_reg[7]_0\(7),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(7),
      O => lhs_fu_502_p3(7)
    );
\lhs_reg_817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(0),
      Q => lhs_reg_817(0),
      R => '0'
    );
\lhs_reg_817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(1),
      Q => lhs_reg_817(1),
      R => '0'
    );
\lhs_reg_817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(2),
      Q => lhs_reg_817(2),
      R => '0'
    );
\lhs_reg_817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(3),
      Q => lhs_reg_817(3),
      R => '0'
    );
\lhs_reg_817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(4),
      Q => lhs_reg_817(4),
      R => '0'
    );
\lhs_reg_817_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(5),
      Q => lhs_reg_817(5),
      R => '0'
    );
\lhs_reg_817_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(6),
      Q => lhs_reg_817(6),
      R => '0'
    );
\lhs_reg_817_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lhs_fu_502_p3(7),
      Q => lhs_reg_817(7),
      R => '0'
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F7FFFFFFFFFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[15][0]_srl16_i_9_n_5\,
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_792_pp0_iter1_reg,
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8_n_5\,
      I4 => \SRL_SIG_reg[15][0]_srl16_i_7_n_5\,
      I5 => stream_in_hresampled_full_n,
      O => \tmp_reg_792_pp0_iter1_reg_reg[0]_0\
    );
\odd_col_reg_772_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_772,
      Q => odd_col_reg_772_pp0_iter1_reg,
      R => '0'
    );
\odd_col_reg_772_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_772_pp0_iter1_reg,
      Q => odd_col_reg_772_pp0_iter2_reg,
      R => '0'
    );
\odd_col_reg_772_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_772_pp0_iter2_reg,
      Q => odd_col_reg_772_pp0_iter3_reg,
      R => '0'
    );
\odd_col_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_i_reg_7820,
      D => out_x_fu_279_p2_carry_n_12,
      Q => odd_col_reg_772,
      R => '0'
    );
out_x_fu_279_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => out_x_fu_279_p2_carry_n_5,
      CO(2) => out_x_fu_279_p2_carry_n_6,
      CO(1) => out_x_fu_279_p2_carry_n_7,
      CO(0) => out_x_fu_279_p2_carry_n_8,
      CYINIT => '1',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_96,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_97,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_98,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_99,
      O(3 downto 1) => NLW_out_x_fu_279_p2_carry_O_UNCONNECTED(3 downto 1),
      O(0) => out_x_fu_279_p2_carry_n_12,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_90,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_91,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_92,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_93
    );
\out_x_fu_279_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => out_x_fu_279_p2_carry_n_5,
      CO(3) => \out_x_fu_279_p2_carry__0_n_5\,
      CO(2) => \out_x_fu_279_p2_carry__0_n_6\,
      CO(1) => \out_x_fu_279_p2_carry__0_n_7\,
      CO(0) => \out_x_fu_279_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_100,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_101,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_102,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_103,
      O(3 downto 0) => \NLW_out_x_fu_279_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_81
    );
\out_x_fu_279_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_279_p2_carry__0_n_5\,
      CO(3) => \out_x_fu_279_p2_carry__1_n_5\,
      CO(2) => \out_x_fu_279_p2_carry__1_n_6\,
      CO(1) => \out_x_fu_279_p2_carry__1_n_7\,
      CO(0) => \out_x_fu_279_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_104,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_105,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_106,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_107,
      O(3 downto 0) => \NLW_out_x_fu_279_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_72,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_73,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_74,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_75
    );
\out_x_fu_279_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_x_fu_279_p2_carry__1_n_5\,
      CO(3 downto 0) => \NLW_out_x_fu_279_p2_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_x_fu_279_p2_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \out_x_fu_279_p2_carry__2_n_12\,
      S(3 downto 0) => B"0001"
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(0),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(0),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(0)
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(1),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(1),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(1)
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(2),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(2),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(2)
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(3),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(3),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(3)
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(4),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(4),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(4)
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(5),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(5),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(5)
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(6),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(6),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(6)
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(7),
      I1 => \p_lcssa10681090_i_fu_106_reg[7]_0\(7),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(7)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(0),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(0),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(0)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(1),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(1),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(1)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(2),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(2),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(2)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(3),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(3),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(3)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(4),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(4),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(4)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(5),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(5),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(5)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(6),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(6),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(6)
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(7),
      I1 => \p_lcssa10691093_i_fu_110_reg[7]_0\(7),
      I2 => trunc_ln724_reg_756_pp0_iter1_reg,
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(7)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(0),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(8),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(0)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(1),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(9),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(1)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(2),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(10),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(2)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(3),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(11),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(3)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(4),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(12),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(4)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(5),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(13),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(5)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(6),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(14),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(6)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => \ap_CS_fsm_reg[5]\(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \icmp_ln724_reg_768_reg_n_5_[0]\,
      I4 => icmp_ln732_reg_778,
      O => \ap_CS_fsm_reg[4]_1\(0)
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_2\(7),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(15),
      O => \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(7)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(0),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(8),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(0)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(1),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(9),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(1)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(2),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(10),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(2)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(3),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(11),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(3)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(4),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(12),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(4)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(5),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(13),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(5)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(6),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(14),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(6)
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_2\(7),
      I1 => trunc_ln724_reg_756,
      I2 => \out\(15),
      O => \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(7)
    );
\p_lcssa10661084_i_fu_102[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(0),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(0),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(0),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(0)
    );
\p_lcssa10661084_i_fu_102[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(1),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(1),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(1),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(1)
    );
\p_lcssa10661084_i_fu_102[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(2),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(2),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(2),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(2)
    );
\p_lcssa10661084_i_fu_102[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(3),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(3),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(3),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(3)
    );
\p_lcssa10661084_i_fu_102[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(4),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(4),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(4),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(4)
    );
\p_lcssa10661084_i_fu_102[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(5),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(5),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(5),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(5)
    );
\p_lcssa10661084_i_fu_102[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(6),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(6),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(6),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(6)
    );
\p_lcssa10661084_i_fu_102[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_0\(7),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10661084_i_fu_102_reg[7]_1\(7),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(7),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10661084_i_fu_102_reg[7]\(7)
    );
\p_lcssa10681090_i_fu_106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(0),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(0),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(0),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(0)
    );
\p_lcssa10681090_i_fu_106[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(1),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(1),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(1),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(1)
    );
\p_lcssa10681090_i_fu_106[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(2),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(2),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(2),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(2)
    );
\p_lcssa10681090_i_fu_106[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(3),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(3),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(3),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(3)
    );
\p_lcssa10681090_i_fu_106[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(4),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(4),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(4),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(4)
    );
\p_lcssa10681090_i_fu_106[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(5),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(5),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(5),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(5)
    );
\p_lcssa10681090_i_fu_106[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(6),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(6),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(6),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(6)
    );
\p_lcssa10681090_i_fu_106[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_1\(7),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10681090_i_fu_106_reg[7]_0\(7),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(7),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10681090_i_fu_106_reg[7]\(7)
    );
\p_lcssa10691093_i_fu_110[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(0),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(0),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(0),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(0)
    );
\p_lcssa10691093_i_fu_110[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(1),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(1),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(1),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(1)
    );
\p_lcssa10691093_i_fu_110[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(2),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(2),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(2),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(2)
    );
\p_lcssa10691093_i_fu_110[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(3),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(3),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(3),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(3)
    );
\p_lcssa10691093_i_fu_110[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(4),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(4),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(4),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(4)
    );
\p_lcssa10691093_i_fu_110[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(5),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(5),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(5),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(5)
    );
\p_lcssa10691093_i_fu_110[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(6),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(6),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(6),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(6)
    );
\p_lcssa10691093_i_fu_110[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa10661084_i_fu_102_reg[7]_1\(7),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa10691093_i_fu_110_reg[7]_0\(7),
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(7),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa10691093_i_fu_110_reg[7]\(7)
    );
\p_lcssa1078_i_fu_98[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(0),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(0),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(0),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(0)
    );
\p_lcssa1078_i_fu_98[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(1),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(1),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(1),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(1)
    );
\p_lcssa1078_i_fu_98[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(2),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(2),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(2),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(2)
    );
\p_lcssa1078_i_fu_98[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(3),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(3),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(3),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(3)
    );
\p_lcssa1078_i_fu_98[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(4),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(4),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(4),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(4)
    );
\p_lcssa1078_i_fu_98[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(5),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(5),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(5),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(5)
    );
\p_lcssa1078_i_fu_98[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(6),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(6),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(6),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(6)
    );
\p_lcssa1078_i_fu_98[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => icmp_ln724_reg_768_pp0_iter1_reg,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_block_pp0_stage0_01001,
      I3 => \ap_CS_fsm_reg[5]\(2),
      O => E(0)
    );
\p_lcssa1078_i_fu_98[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98[7]_i_3_n_5\,
      I1 => \p_lcssa1078_i_fu_98_reg[7]_0\(7),
      I2 => \p_lcssa1078_i_fu_98[7]_i_4_n_5\,
      I3 => \p_lcssa1078_i_fu_98_reg[7]_1\(7),
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(7),
      I5 => \p_lcssa1078_i_fu_98[7]_i_5_n_5\,
      O => \p_lcssa1078_i_fu_98_reg[7]\(7)
    );
\p_lcssa1078_i_fu_98[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1FF"
    )
        port map (
      I0 => trunc_ln724_reg_756_pp0_iter1_reg,
      I1 => cmp150_i_reg_782_pp0_iter1_reg,
      I2 => icmp_ln724_reg_768_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      O => \p_lcssa1078_i_fu_98[7]_i_3_n_5\
    );
\p_lcssa1078_i_fu_98[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => cmp150_i_reg_782_pp0_iter1_reg,
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => icmp_ln724_reg_768_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      O => \p_lcssa1078_i_fu_98[7]_i_4_n_5\
    );
\p_lcssa1078_i_fu_98[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cmp150_i_reg_782_pp0_iter1_reg,
      I1 => icmp_ln724_reg_768_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      O => \p_lcssa1078_i_fu_98[7]_i_5_n_5\
    );
\pixbuf_y_val_V_15_fu_126[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => \ap_CS_fsm_reg[5]\(2),
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm_reg[4]\(0)
    );
\pixbuf_y_val_V_18_fu_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => \ap_CS_fsm_reg[5]\(2),
      I2 => icmp_ln724_reg_768_pp0_iter2_reg,
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\pixbuf_y_val_V_1_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \^pixbuf_y_val_v_1_fu_124_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bPassThru_422_or_420_In_loc_channel_dout,
      I1 => tmp_reg_792_pp0_iter2_reg,
      I2 => ap_block_pp0_stage0_01001,
      O => pixbuf_y_val_V_21_out_load_reg_8440
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(0),
      Q => pixbuf_y_val_V_21_out_load_reg_844(0),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(1),
      Q => pixbuf_y_val_V_21_out_load_reg_844(1),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(2),
      Q => pixbuf_y_val_V_21_out_load_reg_844(2),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(3),
      Q => pixbuf_y_val_V_21_out_load_reg_844(3),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(4),
      Q => pixbuf_y_val_V_21_out_load_reg_844(4),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(5),
      Q => pixbuf_y_val_V_21_out_load_reg_844(5),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(6),
      Q => pixbuf_y_val_V_21_out_load_reg_844(6),
      R => '0'
    );
\pixbuf_y_val_V_21_out_load_reg_844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_21_out_load_reg_8440,
      D => \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(7),
      Q => pixbuf_y_val_V_21_out_load_reg_844(7),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => pixbuf_y_val_V_2_fu_128(0),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => pixbuf_y_val_V_2_fu_128(1),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => pixbuf_y_val_V_2_fu_128(2),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => pixbuf_y_val_V_2_fu_128(3),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => pixbuf_y_val_V_2_fu_128(4),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => pixbuf_y_val_V_2_fu_128(5),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => pixbuf_y_val_V_2_fu_128(6),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_128_0,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => pixbuf_y_val_V_2_fu_128(7),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => pixbuf_y_val_V_3_fu_132(0),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => pixbuf_y_val_V_3_fu_132(1),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => pixbuf_y_val_V_3_fu_132(2),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => pixbuf_y_val_V_3_fu_132(3),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => pixbuf_y_val_V_3_fu_132(4),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => pixbuf_y_val_V_3_fu_132(5),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => pixbuf_y_val_V_3_fu_132(6),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => pixbuf_y_val_V_3_fu_132(7),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => pixbuf_y_val_V_4_fu_136(0),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => pixbuf_y_val_V_4_fu_136(1),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => pixbuf_y_val_V_4_fu_136(2),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => pixbuf_y_val_V_4_fu_136(3),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => pixbuf_y_val_V_4_fu_136(4),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => pixbuf_y_val_V_4_fu_136(5),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => pixbuf_y_val_V_4_fu_136(6),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => pixbuf_y_val_V_4_fu_136(7),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => pixbuf_y_val_V_5_fu_140(0),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => pixbuf_y_val_V_5_fu_140(1),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => pixbuf_y_val_V_5_fu_140(2),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => pixbuf_y_val_V_5_fu_140(3),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => pixbuf_y_val_V_5_fu_140(4),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => pixbuf_y_val_V_5_fu_140(5),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => pixbuf_y_val_V_5_fu_140(6),
      R => '0'
    );
\pixbuf_y_val_V_5_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_124,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => pixbuf_y_val_V_5_fu_140(7),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(0),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(1),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(2),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(3),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(4),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(5),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(6),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_6_reg_796_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_3_fu_132(7),
      Q => \pixbuf_y_val_V_6_reg_796_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(0),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(1),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(2),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(3),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(4),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(5),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(6),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_7_reg_802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_4_fu_136(7),
      Q => \pixbuf_y_val_V_7_reg_802_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_01001,
      O => pixbuf_y_val_V_6_reg_7960
    );
\pixbuf_y_val_V_8_reg_807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(0),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(1),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(2),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(3),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(4),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(5),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(6),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_val_V_8_reg_807_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_6_reg_7960,
      D => pixbuf_y_val_V_5_fu_140(7),
      Q => \pixbuf_y_val_V_8_reg_807_reg[7]_0\(7),
      R => '0'
    );
\rhs_1_reg_822[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(0),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(0),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(0),
      O => rhs_1_fu_509_p3(0)
    );
\rhs_1_reg_822[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(1),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(1),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(1),
      O => rhs_1_fu_509_p3(1)
    );
\rhs_1_reg_822[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(2),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(2),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(2),
      O => rhs_1_fu_509_p3(2)
    );
\rhs_1_reg_822[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(3),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(3),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(3),
      O => rhs_1_fu_509_p3(3)
    );
\rhs_1_reg_822[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(4),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(4),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(4),
      O => rhs_1_fu_509_p3(4)
    );
\rhs_1_reg_822[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(5),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(5),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(5),
      O => rhs_1_fu_509_p3(5)
    );
\rhs_1_reg_822[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(6),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(6),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(6),
      O => rhs_1_fu_509_p3(6)
    );
\rhs_1_reg_822[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa10661084_i_fu_102_reg[7]_0\(7),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa10661084_i_fu_102_reg[7]_1\(7),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa10661084_i_fu_102_reg[7]_2\(7),
      O => rhs_1_fu_509_p3(7)
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(0),
      Q => rhs_1_reg_822_pp0_iter3_reg(0),
      R => '0'
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(1),
      Q => rhs_1_reg_822_pp0_iter3_reg(1),
      R => '0'
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(2),
      Q => rhs_1_reg_822_pp0_iter3_reg(2),
      R => '0'
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(3),
      Q => rhs_1_reg_822_pp0_iter3_reg(3),
      R => '0'
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(4),
      Q => rhs_1_reg_822_pp0_iter3_reg(4),
      R => '0'
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(5),
      Q => rhs_1_reg_822_pp0_iter3_reg(5),
      R => '0'
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(6),
      Q => rhs_1_reg_822_pp0_iter3_reg(6),
      R => '0'
    );
\rhs_1_reg_822_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_1_reg_822(7),
      Q => rhs_1_reg_822_pp0_iter3_reg(7),
      R => '0'
    );
\rhs_1_reg_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(0),
      Q => rhs_1_reg_822(0),
      R => '0'
    );
\rhs_1_reg_822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(1),
      Q => rhs_1_reg_822(1),
      R => '0'
    );
\rhs_1_reg_822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(2),
      Q => rhs_1_reg_822(2),
      R => '0'
    );
\rhs_1_reg_822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(3),
      Q => rhs_1_reg_822(3),
      R => '0'
    );
\rhs_1_reg_822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(4),
      Q => rhs_1_reg_822(4),
      R => '0'
    );
\rhs_1_reg_822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(5),
      Q => rhs_1_reg_822(5),
      R => '0'
    );
\rhs_1_reg_822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(6),
      Q => rhs_1_reg_822(6),
      R => '0'
    );
\rhs_1_reg_822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_1_fu_509_p3(7),
      Q => rhs_1_reg_822(7),
      R => '0'
    );
\rhs_reg_828[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(0),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(0),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(0),
      O => rhs_fu_516_p3(0)
    );
\rhs_reg_828[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(1),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(1),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(1),
      O => rhs_fu_516_p3(1)
    );
\rhs_reg_828[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(2),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(2),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(2),
      O => rhs_fu_516_p3(2)
    );
\rhs_reg_828[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(3),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(3),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(3),
      O => rhs_fu_516_p3(3)
    );
\rhs_reg_828[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(4),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(4),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(4),
      O => rhs_fu_516_p3(4)
    );
\rhs_reg_828[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(5),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(5),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(5),
      O => rhs_fu_516_p3(5)
    );
\rhs_reg_828[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(6),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(6),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(6),
      O => rhs_fu_516_p3(6)
    );
\rhs_reg_828[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln724_reg_768_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_01001,
      O => p_5_in
    );
\rhs_reg_828[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => \p_lcssa1078_i_fu_98_reg[7]_0\(7),
      I1 => trunc_ln724_reg_756_pp0_iter1_reg,
      I2 => \p_lcssa1078_i_fu_98_reg[7]_1\(7),
      I3 => cmp150_i_reg_782_pp0_iter1_reg,
      I4 => \p_lcssa1078_i_fu_98_reg[7]_2\(7),
      O => rhs_fu_516_p3(7)
    );
\rhs_reg_828_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(0),
      Q => rhs_reg_828_pp0_iter3_reg(0),
      R => '0'
    );
\rhs_reg_828_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(1),
      Q => rhs_reg_828_pp0_iter3_reg(1),
      R => '0'
    );
\rhs_reg_828_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(2),
      Q => rhs_reg_828_pp0_iter3_reg(2),
      R => '0'
    );
\rhs_reg_828_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(3),
      Q => rhs_reg_828_pp0_iter3_reg(3),
      R => '0'
    );
\rhs_reg_828_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(4),
      Q => rhs_reg_828_pp0_iter3_reg(4),
      R => '0'
    );
\rhs_reg_828_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(5),
      Q => rhs_reg_828_pp0_iter3_reg(5),
      R => '0'
    );
\rhs_reg_828_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(6),
      Q => rhs_reg_828_pp0_iter3_reg(6),
      R => '0'
    );
\rhs_reg_828_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => rhs_reg_828(7),
      Q => rhs_reg_828_pp0_iter3_reg(7),
      R => '0'
    );
\rhs_reg_828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(0),
      Q => rhs_reg_828(0),
      R => '0'
    );
\rhs_reg_828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(1),
      Q => rhs_reg_828(1),
      R => '0'
    );
\rhs_reg_828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(2),
      Q => rhs_reg_828(2),
      R => '0'
    );
\rhs_reg_828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(3),
      Q => rhs_reg_828(3),
      R => '0'
    );
\rhs_reg_828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(4),
      Q => rhs_reg_828(4),
      R => '0'
    );
\rhs_reg_828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(5),
      Q => rhs_reg_828(5),
      R => '0'
    );
\rhs_reg_828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(6),
      Q => rhs_reg_828(6),
      R => '0'
    );
\rhs_reg_828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => rhs_fu_516_p3(7),
      Q => rhs_reg_828(7),
      R => '0'
    );
\tmp_reg_792_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      O => ap_block_pp0_stage0_subdone
    );
\tmp_reg_792_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_792,
      Q => tmp_reg_792_pp0_iter1_reg,
      R => '0'
    );
\tmp_reg_792_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_792_pp0_iter1_reg,
      Q => tmp_reg_792_pp0_iter2_reg,
      R => '0'
    );
\tmp_reg_792_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_792_pp0_iter2_reg,
      Q => tmp_reg_792_pp0_iter3_reg,
      R => '0'
    );
\tmp_reg_792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_i_reg_7820,
      D => \out_x_fu_279_p2_carry__2_n_12\,
      Q => tmp_reg_792,
      R => '0'
    );
\trunc_ln232_1_reg_839[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(3),
      I1 => lhs_1_reg_812(3),
      O => \trunc_ln232_1_reg_839[2]_i_2_n_5\
    );
\trunc_ln232_1_reg_839[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(2),
      I1 => lhs_1_reg_812(2),
      O => \trunc_ln232_1_reg_839[2]_i_3_n_5\
    );
\trunc_ln232_1_reg_839[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(1),
      I1 => lhs_1_reg_812(1),
      O => \trunc_ln232_1_reg_839[2]_i_4_n_5\
    );
\trunc_ln232_1_reg_839[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(0),
      I1 => lhs_1_reg_812(0),
      O => \trunc_ln232_1_reg_839[2]_i_5_n_5\
    );
\trunc_ln232_1_reg_839[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(7),
      I1 => lhs_1_reg_812(7),
      O => \trunc_ln232_1_reg_839[6]_i_2_n_5\
    );
\trunc_ln232_1_reg_839[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(6),
      I1 => lhs_1_reg_812(6),
      O => \trunc_ln232_1_reg_839[6]_i_3_n_5\
    );
\trunc_ln232_1_reg_839[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(5),
      I1 => lhs_1_reg_812(5),
      O => \trunc_ln232_1_reg_839[6]_i_4_n_5\
    );
\trunc_ln232_1_reg_839[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_1_reg_822(4),
      I1 => lhs_1_reg_812(4),
      O => \trunc_ln232_1_reg_839[6]_i_5_n_5\
    );
\trunc_ln232_1_reg_839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(1),
      Q => trunc_ln232_1_reg_839(0),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(2),
      Q => trunc_ln232_1_reg_839(1),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(3),
      Q => trunc_ln232_1_reg_839(2),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln232_1_reg_839_reg[2]_i_1_n_5\,
      CO(2) => \trunc_ln232_1_reg_839_reg[2]_i_1_n_6\,
      CO(1) => \trunc_ln232_1_reg_839_reg[2]_i_1_n_7\,
      CO(0) => \trunc_ln232_1_reg_839_reg[2]_i_1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => rhs_1_reg_822(3 downto 0),
      O(3 downto 1) => ret_V_1_fu_645_p2(3 downto 1),
      O(0) => \NLW_trunc_ln232_1_reg_839_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln232_1_reg_839[2]_i_2_n_5\,
      S(2) => \trunc_ln232_1_reg_839[2]_i_3_n_5\,
      S(1) => \trunc_ln232_1_reg_839[2]_i_4_n_5\,
      S(0) => \trunc_ln232_1_reg_839[2]_i_5_n_5\
    );
\trunc_ln232_1_reg_839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(4),
      Q => trunc_ln232_1_reg_839(3),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(5),
      Q => trunc_ln232_1_reg_839(4),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(6),
      Q => trunc_ln232_1_reg_839(5),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(7),
      Q => trunc_ln232_1_reg_839(6),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln232_1_reg_839_reg[2]_i_1_n_5\,
      CO(3) => \trunc_ln232_1_reg_839_reg[6]_i_1_n_5\,
      CO(2) => \trunc_ln232_1_reg_839_reg[6]_i_1_n_6\,
      CO(1) => \trunc_ln232_1_reg_839_reg[6]_i_1_n_7\,
      CO(0) => \trunc_ln232_1_reg_839_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_1_reg_822(7 downto 4),
      O(3 downto 0) => ret_V_1_fu_645_p2(7 downto 4),
      S(3) => \trunc_ln232_1_reg_839[6]_i_2_n_5\,
      S(2) => \trunc_ln232_1_reg_839[6]_i_3_n_5\,
      S(1) => \trunc_ln232_1_reg_839[6]_i_4_n_5\,
      S(0) => \trunc_ln232_1_reg_839[6]_i_5_n_5\
    );
\trunc_ln232_1_reg_839_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_1_fu_645_p2(8),
      Q => trunc_ln232_1_reg_839(7),
      R => '0'
    );
\trunc_ln232_1_reg_839_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln232_1_reg_839_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_trunc_ln232_1_reg_839_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ret_V_1_fu_645_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln232_1_reg_839_reg[7]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln2_reg_834[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(3),
      I1 => lhs_reg_817(3),
      O => \trunc_ln2_reg_834[2]_i_2_n_5\
    );
\trunc_ln2_reg_834[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(2),
      I1 => lhs_reg_817(2),
      O => \trunc_ln2_reg_834[2]_i_3_n_5\
    );
\trunc_ln2_reg_834[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(1),
      I1 => lhs_reg_817(1),
      O => \trunc_ln2_reg_834[2]_i_4_n_5\
    );
\trunc_ln2_reg_834[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(0),
      I1 => lhs_reg_817(0),
      O => \trunc_ln2_reg_834[2]_i_5_n_5\
    );
\trunc_ln2_reg_834[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(7),
      I1 => lhs_reg_817(7),
      O => \trunc_ln2_reg_834[6]_i_2_n_5\
    );
\trunc_ln2_reg_834[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(6),
      I1 => lhs_reg_817(6),
      O => \trunc_ln2_reg_834[6]_i_3_n_5\
    );
\trunc_ln2_reg_834[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(5),
      I1 => lhs_reg_817(5),
      O => \trunc_ln2_reg_834[6]_i_4_n_5\
    );
\trunc_ln2_reg_834[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rhs_reg_828(4),
      I1 => lhs_reg_817(4),
      O => \trunc_ln2_reg_834[6]_i_5_n_5\
    );
\trunc_ln2_reg_834[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => odd_col_reg_772_pp0_iter2_reg,
      I1 => ap_block_pp0_stage0_01001,
      O => trunc_ln232_1_reg_8390
    );
\trunc_ln2_reg_834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(1),
      Q => trunc_ln2_reg_834(0),
      R => '0'
    );
\trunc_ln2_reg_834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(2),
      Q => trunc_ln2_reg_834(1),
      R => '0'
    );
\trunc_ln2_reg_834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(3),
      Q => trunc_ln2_reg_834(2),
      R => '0'
    );
\trunc_ln2_reg_834_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln2_reg_834_reg[2]_i_1_n_5\,
      CO(2) => \trunc_ln2_reg_834_reg[2]_i_1_n_6\,
      CO(1) => \trunc_ln2_reg_834_reg[2]_i_1_n_7\,
      CO(0) => \trunc_ln2_reg_834_reg[2]_i_1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => rhs_reg_828(3 downto 0),
      O(3 downto 1) => ret_V_fu_617_p2(3 downto 1),
      O(0) => \NLW_trunc_ln2_reg_834_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \trunc_ln2_reg_834[2]_i_2_n_5\,
      S(2) => \trunc_ln2_reg_834[2]_i_3_n_5\,
      S(1) => \trunc_ln2_reg_834[2]_i_4_n_5\,
      S(0) => \trunc_ln2_reg_834[2]_i_5_n_5\
    );
\trunc_ln2_reg_834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(4),
      Q => trunc_ln2_reg_834(3),
      R => '0'
    );
\trunc_ln2_reg_834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(5),
      Q => trunc_ln2_reg_834(4),
      R => '0'
    );
\trunc_ln2_reg_834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(6),
      Q => trunc_ln2_reg_834(5),
      R => '0'
    );
\trunc_ln2_reg_834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(7),
      Q => trunc_ln2_reg_834(6),
      R => '0'
    );
\trunc_ln2_reg_834_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln2_reg_834_reg[2]_i_1_n_5\,
      CO(3) => \trunc_ln2_reg_834_reg[6]_i_1_n_5\,
      CO(2) => \trunc_ln2_reg_834_reg[6]_i_1_n_6\,
      CO(1) => \trunc_ln2_reg_834_reg[6]_i_1_n_7\,
      CO(0) => \trunc_ln2_reg_834_reg[6]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => rhs_reg_828(7 downto 4),
      O(3 downto 0) => ret_V_fu_617_p2(7 downto 4),
      S(3) => \trunc_ln2_reg_834[6]_i_2_n_5\,
      S(2) => \trunc_ln2_reg_834[6]_i_3_n_5\,
      S(1) => \trunc_ln2_reg_834[6]_i_4_n_5\,
      S(0) => \trunc_ln2_reg_834[6]_i_5_n_5\
    );
\trunc_ln2_reg_834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln232_1_reg_8390,
      D => ret_V_fu_617_p2(8),
      Q => trunc_ln2_reg_834(7),
      R => '0'
    );
\trunc_ln2_reg_834_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln2_reg_834_reg[6]_i_1_n_5\,
      CO(3 downto 1) => \NLW_trunc_ln2_reg_834_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ret_V_fu_617_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_trunc_ln2_reg_834_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\trunc_ln724_reg_756_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln724_reg_756,
      Q => trunc_ln724_reg_756_pp0_iter1_reg,
      R => '0'
    );
\trunc_ln724_reg_756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_x_1(0),
      Q => trunc_ln724_reg_756,
      R => '0'
    );
\x_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(0),
      Q => \x_fu_120_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(10),
      Q => \x_fu_120_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(11),
      Q => \x_fu_120_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(1),
      Q => \x_fu_120_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(2),
      Q => \x_fu_120_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(3),
      Q => \x_fu_120_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(4),
      Q => \x_fu_120_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(5),
      Q => \x_fu_120_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(6),
      Q => \x_fu_120_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(7),
      Q => \x_fu_120_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(8),
      Q => \x_fu_120_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\x_fu_120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_120,
      D => x_2_fu_273_p2(9),
      Q => \x_fu_120_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \cond_reg_339_reg[0]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    mOutPtr110_out_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out_2 : out STD_LOGIC;
    \icmp_ln500_reg_349_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \cond_reg_339_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c17_write : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    HwReg_width_c18_channel_empty_n : in STD_LOGIC;
    HwReg_width_c18_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c18_channel : in STD_LOGIC;
    HwReg_height_c22_channel_empty_n : in STD_LOGIC;
    HwReg_height_c22_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c22_channel : in STD_LOGIC;
    v_hcresampler_core_U0_stream_in_read : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    HwReg_height_c21_full_n : in STD_LOGIC;
    HwReg_width_c17_full_n : in STD_LOGIC;
    \d_read_reg_22_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal axi_data_V_14_fu_92 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_V_14_fu_921 : STD_LOGIC;
  signal axi_last_V_2_reg_160 : STD_LOGIC;
  signal axi_last_V_fu_48 : STD_LOGIC;
  signal cols_reg_349 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^cond_reg_339_reg[0]_0\ : STD_LOGIC;
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_5 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_n_8 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_50 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_51 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_52 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_53 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_54 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_55 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_56 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_57 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_58 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_258_n_9 : STD_LOGIC;
  signal i_4_fu_274_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_96[10]_i_3_n_5\ : STD_LOGIC;
  signal i_fu_96_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_8 : STD_LOGIC;
  signal rows_reg_344 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal sof_reg_146 : STD_LOGIC;
  signal tmp_1_fu_281_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_s_fu_260_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair20";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_96[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_fu_96[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_fu_96[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_fu_96[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_fu_96[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_96[7]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_96[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_fu_96[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair20";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \cond_reg_339_reg[0]_0\ <= \^cond_reg_339_reg[0]_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_96_reg(9),
      I1 => rows_reg_344(9),
      I2 => rows_reg_344(10),
      I3 => i_fu_96_reg(10),
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_96_reg(6),
      I1 => rows_reg_344(6),
      I2 => rows_reg_344(7),
      I3 => i_fu_96_reg(7),
      I4 => rows_reg_344(8),
      I5 => i_fu_96_reg(8),
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_96_reg(3),
      I1 => rows_reg_344(3),
      I2 => rows_reg_344(4),
      I3 => i_fu_96_reg(4),
      I4 => rows_reg_344(5),
      I5 => i_fu_96_reg(5),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => rows_reg_344(0),
      I2 => rows_reg_344(1),
      I3 => i_fu_96_reg(1),
      I4 => rows_reg_344(2),
      I5 => i_fu_96_reg(2),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[5]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_3_n_5\,
      S(2) => \ap_CS_fsm[5]_i_4_n_5\,
      S(1) => \ap_CS_fsm[5]_i_5_n_5\,
      S(0) => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \ap_CS_fsm_reg_n_5_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[7]\,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\axi_data_V_14_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(0),
      Q => axi_data_V_14_fu_92(0),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(10),
      Q => axi_data_V_14_fu_92(10),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(11),
      Q => axi_data_V_14_fu_92(11),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(12),
      Q => axi_data_V_14_fu_92(12),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(13),
      Q => axi_data_V_14_fu_92(13),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(14),
      Q => axi_data_V_14_fu_92(14),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(15),
      Q => axi_data_V_14_fu_92(15),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(16),
      Q => axi_data_V_14_fu_92(16),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(17),
      Q => axi_data_V_14_fu_92(17),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(18),
      Q => axi_data_V_14_fu_92(18),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(19),
      Q => axi_data_V_14_fu_92(19),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(1),
      Q => axi_data_V_14_fu_92(1),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(20),
      Q => axi_data_V_14_fu_92(20),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(21),
      Q => axi_data_V_14_fu_92(21),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(22),
      Q => axi_data_V_14_fu_92(22),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(23),
      Q => axi_data_V_14_fu_92(23),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(2),
      Q => axi_data_V_14_fu_92(2),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(3),
      Q => axi_data_V_14_fu_92(3),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(4),
      Q => axi_data_V_14_fu_92(4),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(5),
      Q => axi_data_V_14_fu_92(5),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(6),
      Q => axi_data_V_14_fu_92(6),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(7),
      Q => axi_data_V_14_fu_92(7),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(8),
      Q => axi_data_V_14_fu_92(8),
      R => '0'
    );
\axi_data_V_14_fu_92_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_s_axis_video_V_data_V_U_n_7,
      D => p_1_in(9),
      Q => axi_data_V_14_fu_92(9),
      R => '0'
    );
\axi_last_V_2_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_n_8,
      Q => axi_last_V_2_reg_160,
      R => '0'
    );
\cols_reg_349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_15,
      Q => cols_reg_349(0),
      R => '0'
    );
\cols_reg_349_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_5,
      Q => cols_reg_349(10),
      R => '0'
    );
\cols_reg_349_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_14,
      Q => cols_reg_349(1),
      R => '0'
    );
\cols_reg_349_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_13,
      Q => cols_reg_349(2),
      R => '0'
    );
\cols_reg_349_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_12,
      Q => cols_reg_349(3),
      R => '0'
    );
\cols_reg_349_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_11,
      Q => cols_reg_349(4),
      R => '0'
    );
\cols_reg_349_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_10,
      Q => cols_reg_349(5),
      R => '0'
    );
\cols_reg_349_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_9,
      Q => cols_reg_349(6),
      R => '0'
    );
\cols_reg_349_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_8,
      Q => cols_reg_349(7),
      R => '0'
    );
\cols_reg_349_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_7,
      Q => cols_reg_349(8),
      R => '0'
    );
\cols_reg_349_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_258_n_6,
      Q => cols_reg_349(9),
      R => '0'
    );
\cond_reg_339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_339_reg[0]_1\,
      Q => \^cond_reg_339_reg[0]_0\,
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1) => ap_NS_fsm(9),
      D(0) => ap_NS_fsm(4),
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[9]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_10,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_V_14_fu_921 => axi_data_V_14_fu_921,
      \eol_reg_173_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_12,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_5,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_146 => sof_reg_146,
      \sof_reg_146_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_11
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_12,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(0) => ap_NS_fsm(2),
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => regslice_both_s_axis_video_V_user_V_U_n_7,
      ap_done_reg1 => ap_done_reg1,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_2_reg_160 => axi_last_V_2_reg_160,
      \axi_last_V_2_reg_160_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_n_8,
      axi_last_V_fu_48 => axi_last_V_fu_48,
      \axi_last_V_fu_48_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_s_axis_video_V_user_V_U_n_8,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      \B_V_data_1_state_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_5,
      D(1 downto 0) => ap_NS_fsm(7 downto 6),
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state7,
      Q(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[5]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_58,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_fu_96_reg[23]_0\(23 downto 16) => tmp_s_fu_260_p4(7 downto 0),
      \axi_data_V_fu_96_reg[23]_0\(15 downto 8) => tmp_1_fu_281_p4(7 downto 0),
      \axi_data_V_fu_96_reg[23]_0\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_50,
      \axi_data_V_fu_96_reg[23]_0\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_51,
      \axi_data_V_fu_96_reg[23]_0\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_52,
      \axi_data_V_fu_96_reg[23]_0\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_53,
      \axi_data_V_fu_96_reg[23]_0\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_54,
      \axi_data_V_fu_96_reg[23]_0\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_55,
      \axi_data_V_fu_96_reg[23]_0\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_56,
      \axi_data_V_fu_96_reg[23]_0\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_57,
      \axi_data_V_fu_96_reg[23]_1\(23 downto 0) => p_0_in(23 downto 0),
      \axi_last_V_fu_100_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_7,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_eol_out,
      icmp_ln500_fu_213_p2_carry_0(10 downto 0) => cols_reg_349(10 downto 0),
      \icmp_ln500_reg_349_reg[0]_0\ => \icmp_ln500_reg_349_reg[0]\,
      \in\(23 downto 0) => \in\(23 downto 0),
      mOutPtr110_out_2 => mOutPtr110_out_2,
      \p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\ => \^cond_reg_339_reg[0]_0\,
      p_14_in => p_14_in,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      shiftReg_ce => shiftReg_ce,
      sof_reg_146 => sof_reg_146,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_58,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_253: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_99
     port map (
      Q(10 downto 0) => d_read_reg_22(10 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => \d_read_reg_22_reg[10]_0\(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_258: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_100
     port map (
      Q(10) => grp_reg_unsigned_short_s_fu_258_n_5,
      Q(9) => grp_reg_unsigned_short_s_fu_258_n_6,
      Q(8) => grp_reg_unsigned_short_s_fu_258_n_7,
      Q(7) => grp_reg_unsigned_short_s_fu_258_n_8,
      Q(6) => grp_reg_unsigned_short_s_fu_258_n_9,
      Q(5) => grp_reg_unsigned_short_s_fu_258_n_10,
      Q(4) => grp_reg_unsigned_short_s_fu_258_n_11,
      Q(3) => grp_reg_unsigned_short_s_fu_258_n_12,
      Q(2) => grp_reg_unsigned_short_s_fu_258_n_13,
      Q(1) => grp_reg_unsigned_short_s_fu_258_n_14,
      Q(0) => grp_reg_unsigned_short_s_fu_258_n_15,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => \d_read_reg_22_reg[10]\(10 downto 0)
    );
\i_fu_96[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_96_reg(0),
      O => i_4_fu_274_p2(0)
    );
\i_fu_96[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_96_reg(8),
      I1 => i_fu_96_reg(6),
      I2 => \i_fu_96[10]_i_3_n_5\,
      I3 => i_fu_96_reg(7),
      I4 => i_fu_96_reg(9),
      I5 => i_fu_96_reg(10),
      O => i_4_fu_274_p2(10)
    );
\i_fu_96[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_96_reg(5),
      I1 => i_fu_96_reg(3),
      I2 => i_fu_96_reg(1),
      I3 => i_fu_96_reg(0),
      I4 => i_fu_96_reg(2),
      I5 => i_fu_96_reg(4),
      O => \i_fu_96[10]_i_3_n_5\
    );
\i_fu_96[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => i_fu_96_reg(1),
      O => i_4_fu_274_p2(1)
    );
\i_fu_96[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_96_reg(0),
      I1 => i_fu_96_reg(1),
      I2 => i_fu_96_reg(2),
      O => i_4_fu_274_p2(2)
    );
\i_fu_96[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_96_reg(1),
      I1 => i_fu_96_reg(0),
      I2 => i_fu_96_reg(2),
      I3 => i_fu_96_reg(3),
      O => i_4_fu_274_p2(3)
    );
\i_fu_96[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_96_reg(2),
      I1 => i_fu_96_reg(0),
      I2 => i_fu_96_reg(1),
      I3 => i_fu_96_reg(3),
      I4 => i_fu_96_reg(4),
      O => i_4_fu_274_p2(4)
    );
\i_fu_96[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_96_reg(3),
      I1 => i_fu_96_reg(1),
      I2 => i_fu_96_reg(0),
      I3 => i_fu_96_reg(2),
      I4 => i_fu_96_reg(4),
      I5 => i_fu_96_reg(5),
      O => i_4_fu_274_p2(5)
    );
\i_fu_96[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_fu_96[10]_i_3_n_5\,
      I1 => i_fu_96_reg(6),
      O => i_4_fu_274_p2(6)
    );
\i_fu_96[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_fu_96[10]_i_3_n_5\,
      I1 => i_fu_96_reg(6),
      I2 => i_fu_96_reg(7),
      O => i_4_fu_274_p2(7)
    );
\i_fu_96[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_96_reg(6),
      I1 => \i_fu_96[10]_i_3_n_5\,
      I2 => i_fu_96_reg(7),
      I3 => i_fu_96_reg(8),
      O => i_4_fu_274_p2(8)
    );
\i_fu_96[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_96_reg(7),
      I1 => \i_fu_96[10]_i_3_n_5\,
      I2 => i_fu_96_reg(6),
      I3 => i_fu_96_reg(8),
      I4 => i_fu_96_reg(9),
      O => i_4_fu_274_p2(9)
    );
\i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(0),
      Q => i_fu_96_reg(0),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(10),
      Q => i_fu_96_reg(10),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(1),
      Q => i_fu_96_reg(1),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(2),
      Q => i_fu_96_reg(2),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(3),
      Q => i_fu_96_reg(3),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(4),
      Q => i_fu_96_reg(4),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(5),
      Q => i_fu_96_reg(5),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(6),
      Q => i_fu_96_reg(6),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(7),
      Q => i_fu_96_reg(7),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(8),
      Q => i_fu_96_reg(8),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
\i_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => i_4_fu_274_p2(9),
      Q => i_fu_96_reg(9),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => AXIvideo2MultiPixStream_U0_ap_ready
    );
\internal_empty_n_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_height_c21_full_n,
      I2 => HwReg_width_c18_channel_empty_n,
      I3 => HwReg_height_c22_channel_empty_n,
      I4 => HwReg_InVideoFormat_channel_empty_n,
      I5 => HwReg_width_c17_full_n,
      O => \ap_CS_fsm_reg[0]_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_InVideoFormat_channel_full_n,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_width_c18_channel_empty_n,
      I3 => HwReg_width_c18_channel_full_n,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_3__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => HwReg_height_c22_channel_empty_n,
      I3 => HwReg_height_c22_channel_full_n,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      O => mOutPtr110_out_1
    );
regslice_both_s_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both_101
     port map (
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(23 downto 0) => p_1_in(23 downto 0),
      E(0) => regslice_both_s_axis_video_V_data_V_U_n_7,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_V_14_fu_921 => axi_data_V_14_fu_921,
      \axi_data_V_14_fu_92_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_10,
      \axi_data_V_14_fu_92_reg[23]\(23 downto 16) => tmp_s_fu_260_p4(7 downto 0),
      \axi_data_V_14_fu_92_reg[23]\(15 downto 8) => tmp_1_fu_281_p4(7 downto 0),
      \axi_data_V_14_fu_92_reg[23]\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_50,
      \axi_data_V_14_fu_92_reg[23]\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_51,
      \axi_data_V_14_fu_92_reg[23]\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_52,
      \axi_data_V_14_fu_92_reg[23]\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_53,
      \axi_data_V_14_fu_92_reg[23]\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_54,
      \axi_data_V_14_fu_92_reg[23]\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_55,
      \axi_data_V_14_fu_92_reg[23]\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_56,
      \axi_data_V_14_fu_92_reg[23]\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_n_57,
      \axi_data_V_fu_96_reg[23]\(23 downto 0) => axi_data_V_14_fu_92(23 downto 0),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg(23 downto 0) => p_0_in(23 downto 0),
      p_14_in => p_14_in,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_102\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_2_reg_160 => axi_last_V_2_reg_160,
      axi_last_V_fu_48 => axi_last_V_fu_48,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_192_ap_start_reg_reg => regslice_both_s_axis_video_V_last_V_U_n_7,
      p_14_in => p_14_in,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_103\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_7,
      D(0) => ap_NS_fsm(3),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => regslice_both_s_axis_video_V_user_V_U_n_8,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_reg1 => ap_done_reg1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_172_ap_start_reg,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
\rows_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(0),
      Q => rows_reg_344(0),
      R => '0'
    );
\rows_reg_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(10),
      Q => rows_reg_344(10),
      R => '0'
    );
\rows_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(1),
      Q => rows_reg_344(1),
      R => '0'
    );
\rows_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(2),
      Q => rows_reg_344(2),
      R => '0'
    );
\rows_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(3),
      Q => rows_reg_344(3),
      R => '0'
    );
\rows_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(4),
      Q => rows_reg_344(4),
      R => '0'
    );
\rows_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(5),
      Q => rows_reg_344(5),
      R => '0'
    );
\rows_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(6),
      Q => rows_reg_344(6),
      R => '0'
    );
\rows_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(7),
      Q => rows_reg_344(7),
      R => '0'
    );
\rows_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(8),
      Q => rows_reg_344(8),
      R => '0'
    );
\rows_reg_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(9),
      Q => rows_reg_344(9),
      R => '0'
    );
\sof_reg_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_221_n_11,
      Q => sof_reg_146,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo is
  port (
    \icmp_ln619_reg_376_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    \icmp_ln619_reg_376_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[23]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_read_reg_22_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo is
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_3__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__2_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_phi_mux_axi_data_V_12_phi_fu_196_p6 : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal ap_phi_mux_p_Val2_1_phi_fu_185_p6 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal cols_reg_200 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_36 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_40 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_42 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_18 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_19 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_20 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_21 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_22 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_23 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_24 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_25 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_147_n_9 : STD_LOGIC;
  signal i_2_fu_172_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_80[10]_i_2_n_5\ : STD_LOGIC;
  signal i_fu_80_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal icmp_ln617_fu_167_p2 : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_m_axis_video_V_data_V_U_n_8 : STD_LOGIC;
  signal rows_reg_195 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sof_reg_102 : STD_LOGIC;
  signal sub_fu_158_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_reg_205 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_reg_205[10]_i_2_n_5\ : STD_LOGIC;
  signal tmp_last_V_reg_380_pp0_iter1_reg : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_80[1]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \i_fu_80[2]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \i_fu_80[3]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \i_fu_80[4]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \i_fu_80[6]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \i_fu_80[7]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \i_fu_80[8]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \i_fu_80[9]_i_1\ : label is "soft_lutpair611";
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_height_c_empty_n,
      O => \^sr\(0)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln617_fu_167_p2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[5]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_fu_80_reg(10),
      I1 => rows_reg_195(10),
      I2 => i_fu_80_reg(9),
      I3 => rows_reg_195(9),
      O => \ap_CS_fsm[5]_i_3__2_n_5\
    );
\ap_CS_fsm[5]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_195(8),
      I1 => i_fu_80_reg(8),
      I2 => rows_reg_195(7),
      I3 => i_fu_80_reg(7),
      I4 => i_fu_80_reg(6),
      I5 => rows_reg_195(6),
      O => \ap_CS_fsm[5]_i_4__2_n_5\
    );
\ap_CS_fsm[5]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_195(5),
      I1 => i_fu_80_reg(5),
      I2 => rows_reg_195(4),
      I3 => i_fu_80_reg(4),
      I4 => i_fu_80_reg(3),
      I5 => rows_reg_195(3),
      O => \ap_CS_fsm[5]_i_5__2_n_5\
    );
\ap_CS_fsm[5]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rows_reg_195(2),
      I1 => i_fu_80_reg(2),
      I2 => rows_reg_195(1),
      I3 => i_fu_80_reg(1),
      I4 => i_fu_80_reg(0),
      I5 => rows_reg_195(0),
      O => \ap_CS_fsm[5]_i_6__2_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^sr\(0),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln617_fu_167_p2,
      CO(2) => \ap_CS_fsm_reg[5]_i_2__2_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2__2_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2__2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_3__2_n_5\,
      S(2) => \ap_CS_fsm[5]_i_4__2_n_5\,
      S(1) => \ap_CS_fsm[5]_i_5__2_n_5\,
      S(0) => \ap_CS_fsm[5]_i_6__2_n_5\
    );
\cols_reg_200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_25,
      Q => cols_reg_200(0),
      R => '0'
    );
\cols_reg_200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_15,
      Q => cols_reg_200(10),
      R => '0'
    );
\cols_reg_200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_24,
      Q => cols_reg_200(1),
      R => '0'
    );
\cols_reg_200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_23,
      Q => cols_reg_200(2),
      R => '0'
    );
\cols_reg_200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_22,
      Q => cols_reg_200(3),
      R => '0'
    );
\cols_reg_200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_21,
      Q => cols_reg_200(4),
      R => '0'
    );
\cols_reg_200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_20,
      Q => cols_reg_200(5),
      R => '0'
    );
\cols_reg_200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_19,
      Q => cols_reg_200(6),
      R => '0'
    );
\cols_reg_200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_18,
      Q => cols_reg_200(7),
      R => '0'
    );
\cols_reg_200_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_17,
      Q => cols_reg_200(8),
      R => '0'
    );
\cols_reg_200_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_16,
      Q => cols_reg_200(9),
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
     port map (
      \B_V_data_1_payload_A_reg[23]\ => \B_V_data_1_payload_A_reg[23]\,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_40,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[1]\ => \^b_v_data_1_state_reg[0]\,
      D(1) => ap_NS_fsm(4),
      D(0) => ap_NS_fsm(2),
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\(7 downto 0) => \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(7 downto 0),
      ap_rst_n => ap_rst_n,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_36,
      \icmp_ln619_reg_376_pp0_iter1_reg_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11,
      \icmp_ln619_reg_376_reg[0]_0\ => \icmp_ln619_reg_376_reg[0]\,
      \icmp_ln619_reg_376_reg[0]_1\(0) => \icmp_ln619_reg_376_reg[0]_0\(0),
      \icmp_ln619_reg_376_reg[0]_2\(10 downto 0) => cols_reg_200(10 downto 0),
      internal_empty_n_reg => internal_empty_n_reg,
      internal_full_n => internal_full_n,
      internal_full_n_reg => internal_full_n_reg,
      mOutPtr110_out_0 => mOutPtr110_out_0,
      \mOutPtr_reg[4]\ => \mOutPtr_reg[4]\,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \out\(23 downto 0) => \out\(23 downto 0),
      \pix_444_V_reg_396_reg[7]_0\(23 downto 16) => ap_phi_mux_axi_data_V_12_phi_fu_196_p6(23 downto 16),
      \pix_444_V_reg_396_reg[7]_0\(15 downto 8) => ap_phi_mux_p_Val2_1_phi_fu_185_p6(15 downto 8),
      \pix_444_V_reg_396_reg[7]_0\(7 downto 0) => data1(7 downto 0),
      sof_reg_102 => sof_reg_102,
      \sof_reg_102_reg[0]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_42,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      tmp_last_V_fu_225_p2_carry_0(10 downto 0) => sub_reg_205(10 downto 0),
      tmp_last_V_reg_380_pp0_iter1_reg => tmp_last_V_reg_380_pp0_iter1_reg,
      \tmp_user_V_reg_159_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_7,
      \tmp_user_V_reg_159_reg[0]_1\ => regslice_both_m_axis_video_V_data_V_U_n_8
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_36,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg,
      R => SS(0)
    );
grp_reg_unsigned_short_s_fu_141: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s
     port map (
      Q(10 downto 0) => d_read_reg_22(10 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => \d_read_reg_22_reg[10]\(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_147: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_reg_unsigned_short_s_58
     port map (
      D(9) => grp_reg_unsigned_short_s_fu_147_n_5,
      D(8) => grp_reg_unsigned_short_s_fu_147_n_6,
      D(7) => grp_reg_unsigned_short_s_fu_147_n_7,
      D(6) => grp_reg_unsigned_short_s_fu_147_n_8,
      D(5) => grp_reg_unsigned_short_s_fu_147_n_9,
      D(4) => grp_reg_unsigned_short_s_fu_147_n_10,
      D(3) => grp_reg_unsigned_short_s_fu_147_n_11,
      D(2) => grp_reg_unsigned_short_s_fu_147_n_12,
      D(1) => grp_reg_unsigned_short_s_fu_147_n_13,
      D(0) => grp_reg_unsigned_short_s_fu_147_n_14,
      Q(10) => grp_reg_unsigned_short_s_fu_147_n_15,
      Q(9) => grp_reg_unsigned_short_s_fu_147_n_16,
      Q(8) => grp_reg_unsigned_short_s_fu_147_n_17,
      Q(7) => grp_reg_unsigned_short_s_fu_147_n_18,
      Q(6) => grp_reg_unsigned_short_s_fu_147_n_19,
      Q(5) => grp_reg_unsigned_short_s_fu_147_n_20,
      Q(4) => grp_reg_unsigned_short_s_fu_147_n_21,
      Q(3) => grp_reg_unsigned_short_s_fu_147_n_22,
      Q(2) => grp_reg_unsigned_short_s_fu_147_n_23,
      Q(1) => grp_reg_unsigned_short_s_fu_147_n_24,
      Q(0) => grp_reg_unsigned_short_s_fu_147_n_25,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => D(10 downto 0),
      \sub_reg_205_reg[6]\ => \sub_reg_205[10]_i_2_n_5\
    );
\i_fu_80[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_80_reg(0),
      O => i_2_fu_172_p2(0)
    );
\i_fu_80[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_fu_80[10]_i_2_n_5\,
      I1 => i_fu_80_reg(6),
      I2 => i_fu_80_reg(9),
      I3 => i_fu_80_reg(8),
      I4 => i_fu_80_reg(7),
      I5 => i_fu_80_reg(10),
      O => i_2_fu_172_p2(10)
    );
\i_fu_80[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_80_reg(4),
      I1 => i_fu_80_reg(2),
      I2 => i_fu_80_reg(0),
      I3 => i_fu_80_reg(1),
      I4 => i_fu_80_reg(3),
      I5 => i_fu_80_reg(5),
      O => \i_fu_80[10]_i_2_n_5\
    );
\i_fu_80[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_80_reg(0),
      I1 => i_fu_80_reg(1),
      O => i_2_fu_172_p2(1)
    );
\i_fu_80[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_80_reg(1),
      I1 => i_fu_80_reg(0),
      I2 => i_fu_80_reg(2),
      O => i_2_fu_172_p2(2)
    );
\i_fu_80[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_fu_80_reg(2),
      I1 => i_fu_80_reg(0),
      I2 => i_fu_80_reg(1),
      I3 => i_fu_80_reg(3),
      O => i_2_fu_172_p2(3)
    );
\i_fu_80[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_fu_80_reg(3),
      I1 => i_fu_80_reg(1),
      I2 => i_fu_80_reg(0),
      I3 => i_fu_80_reg(2),
      I4 => i_fu_80_reg(4),
      O => i_2_fu_172_p2(4)
    );
\i_fu_80[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => i_fu_80_reg(4),
      I1 => i_fu_80_reg(2),
      I2 => i_fu_80_reg(0),
      I3 => i_fu_80_reg(1),
      I4 => i_fu_80_reg(3),
      I5 => i_fu_80_reg(5),
      O => i_2_fu_172_p2(5)
    );
\i_fu_80[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_fu_80[10]_i_2_n_5\,
      I1 => i_fu_80_reg(6),
      O => i_2_fu_172_p2(6)
    );
\i_fu_80[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_fu_80[10]_i_2_n_5\,
      I1 => i_fu_80_reg(6),
      I2 => i_fu_80_reg(7),
      O => i_2_fu_172_p2(7)
    );
\i_fu_80[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_fu_80[10]_i_2_n_5\,
      I1 => i_fu_80_reg(6),
      I2 => i_fu_80_reg(7),
      I3 => i_fu_80_reg(8),
      O => i_2_fu_172_p2(8)
    );
\i_fu_80[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_fu_80[10]_i_2_n_5\,
      I1 => i_fu_80_reg(6),
      I2 => i_fu_80_reg(7),
      I3 => i_fu_80_reg(8),
      I4 => i_fu_80_reg(9),
      O => i_2_fu_172_p2(9)
    );
\i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(0),
      Q => i_fu_80_reg(0),
      R => \^sr\(0)
    );
\i_fu_80_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(10),
      Q => i_fu_80_reg(10),
      R => \^sr\(0)
    );
\i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(1),
      Q => i_fu_80_reg(1),
      R => \^sr\(0)
    );
\i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(2),
      Q => i_fu_80_reg(2),
      R => \^sr\(0)
    );
\i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(3),
      Q => i_fu_80_reg(3),
      R => \^sr\(0)
    );
\i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(4),
      Q => i_fu_80_reg(4),
      R => \^sr\(0)
    );
\i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(5),
      Q => i_fu_80_reg(5),
      R => \^sr\(0)
    );
\i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(6),
      Q => i_fu_80_reg(6),
      R => \^sr\(0)
    );
\i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(7),
      Q => i_fu_80_reg(7),
      R => \^sr\(0)
    );
\i_fu_80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(8),
      Q => i_fu_80_reg(8),
      R => \^sr\(0)
    );
\i_fu_80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_2_fu_172_p2(9),
      Q => i_fu_80_reg(9),
      R => \^sr\(0)
    );
regslice_both_m_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[23]_0\(23 downto 16) => ap_phi_mux_axi_data_V_12_phi_fu_196_p6(23 downto 16),
      \B_V_data_1_payload_A_reg[23]_0\(15 downto 8) => ap_phi_mux_p_Val2_1_phi_fu_185_p6(15 downto 8),
      \B_V_data_1_payload_A_reg[23]_0\(7 downto 0) => data1(7 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_40,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => \^b_v_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11,
      CO(0) => icmp_ln617_fu_167_p2,
      D(1) => ap_NS_fsm(5),
      D(0) => ap_NS_fsm(0),
      E(0) => E(0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[4]\ => regslice_both_m_axis_video_V_data_V_U_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      mOutPtr110_out => mOutPtr110_out,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      shiftReg_ce => shiftReg_ce
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1\
     port map (
      \B_V_data_1_state_reg[1]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      tmp_last_V_reg_380_pp0_iter1_reg => tmp_last_V_reg_380_pp0_iter1_reg
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_regslice_both__parameterized1_59\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_7,
      \B_V_data_1_state_reg[1]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_11,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\rows_reg_195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => rows_reg_195(0),
      R => '0'
    );
\rows_reg_195_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(10),
      Q => rows_reg_195(10),
      R => '0'
    );
\rows_reg_195_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => rows_reg_195(1),
      R => '0'
    );
\rows_reg_195_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => rows_reg_195(2),
      R => '0'
    );
\rows_reg_195_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => rows_reg_195(3),
      R => '0'
    );
\rows_reg_195_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => rows_reg_195(4),
      R => '0'
    );
\rows_reg_195_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => rows_reg_195(5),
      R => '0'
    );
\rows_reg_195_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => rows_reg_195(6),
      R => '0'
    );
\rows_reg_195_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => rows_reg_195(7),
      R => '0'
    );
\rows_reg_195_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => rows_reg_195(8),
      R => '0'
    );
\rows_reg_195_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => rows_reg_195(9),
      R => '0'
    );
\sof_reg_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_n_42,
      Q => sof_reg_102,
      R => '0'
    );
\sub_reg_205[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => grp_reg_unsigned_short_s_fu_147_n_25,
      O => sub_fu_158_p2(0)
    );
\sub_reg_205[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => grp_reg_unsigned_short_s_fu_147_n_21,
      I1 => grp_reg_unsigned_short_s_fu_147_n_23,
      I2 => grp_reg_unsigned_short_s_fu_147_n_25,
      I3 => grp_reg_unsigned_short_s_fu_147_n_24,
      I4 => grp_reg_unsigned_short_s_fu_147_n_22,
      I5 => grp_reg_unsigned_short_s_fu_147_n_20,
      O => \sub_reg_205[10]_i_2_n_5\
    );
\sub_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_158_p2(0),
      Q => sub_reg_205(0),
      R => '0'
    );
\sub_reg_205_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_5,
      Q => sub_reg_205(10),
      R => '0'
    );
\sub_reg_205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_14,
      Q => sub_reg_205(1),
      R => '0'
    );
\sub_reg_205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_13,
      Q => sub_reg_205(2),
      R => '0'
    );
\sub_reg_205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_12,
      Q => sub_reg_205(3),
      R => '0'
    );
\sub_reg_205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_11,
      Q => sub_reg_205(4),
      R => '0'
    );
\sub_reg_205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_10,
      Q => sub_reg_205(5),
      R => '0'
    );
\sub_reg_205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_9,
      Q => sub_reg_205(6),
      R => '0'
    );
\sub_reg_205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_8,
      Q => sub_reg_205(7),
      R => '0'
    );
\sub_reg_205_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_7,
      Q => sub_reg_205(8),
      R => '0'
    );
\sub_reg_205_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_147_n_6,
      Q => sub_reg_205(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 is
  port (
    or_ln105_2_reg_1131 : out STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter2_reg : out STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : out STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter6_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter9_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg : in STD_LOGIC;
    \icmp_ln104_1_fu_397_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    stream_in_hresampled_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    cmp20_not_reg_632 : in STD_LOGIC;
    cmp17_not_reg_627 : in STD_LOGIC;
    internal_full_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    v_hcresampler_core_1_U0_stream_csc_read : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    \max_val_reg_1326_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \min_val_reg_1334_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 is
  signal Bpix_reg_1126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Bres_reg_1354 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \Bres_reg_1354[11]_i_2_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[11]_i_3_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[11]_i_4_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[11]_i_5_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[13]_i_2_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[13]_i_3_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_10_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_11_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_13_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_14_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_15_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_16_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_17_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_18_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_19_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_20_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_3_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_4_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_5_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_6_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_8_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[3]_i_9_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[7]_i_2_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[7]_i_3_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[7]_i_4_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354[7]_i_5_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_12_n_6\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_12_n_7\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_12_n_8\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_7_n_6\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_7_n_7\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[3]_i_7_n_8\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \Bres_reg_1354_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal Gres_reg_1348 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \Gres_reg_1348[11]_i_2_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[11]_i_3_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[11]_i_4_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[11]_i_5_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[13]_i_2_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[13]_i_3_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_10_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_11_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_13_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_14_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_15_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_16_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_17_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_18_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_19_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_20_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_3_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_4_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_5_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_6_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_8_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[3]_i_9_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[7]_i_2_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[7]_i_3_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[7]_i_4_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348[7]_i_5_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_12_n_6\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_12_n_7\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_12_n_8\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_7_n_6\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_7_n_7\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[3]_i_7_n_8\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \Gres_reg_1348_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal Rres_reg_1342 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \Rres_reg_1342[11]_i_2_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[11]_i_3_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[11]_i_4_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[11]_i_5_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[13]_i_2_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[13]_i_3_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_10_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_11_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_13_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_14_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_15_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_16_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_17_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_18_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_19_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_20_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_3_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_4_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_5_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_6_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_8_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[3]_i_9_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[7]_i_2_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[7]_i_3_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[7]_i_4_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342[7]_i_5_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_12_n_6\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_12_n_7\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_12_n_8\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_7_n_6\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_7_n_7\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[3]_i_7_n_8\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \Rres_reg_1342_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln147_1_fu_623_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln147_1_reg_1266 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln147_1_reg_1266[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[19]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[19]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[19]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[19]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[23]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_1_reg_1266_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln147_2_reg_1276 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln147_2_reg_1276[24]_i_1_n_5\ : STD_LOGIC;
  signal add_ln147_4_fu_764_p2 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal \add_ln147_4_fu_764_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln147_4_fu_764_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_n_5 : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_n_6 : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_n_7 : STD_LOGIC;
  signal add_ln147_4_fu_764_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln147_reg_1236[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[0]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[10]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[11]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[12]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[13]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[14]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[15]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[16]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[17]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[18]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[19]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[1]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[20]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[21]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[22]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[23]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[2]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[3]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[4]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[5]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[6]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[7]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[8]\ : STD_LOGIC;
  signal \add_ln147_reg_1236_reg_n_5_[9]\ : STD_LOGIC;
  signal add_ln149_1_fu_646_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln149_1_reg_1286 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln149_1_reg_1286[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[19]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[19]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[19]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[19]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[23]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_1_reg_1286_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln149_2_reg_1296 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln149_3_fu_720_p2 : STD_LOGIC_VECTOR ( 25 downto 12 );
  signal add_ln149_4_fu_768_p2 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal \add_ln149_4_fu_768_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln149_4_fu_768_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_n_5 : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_n_6 : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_n_7 : STD_LOGIC;
  signal add_ln149_4_fu_768_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[0]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[10]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[11]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[12]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[13]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[14]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[15]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[16]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[17]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[18]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[19]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[1]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[20]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[21]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[22]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[23]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[2]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[3]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[4]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[5]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[6]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[7]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[8]\ : STD_LOGIC;
  signal \add_ln149_reg_1248_reg_n_5_[9]\ : STD_LOGIC;
  signal add_ln151_1_fu_669_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln151_1_reg_1306 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln151_1_reg_1306[11]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[11]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[11]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[19]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[19]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[19]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[19]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[23]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[3]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[3]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[3]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_1_reg_1306_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal add_ln151_2_reg_1316 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln151_3_fu_742_p2 : STD_LOGIC_VECTOR ( 25 downto 12 );
  signal add_ln151_4_fu_772_p2 : STD_LOGIC_VECTOR ( 19 downto 12 );
  signal \add_ln151_4_fu_772_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__2_n_8\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__3_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__3_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__3_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__3_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln151_4_fu_772_p2_carry__3_n_8\ : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_n_5 : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_n_6 : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_n_7 : STD_LOGIC;
  signal add_ln151_4_fu_772_p2_carry_n_8 : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[0]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[10]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[11]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[12]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[13]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[14]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[15]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[16]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[17]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[18]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[19]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[1]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[20]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[21]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[22]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[23]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[2]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[3]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[4]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[5]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[6]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[7]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[8]\ : STD_LOGIC;
  signal \add_ln151_reg_1260_reg_n_5_[9]\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_5\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready : STD_LOGIC;
  signal icmp_ln103_1_fu_379_p2 : STD_LOGIC;
  signal \icmp_ln103_1_fu_379_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln103_1_fu_379_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln103_1_fu_379_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln103_1_fu_379_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln103_1_fu_379_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln103_fu_373_p2 : STD_LOGIC;
  signal \icmp_ln103_fu_373_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln103_fu_373_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2 : STD_LOGIC;
  signal \icmp_ln104_1_fu_397_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln104_1_fu_397_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln104_1_fu_397_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2 : STD_LOGIC;
  signal \icmp_ln104_fu_391_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln104_fu_391_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln104_fu_391_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln153_1_fu_781_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln153_1_fu_781_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln153_fu_776_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln153_fu_776_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln153_fu_776_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln153_fu_776_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln153_fu_776_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln153_fu_776_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln153_fu_776_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln154_1_fu_815_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln154_1_fu_815_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln154_fu_810_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln154_fu_810_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln154_fu_810_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln154_fu_810_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln154_fu_810_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln154_fu_810_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln154_fu_810_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln155_1_fu_835_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln155_1_fu_835_p2_carry_n_8 : STD_LOGIC;
  signal \icmp_ln155_fu_830_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln155_fu_830_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln155_fu_830_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln155_fu_830_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln155_fu_830_p2_carry__0_n_7\ : STD_LOGIC;
  signal \icmp_ln155_fu_830_p2_carry__0_n_8\ : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln155_fu_830_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln91_fu_367_p2 : STD_LOGIC;
  signal icmp_ln91_fu_367_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln91_fu_367_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln91_fu_367_p2_carry_n_8 : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal \^moutptr110_out\ : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U126_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U128_n_9 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_10 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_11 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_12 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_13 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_14 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_15 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_16 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_17 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_18 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_19 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_20 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_21 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_22 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_23 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_24 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_25 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_26 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_27 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_28 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_5 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_6 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_7 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_8 : STD_LOGIC;
  signal mac_muladd_16s_8ns_12ns_24_4_1_U130_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U132_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U133_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U134_n_9 : STD_LOGIC;
  signal max_val_reg_1326 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal min_val_reg_1334 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mul_ln147_1_reg_1230_reg_n_5_[0]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[10]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[11]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[12]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[13]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[14]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[15]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[16]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[17]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[18]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[19]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[1]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[20]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[21]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[22]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[23]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[2]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[3]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[4]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[5]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[6]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[7]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[8]\ : STD_LOGIC;
  signal \mul_ln147_1_reg_1230_reg_n_5_[9]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[0]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[10]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[11]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[12]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[13]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[14]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[15]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[16]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[17]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[18]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[19]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[1]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[20]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[21]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[22]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[23]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[2]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[3]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[4]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[5]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[6]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[7]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[8]\ : STD_LOGIC;
  signal \mul_ln149_1_reg_1242_reg_n_5_[9]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[0]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[10]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[11]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[12]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[13]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[14]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[15]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[16]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[17]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[18]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[19]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[1]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[20]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[21]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[22]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[23]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[2]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[3]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[4]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[5]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[6]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[7]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[8]\ : STD_LOGIC;
  signal \mul_ln151_1_reg_1254_reg_n_5_[9]\ : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_10 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_11 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_12 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_13 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_14 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_15 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_16 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_17 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_18 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_19 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_20 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_21 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_22 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_23 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_24 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_25 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_26 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_27 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_28 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_5 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_6 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_7 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_8 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U127_n_9 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_10 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_11 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_12 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_13 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_14 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_15 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_16 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_17 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_18 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_19 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_20 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_21 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_22 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_23 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_24 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_25 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_26 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_27 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_28 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_5 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_6 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_7 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_8 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U129_n_9 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_10 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_11 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_12 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_13 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_14 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_15 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_16 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_17 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_18 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_19 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_20 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_21 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_22 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_23 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_24 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_25 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_26 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_27 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_28 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_5 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_6 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_7 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_8 : STD_LOGIC;
  signal mul_mul_16s_8ns_24_4_1_U131_n_9 : STD_LOGIC;
  signal or_ln105_1_reg_1111 : STD_LOGIC;
  signal or_ln105_2_fu_468_p2 : STD_LOGIC;
  signal \^or_ln105_2_reg_1131\ : STD_LOGIC;
  signal \^or_ln105_2_reg_1131_pp0_iter2_reg\ : STD_LOGIC;
  signal or_ln105_2_reg_1131_pp0_iter3_reg : STD_LOGIC;
  signal \^or_ln105_2_reg_1131_pp0_iter4_reg\ : STD_LOGIC;
  signal or_ln105_2_reg_1131_pp0_iter5_reg : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal select_ln153_1_fu_803_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln154_1_fu_871_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln155_1_fu_857_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln147_1_reg_1281 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln147_1_reg_1281_pp0_iter7_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln147_fu_629_p1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln147_reg_1271 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \trunc_ln147_reg_1271[11]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[11]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[11]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[11]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[15]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[15]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[15]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[15]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[19]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[19]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[19]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[19]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[3]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[3]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[3]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[3]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271[7]_i_5_n_5\ : STD_LOGIC;
  signal trunc_ln147_reg_1271_pp0_iter7_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \trunc_ln147_reg_1271_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln147_reg_1271_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal trunc_ln149_1_reg_1301 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln149_1_reg_1301_pp0_iter7_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln149_fu_652_p1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln149_reg_1291 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \trunc_ln149_reg_1291[11]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[11]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[11]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[11]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[15]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[15]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[15]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[15]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[19]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[19]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[19]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[19]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[3]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[3]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[3]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[3]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291[7]_i_5_n_5\ : STD_LOGIC;
  signal trunc_ln149_reg_1291_pp0_iter7_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \trunc_ln149_reg_1291_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln149_reg_1291_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal trunc_ln151_1_reg_1321 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln151_1_reg_1321_pp0_iter7_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln151_fu_675_p1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal trunc_ln151_reg_1311 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \trunc_ln151_reg_1311[11]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[11]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[11]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[11]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[15]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[15]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[15]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[15]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[19]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[19]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[19]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[19]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[3]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[3]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[3]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[3]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[7]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[7]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[7]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311[7]_i_5_n_5\ : STD_LOGIC;
  signal trunc_ln151_reg_1311_pp0_iter7_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \trunc_ln151_reg_1311_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln151_reg_1311_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal x_fu_140_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_Bres_reg_1354_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Bres_reg_1354_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Bres_reg_1354_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bres_reg_1354_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Bres_reg_1354_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gres_reg_1348_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Gres_reg_1348_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Gres_reg_1348_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gres_reg_1348_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Gres_reg_1348_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Rres_reg_1342_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Rres_reg_1342_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Rres_reg_1342_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Rres_reg_1342_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Rres_reg_1342_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln147_1_reg_1266_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln147_1_reg_1266_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln147_1_reg_1266_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln147_4_fu_764_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln147_4_fu_764_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln147_4_fu_764_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln147_4_fu_764_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln149_1_reg_1286_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln149_1_reg_1286_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln149_1_reg_1286_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln149_4_fu_768_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln149_4_fu_768_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln149_4_fu_768_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln149_4_fu_768_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln151_1_reg_1306_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln151_1_reg_1306_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln151_1_reg_1306_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln151_4_fu_772_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln151_4_fu_772_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln151_4_fu_772_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln151_4_fu_772_p2_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln103_1_fu_379_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln103_1_fu_379_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln103_1_fu_379_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln103_fu_373_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln103_fu_373_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln103_fu_373_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln104_1_fu_397_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln104_fu_391_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln153_1_fu_781_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln153_1_fu_781_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln153_1_fu_781_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln153_fu_776_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln153_fu_776_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln153_fu_776_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln154_1_fu_815_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln154_1_fu_815_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln154_1_fu_815_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln154_fu_810_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln154_fu_810_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln154_fu_810_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln155_1_fu_835_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln155_1_fu_835_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln155_1_fu_835_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln155_fu_830_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln155_fu_830_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln155_fu_830_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln91_fu_367_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_trunc_ln147_reg_1271_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln149_reg_1291_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_trunc_ln151_reg_1311_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1__1\ : label is "soft_lutpair644";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln147_4_fu_764_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln147_4_fu_764_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln147_4_fu_764_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln147_4_fu_764_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln147_4_fu_764_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln149_4_fu_768_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln149_4_fu_768_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln149_4_fu_768_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln149_4_fu_768_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln149_4_fu_768_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln151_4_fu_772_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln151_4_fu_772_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln151_4_fu_772_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln151_4_fu_772_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln151_4_fu_772_p2_carry__3\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 : label is "inst/\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln104_1_fu_397_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln104_1_fu_397_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln104_fu_391_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln104_fu_391_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln153_1_fu_781_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln153_1_fu_781_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln153_fu_776_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln153_fu_776_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln154_1_fu_815_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln154_1_fu_815_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln154_fu_810_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln154_fu_810_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln155_1_fu_835_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln155_1_fu_835_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln155_fu_830_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln155_fu_830_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__40\ : label is "soft_lutpair644";
  attribute ADDER_THRESHOLD of \trunc_ln147_reg_1271_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln147_reg_1271_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln147_reg_1271_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln147_reg_1271_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln147_reg_1271_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln149_reg_1291_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln149_reg_1291_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln149_reg_1291_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln149_reg_1291_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln149_reg_1291_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln151_reg_1311_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln151_reg_1311_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln151_reg_1311_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln151_reg_1311_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln151_reg_1311_reg[7]_i_1\ : label is 35;
begin
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  mOutPtr110_out <= \^moutptr110_out\;
  or_ln105_2_reg_1131 <= \^or_ln105_2_reg_1131\;
  or_ln105_2_reg_1131_pp0_iter2_reg <= \^or_ln105_2_reg_1131_pp0_iter2_reg\;
  or_ln105_2_reg_1131_pp0_iter4_reg <= \^or_ln105_2_reg_1131_pp0_iter4_reg\;
\Bpix_reg_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(16),
      Q => Bpix_reg_1126(0),
      R => '0'
    );
\Bpix_reg_1126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(17),
      Q => Bpix_reg_1126(1),
      R => '0'
    );
\Bpix_reg_1126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(18),
      Q => Bpix_reg_1126(2),
      R => '0'
    );
\Bpix_reg_1126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(19),
      Q => Bpix_reg_1126(3),
      R => '0'
    );
\Bpix_reg_1126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(20),
      Q => Bpix_reg_1126(4),
      R => '0'
    );
\Bpix_reg_1126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(21),
      Q => Bpix_reg_1126(5),
      R => '0'
    );
\Bpix_reg_1126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(22),
      Q => Bpix_reg_1126(6),
      R => '0'
    );
\Bpix_reg_1126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \out\(23),
      Q => Bpix_reg_1126(7),
      R => '0'
    );
\Bres_reg_1354[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(23),
      I1 => add_ln151_1_reg_1306(23),
      O => \Bres_reg_1354[11]_i_2_n_5\
    );
\Bres_reg_1354[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(22),
      I1 => add_ln151_1_reg_1306(22),
      O => \Bres_reg_1354[11]_i_3_n_5\
    );
\Bres_reg_1354[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(21),
      I1 => add_ln151_1_reg_1306(21),
      O => \Bres_reg_1354[11]_i_4_n_5\
    );
\Bres_reg_1354[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(20),
      I1 => add_ln151_1_reg_1306(20),
      O => \Bres_reg_1354[11]_i_5_n_5\
    );
\Bres_reg_1354[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln151_2_reg_1316(24),
      O => \Bres_reg_1354[13]_i_2_n_5\
    );
\Bres_reg_1354[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(24),
      I1 => add_ln151_1_reg_1306(24),
      O => \Bres_reg_1354[13]_i_3_n_5\
    );
\Bres_reg_1354[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(9),
      I1 => add_ln151_1_reg_1306(9),
      O => \Bres_reg_1354[3]_i_10_n_5\
    );
\Bres_reg_1354[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(8),
      I1 => add_ln151_1_reg_1306(8),
      O => \Bres_reg_1354[3]_i_11_n_5\
    );
\Bres_reg_1354[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(7),
      I1 => add_ln151_1_reg_1306(7),
      O => \Bres_reg_1354[3]_i_13_n_5\
    );
\Bres_reg_1354[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(6),
      I1 => add_ln151_1_reg_1306(6),
      O => \Bres_reg_1354[3]_i_14_n_5\
    );
\Bres_reg_1354[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(5),
      I1 => add_ln151_1_reg_1306(5),
      O => \Bres_reg_1354[3]_i_15_n_5\
    );
\Bres_reg_1354[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(4),
      I1 => add_ln151_1_reg_1306(4),
      O => \Bres_reg_1354[3]_i_16_n_5\
    );
\Bres_reg_1354[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(3),
      I1 => add_ln151_1_reg_1306(3),
      O => \Bres_reg_1354[3]_i_17_n_5\
    );
\Bres_reg_1354[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(2),
      I1 => add_ln151_1_reg_1306(2),
      O => \Bres_reg_1354[3]_i_18_n_5\
    );
\Bres_reg_1354[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(1),
      I1 => add_ln151_1_reg_1306(1),
      O => \Bres_reg_1354[3]_i_19_n_5\
    );
\Bres_reg_1354[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(0),
      I1 => add_ln151_1_reg_1306(0),
      O => \Bres_reg_1354[3]_i_20_n_5\
    );
\Bres_reg_1354[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(15),
      I1 => add_ln151_1_reg_1306(15),
      O => \Bres_reg_1354[3]_i_3_n_5\
    );
\Bres_reg_1354[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(14),
      I1 => add_ln151_1_reg_1306(14),
      O => \Bres_reg_1354[3]_i_4_n_5\
    );
\Bres_reg_1354[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(13),
      I1 => add_ln151_1_reg_1306(13),
      O => \Bres_reg_1354[3]_i_5_n_5\
    );
\Bres_reg_1354[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(12),
      I1 => add_ln151_1_reg_1306(12),
      O => \Bres_reg_1354[3]_i_6_n_5\
    );
\Bres_reg_1354[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(11),
      I1 => add_ln151_1_reg_1306(11),
      O => \Bres_reg_1354[3]_i_8_n_5\
    );
\Bres_reg_1354[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(10),
      I1 => add_ln151_1_reg_1306(10),
      O => \Bres_reg_1354[3]_i_9_n_5\
    );
\Bres_reg_1354[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(19),
      I1 => add_ln151_1_reg_1306(19),
      O => \Bres_reg_1354[7]_i_2_n_5\
    );
\Bres_reg_1354[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(18),
      I1 => add_ln151_1_reg_1306(18),
      O => \Bres_reg_1354[7]_i_3_n_5\
    );
\Bres_reg_1354[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(17),
      I1 => add_ln151_1_reg_1306(17),
      O => \Bres_reg_1354[7]_i_4_n_5\
    );
\Bres_reg_1354[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln151_2_reg_1316(16),
      I1 => add_ln151_1_reg_1306(16),
      O => \Bres_reg_1354[7]_i_5_n_5\
    );
\Bres_reg_1354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(12),
      Q => Bres_reg_1354(0),
      R => '0'
    );
\Bres_reg_1354_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(22),
      Q => Bres_reg_1354(10),
      R => '0'
    );
\Bres_reg_1354_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(23),
      Q => Bres_reg_1354(11),
      R => '0'
    );
\Bres_reg_1354_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bres_reg_1354_reg[7]_i_1_n_5\,
      CO(3) => \Bres_reg_1354_reg[11]_i_1_n_5\,
      CO(2) => \Bres_reg_1354_reg[11]_i_1_n_6\,
      CO(1) => \Bres_reg_1354_reg[11]_i_1_n_7\,
      CO(0) => \Bres_reg_1354_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln151_2_reg_1316(23 downto 20),
      O(3 downto 0) => add_ln151_3_fu_742_p2(23 downto 20),
      S(3) => \Bres_reg_1354[11]_i_2_n_5\,
      S(2) => \Bres_reg_1354[11]_i_3_n_5\,
      S(1) => \Bres_reg_1354[11]_i_4_n_5\,
      S(0) => \Bres_reg_1354[11]_i_5_n_5\
    );
\Bres_reg_1354_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(24),
      Q => Bres_reg_1354(12),
      R => '0'
    );
\Bres_reg_1354_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(25),
      Q => Bres_reg_1354(13),
      R => '0'
    );
\Bres_reg_1354_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bres_reg_1354_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_Bres_reg_1354_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Bres_reg_1354_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Bres_reg_1354[13]_i_2_n_5\,
      O(3 downto 2) => \NLW_Bres_reg_1354_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln151_3_fu_742_p2(25 downto 24),
      S(3 downto 1) => B"001",
      S(0) => \Bres_reg_1354[13]_i_3_n_5\
    );
\Bres_reg_1354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(13),
      Q => Bres_reg_1354(1),
      R => '0'
    );
\Bres_reg_1354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(14),
      Q => Bres_reg_1354(2),
      R => '0'
    );
\Bres_reg_1354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(15),
      Q => Bres_reg_1354(3),
      R => '0'
    );
\Bres_reg_1354_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bres_reg_1354_reg[3]_i_2_n_5\,
      CO(3) => \Bres_reg_1354_reg[3]_i_1_n_5\,
      CO(2) => \Bres_reg_1354_reg[3]_i_1_n_6\,
      CO(1) => \Bres_reg_1354_reg[3]_i_1_n_7\,
      CO(0) => \Bres_reg_1354_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln151_2_reg_1316(15 downto 12),
      O(3 downto 0) => add_ln151_3_fu_742_p2(15 downto 12),
      S(3) => \Bres_reg_1354[3]_i_3_n_5\,
      S(2) => \Bres_reg_1354[3]_i_4_n_5\,
      S(1) => \Bres_reg_1354[3]_i_5_n_5\,
      S(0) => \Bres_reg_1354[3]_i_6_n_5\
    );
\Bres_reg_1354_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Bres_reg_1354_reg[3]_i_12_n_5\,
      CO(2) => \Bres_reg_1354_reg[3]_i_12_n_6\,
      CO(1) => \Bres_reg_1354_reg[3]_i_12_n_7\,
      CO(0) => \Bres_reg_1354_reg[3]_i_12_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln151_2_reg_1316(3 downto 0),
      O(3 downto 0) => \NLW_Bres_reg_1354_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Bres_reg_1354[3]_i_17_n_5\,
      S(2) => \Bres_reg_1354[3]_i_18_n_5\,
      S(1) => \Bres_reg_1354[3]_i_19_n_5\,
      S(0) => \Bres_reg_1354[3]_i_20_n_5\
    );
\Bres_reg_1354_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bres_reg_1354_reg[3]_i_7_n_5\,
      CO(3) => \Bres_reg_1354_reg[3]_i_2_n_5\,
      CO(2) => \Bres_reg_1354_reg[3]_i_2_n_6\,
      CO(1) => \Bres_reg_1354_reg[3]_i_2_n_7\,
      CO(0) => \Bres_reg_1354_reg[3]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln151_2_reg_1316(11 downto 8),
      O(3 downto 0) => \NLW_Bres_reg_1354_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Bres_reg_1354[3]_i_8_n_5\,
      S(2) => \Bres_reg_1354[3]_i_9_n_5\,
      S(1) => \Bres_reg_1354[3]_i_10_n_5\,
      S(0) => \Bres_reg_1354[3]_i_11_n_5\
    );
\Bres_reg_1354_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bres_reg_1354_reg[3]_i_12_n_5\,
      CO(3) => \Bres_reg_1354_reg[3]_i_7_n_5\,
      CO(2) => \Bres_reg_1354_reg[3]_i_7_n_6\,
      CO(1) => \Bres_reg_1354_reg[3]_i_7_n_7\,
      CO(0) => \Bres_reg_1354_reg[3]_i_7_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln151_2_reg_1316(7 downto 4),
      O(3 downto 0) => \NLW_Bres_reg_1354_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \Bres_reg_1354[3]_i_13_n_5\,
      S(2) => \Bres_reg_1354[3]_i_14_n_5\,
      S(1) => \Bres_reg_1354[3]_i_15_n_5\,
      S(0) => \Bres_reg_1354[3]_i_16_n_5\
    );
\Bres_reg_1354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(16),
      Q => Bres_reg_1354(4),
      R => '0'
    );
\Bres_reg_1354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(17),
      Q => Bres_reg_1354(5),
      R => '0'
    );
\Bres_reg_1354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(18),
      Q => Bres_reg_1354(6),
      R => '0'
    );
\Bres_reg_1354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(19),
      Q => Bres_reg_1354(7),
      R => '0'
    );
\Bres_reg_1354_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Bres_reg_1354_reg[3]_i_1_n_5\,
      CO(3) => \Bres_reg_1354_reg[7]_i_1_n_5\,
      CO(2) => \Bres_reg_1354_reg[7]_i_1_n_6\,
      CO(1) => \Bres_reg_1354_reg[7]_i_1_n_7\,
      CO(0) => \Bres_reg_1354_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln151_2_reg_1316(19 downto 16),
      O(3 downto 0) => add_ln151_3_fu_742_p2(19 downto 16),
      S(3) => \Bres_reg_1354[7]_i_2_n_5\,
      S(2) => \Bres_reg_1354[7]_i_3_n_5\,
      S(1) => \Bres_reg_1354[7]_i_4_n_5\,
      S(0) => \Bres_reg_1354[7]_i_5_n_5\
    );
\Bres_reg_1354_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(20),
      Q => Bres_reg_1354(8),
      R => '0'
    );
\Bres_reg_1354_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_3_fu_742_p2(21),
      Q => Bres_reg_1354(9),
      R => '0'
    );
\Gres_reg_1348[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(23),
      I1 => add_ln149_1_reg_1286(23),
      O => \Gres_reg_1348[11]_i_2_n_5\
    );
\Gres_reg_1348[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(22),
      I1 => add_ln149_1_reg_1286(22),
      O => \Gres_reg_1348[11]_i_3_n_5\
    );
\Gres_reg_1348[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(21),
      I1 => add_ln149_1_reg_1286(21),
      O => \Gres_reg_1348[11]_i_4_n_5\
    );
\Gres_reg_1348[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(20),
      I1 => add_ln149_1_reg_1286(20),
      O => \Gres_reg_1348[11]_i_5_n_5\
    );
\Gres_reg_1348[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln149_2_reg_1296(24),
      O => \Gres_reg_1348[13]_i_2_n_5\
    );
\Gres_reg_1348[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(24),
      I1 => add_ln149_1_reg_1286(24),
      O => \Gres_reg_1348[13]_i_3_n_5\
    );
\Gres_reg_1348[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(9),
      I1 => add_ln149_1_reg_1286(9),
      O => \Gres_reg_1348[3]_i_10_n_5\
    );
\Gres_reg_1348[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(8),
      I1 => add_ln149_1_reg_1286(8),
      O => \Gres_reg_1348[3]_i_11_n_5\
    );
\Gres_reg_1348[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(7),
      I1 => add_ln149_1_reg_1286(7),
      O => \Gres_reg_1348[3]_i_13_n_5\
    );
\Gres_reg_1348[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(6),
      I1 => add_ln149_1_reg_1286(6),
      O => \Gres_reg_1348[3]_i_14_n_5\
    );
\Gres_reg_1348[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(5),
      I1 => add_ln149_1_reg_1286(5),
      O => \Gres_reg_1348[3]_i_15_n_5\
    );
\Gres_reg_1348[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(4),
      I1 => add_ln149_1_reg_1286(4),
      O => \Gres_reg_1348[3]_i_16_n_5\
    );
\Gres_reg_1348[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(3),
      I1 => add_ln149_1_reg_1286(3),
      O => \Gres_reg_1348[3]_i_17_n_5\
    );
\Gres_reg_1348[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(2),
      I1 => add_ln149_1_reg_1286(2),
      O => \Gres_reg_1348[3]_i_18_n_5\
    );
\Gres_reg_1348[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(1),
      I1 => add_ln149_1_reg_1286(1),
      O => \Gres_reg_1348[3]_i_19_n_5\
    );
\Gres_reg_1348[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(0),
      I1 => add_ln149_1_reg_1286(0),
      O => \Gres_reg_1348[3]_i_20_n_5\
    );
\Gres_reg_1348[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(15),
      I1 => add_ln149_1_reg_1286(15),
      O => \Gres_reg_1348[3]_i_3_n_5\
    );
\Gres_reg_1348[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(14),
      I1 => add_ln149_1_reg_1286(14),
      O => \Gres_reg_1348[3]_i_4_n_5\
    );
\Gres_reg_1348[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(13),
      I1 => add_ln149_1_reg_1286(13),
      O => \Gres_reg_1348[3]_i_5_n_5\
    );
\Gres_reg_1348[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(12),
      I1 => add_ln149_1_reg_1286(12),
      O => \Gres_reg_1348[3]_i_6_n_5\
    );
\Gres_reg_1348[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(11),
      I1 => add_ln149_1_reg_1286(11),
      O => \Gres_reg_1348[3]_i_8_n_5\
    );
\Gres_reg_1348[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(10),
      I1 => add_ln149_1_reg_1286(10),
      O => \Gres_reg_1348[3]_i_9_n_5\
    );
\Gres_reg_1348[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(19),
      I1 => add_ln149_1_reg_1286(19),
      O => \Gres_reg_1348[7]_i_2_n_5\
    );
\Gres_reg_1348[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(18),
      I1 => add_ln149_1_reg_1286(18),
      O => \Gres_reg_1348[7]_i_3_n_5\
    );
\Gres_reg_1348[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(17),
      I1 => add_ln149_1_reg_1286(17),
      O => \Gres_reg_1348[7]_i_4_n_5\
    );
\Gres_reg_1348[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln149_2_reg_1296(16),
      I1 => add_ln149_1_reg_1286(16),
      O => \Gres_reg_1348[7]_i_5_n_5\
    );
\Gres_reg_1348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(12),
      Q => Gres_reg_1348(0),
      R => '0'
    );
\Gres_reg_1348_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(22),
      Q => Gres_reg_1348(10),
      R => '0'
    );
\Gres_reg_1348_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(23),
      Q => Gres_reg_1348(11),
      R => '0'
    );
\Gres_reg_1348_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gres_reg_1348_reg[7]_i_1_n_5\,
      CO(3) => \Gres_reg_1348_reg[11]_i_1_n_5\,
      CO(2) => \Gres_reg_1348_reg[11]_i_1_n_6\,
      CO(1) => \Gres_reg_1348_reg[11]_i_1_n_7\,
      CO(0) => \Gres_reg_1348_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln149_2_reg_1296(23 downto 20),
      O(3 downto 0) => add_ln149_3_fu_720_p2(23 downto 20),
      S(3) => \Gres_reg_1348[11]_i_2_n_5\,
      S(2) => \Gres_reg_1348[11]_i_3_n_5\,
      S(1) => \Gres_reg_1348[11]_i_4_n_5\,
      S(0) => \Gres_reg_1348[11]_i_5_n_5\
    );
\Gres_reg_1348_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(24),
      Q => Gres_reg_1348(12),
      R => '0'
    );
\Gres_reg_1348_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(25),
      Q => Gres_reg_1348(13),
      R => '0'
    );
\Gres_reg_1348_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gres_reg_1348_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_Gres_reg_1348_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Gres_reg_1348_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Gres_reg_1348[13]_i_2_n_5\,
      O(3 downto 2) => \NLW_Gres_reg_1348_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln149_3_fu_720_p2(25 downto 24),
      S(3 downto 1) => B"001",
      S(0) => \Gres_reg_1348[13]_i_3_n_5\
    );
\Gres_reg_1348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(13),
      Q => Gres_reg_1348(1),
      R => '0'
    );
\Gres_reg_1348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(14),
      Q => Gres_reg_1348(2),
      R => '0'
    );
\Gres_reg_1348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(15),
      Q => Gres_reg_1348(3),
      R => '0'
    );
\Gres_reg_1348_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gres_reg_1348_reg[3]_i_2_n_5\,
      CO(3) => \Gres_reg_1348_reg[3]_i_1_n_5\,
      CO(2) => \Gres_reg_1348_reg[3]_i_1_n_6\,
      CO(1) => \Gres_reg_1348_reg[3]_i_1_n_7\,
      CO(0) => \Gres_reg_1348_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln149_2_reg_1296(15 downto 12),
      O(3 downto 0) => add_ln149_3_fu_720_p2(15 downto 12),
      S(3) => \Gres_reg_1348[3]_i_3_n_5\,
      S(2) => \Gres_reg_1348[3]_i_4_n_5\,
      S(1) => \Gres_reg_1348[3]_i_5_n_5\,
      S(0) => \Gres_reg_1348[3]_i_6_n_5\
    );
\Gres_reg_1348_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Gres_reg_1348_reg[3]_i_12_n_5\,
      CO(2) => \Gres_reg_1348_reg[3]_i_12_n_6\,
      CO(1) => \Gres_reg_1348_reg[3]_i_12_n_7\,
      CO(0) => \Gres_reg_1348_reg[3]_i_12_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln149_2_reg_1296(3 downto 0),
      O(3 downto 0) => \NLW_Gres_reg_1348_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Gres_reg_1348[3]_i_17_n_5\,
      S(2) => \Gres_reg_1348[3]_i_18_n_5\,
      S(1) => \Gres_reg_1348[3]_i_19_n_5\,
      S(0) => \Gres_reg_1348[3]_i_20_n_5\
    );
\Gres_reg_1348_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gres_reg_1348_reg[3]_i_7_n_5\,
      CO(3) => \Gres_reg_1348_reg[3]_i_2_n_5\,
      CO(2) => \Gres_reg_1348_reg[3]_i_2_n_6\,
      CO(1) => \Gres_reg_1348_reg[3]_i_2_n_7\,
      CO(0) => \Gres_reg_1348_reg[3]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln149_2_reg_1296(11 downto 8),
      O(3 downto 0) => \NLW_Gres_reg_1348_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Gres_reg_1348[3]_i_8_n_5\,
      S(2) => \Gres_reg_1348[3]_i_9_n_5\,
      S(1) => \Gres_reg_1348[3]_i_10_n_5\,
      S(0) => \Gres_reg_1348[3]_i_11_n_5\
    );
\Gres_reg_1348_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gres_reg_1348_reg[3]_i_12_n_5\,
      CO(3) => \Gres_reg_1348_reg[3]_i_7_n_5\,
      CO(2) => \Gres_reg_1348_reg[3]_i_7_n_6\,
      CO(1) => \Gres_reg_1348_reg[3]_i_7_n_7\,
      CO(0) => \Gres_reg_1348_reg[3]_i_7_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln149_2_reg_1296(7 downto 4),
      O(3 downto 0) => \NLW_Gres_reg_1348_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \Gres_reg_1348[3]_i_13_n_5\,
      S(2) => \Gres_reg_1348[3]_i_14_n_5\,
      S(1) => \Gres_reg_1348[3]_i_15_n_5\,
      S(0) => \Gres_reg_1348[3]_i_16_n_5\
    );
\Gres_reg_1348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(16),
      Q => Gres_reg_1348(4),
      R => '0'
    );
\Gres_reg_1348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(17),
      Q => Gres_reg_1348(5),
      R => '0'
    );
\Gres_reg_1348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(18),
      Q => Gres_reg_1348(6),
      R => '0'
    );
\Gres_reg_1348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(19),
      Q => Gres_reg_1348(7),
      R => '0'
    );
\Gres_reg_1348_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Gres_reg_1348_reg[3]_i_1_n_5\,
      CO(3) => \Gres_reg_1348_reg[7]_i_1_n_5\,
      CO(2) => \Gres_reg_1348_reg[7]_i_1_n_6\,
      CO(1) => \Gres_reg_1348_reg[7]_i_1_n_7\,
      CO(0) => \Gres_reg_1348_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln149_2_reg_1296(19 downto 16),
      O(3 downto 0) => add_ln149_3_fu_720_p2(19 downto 16),
      S(3) => \Gres_reg_1348[7]_i_2_n_5\,
      S(2) => \Gres_reg_1348[7]_i_3_n_5\,
      S(1) => \Gres_reg_1348[7]_i_4_n_5\,
      S(0) => \Gres_reg_1348[7]_i_5_n_5\
    );
\Gres_reg_1348_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(20),
      Q => Gres_reg_1348(8),
      R => '0'
    );
\Gres_reg_1348_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_3_fu_720_p2(21),
      Q => Gres_reg_1348(9),
      R => '0'
    );
\Rres_reg_1342[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(23),
      I1 => add_ln147_1_reg_1266(23),
      O => \Rres_reg_1342[11]_i_2_n_5\
    );
\Rres_reg_1342[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(22),
      I1 => add_ln147_1_reg_1266(22),
      O => \Rres_reg_1342[11]_i_3_n_5\
    );
\Rres_reg_1342[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(21),
      I1 => add_ln147_1_reg_1266(21),
      O => \Rres_reg_1342[11]_i_4_n_5\
    );
\Rres_reg_1342[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(20),
      I1 => add_ln147_1_reg_1266(20),
      O => \Rres_reg_1342[11]_i_5_n_5\
    );
\Rres_reg_1342[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln147_2_reg_1276(24),
      O => \Rres_reg_1342[13]_i_2_n_5\
    );
\Rres_reg_1342[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(24),
      I1 => add_ln147_1_reg_1266(24),
      O => \Rres_reg_1342[13]_i_3_n_5\
    );
\Rres_reg_1342[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(9),
      I1 => add_ln147_1_reg_1266(9),
      O => \Rres_reg_1342[3]_i_10_n_5\
    );
\Rres_reg_1342[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(8),
      I1 => add_ln147_1_reg_1266(8),
      O => \Rres_reg_1342[3]_i_11_n_5\
    );
\Rres_reg_1342[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(7),
      I1 => add_ln147_1_reg_1266(7),
      O => \Rres_reg_1342[3]_i_13_n_5\
    );
\Rres_reg_1342[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(6),
      I1 => add_ln147_1_reg_1266(6),
      O => \Rres_reg_1342[3]_i_14_n_5\
    );
\Rres_reg_1342[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(5),
      I1 => add_ln147_1_reg_1266(5),
      O => \Rres_reg_1342[3]_i_15_n_5\
    );
\Rres_reg_1342[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(4),
      I1 => add_ln147_1_reg_1266(4),
      O => \Rres_reg_1342[3]_i_16_n_5\
    );
\Rres_reg_1342[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(3),
      I1 => add_ln147_1_reg_1266(3),
      O => \Rres_reg_1342[3]_i_17_n_5\
    );
\Rres_reg_1342[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(2),
      I1 => add_ln147_1_reg_1266(2),
      O => \Rres_reg_1342[3]_i_18_n_5\
    );
\Rres_reg_1342[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(1),
      I1 => add_ln147_1_reg_1266(1),
      O => \Rres_reg_1342[3]_i_19_n_5\
    );
\Rres_reg_1342[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(0),
      I1 => add_ln147_1_reg_1266(0),
      O => \Rres_reg_1342[3]_i_20_n_5\
    );
\Rres_reg_1342[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(15),
      I1 => add_ln147_1_reg_1266(15),
      O => \Rres_reg_1342[3]_i_3_n_5\
    );
\Rres_reg_1342[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(14),
      I1 => add_ln147_1_reg_1266(14),
      O => \Rres_reg_1342[3]_i_4_n_5\
    );
\Rres_reg_1342[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(13),
      I1 => add_ln147_1_reg_1266(13),
      O => \Rres_reg_1342[3]_i_5_n_5\
    );
\Rres_reg_1342[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(12),
      I1 => add_ln147_1_reg_1266(12),
      O => \Rres_reg_1342[3]_i_6_n_5\
    );
\Rres_reg_1342[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(11),
      I1 => add_ln147_1_reg_1266(11),
      O => \Rres_reg_1342[3]_i_8_n_5\
    );
\Rres_reg_1342[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(10),
      I1 => add_ln147_1_reg_1266(10),
      O => \Rres_reg_1342[3]_i_9_n_5\
    );
\Rres_reg_1342[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(19),
      I1 => add_ln147_1_reg_1266(19),
      O => \Rres_reg_1342[7]_i_2_n_5\
    );
\Rres_reg_1342[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(18),
      I1 => add_ln147_1_reg_1266(18),
      O => \Rres_reg_1342[7]_i_3_n_5\
    );
\Rres_reg_1342[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(17),
      I1 => add_ln147_1_reg_1266(17),
      O => \Rres_reg_1342[7]_i_4_n_5\
    );
\Rres_reg_1342[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln147_2_reg_1276(16),
      I1 => add_ln147_1_reg_1266(16),
      O => \Rres_reg_1342[7]_i_5_n_5\
    );
\Rres_reg_1342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(0),
      Q => Rres_reg_1342(0),
      R => '0'
    );
\Rres_reg_1342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(10),
      Q => Rres_reg_1342(10),
      R => '0'
    );
\Rres_reg_1342_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(11),
      Q => Rres_reg_1342(11),
      R => '0'
    );
\Rres_reg_1342_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Rres_reg_1342_reg[7]_i_1_n_5\,
      CO(3) => \Rres_reg_1342_reg[11]_i_1_n_5\,
      CO(2) => \Rres_reg_1342_reg[11]_i_1_n_6\,
      CO(1) => \Rres_reg_1342_reg[11]_i_1_n_7\,
      CO(0) => \Rres_reg_1342_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln147_2_reg_1276(23 downto 20),
      O(3 downto 0) => p_1_in(11 downto 8),
      S(3) => \Rres_reg_1342[11]_i_2_n_5\,
      S(2) => \Rres_reg_1342[11]_i_3_n_5\,
      S(1) => \Rres_reg_1342[11]_i_4_n_5\,
      S(0) => \Rres_reg_1342[11]_i_5_n_5\
    );
\Rres_reg_1342_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(12),
      Q => Rres_reg_1342(12),
      R => '0'
    );
\Rres_reg_1342_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(13),
      Q => Rres_reg_1342(13),
      R => '0'
    );
\Rres_reg_1342_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Rres_reg_1342_reg[11]_i_1_n_5\,
      CO(3 downto 1) => \NLW_Rres_reg_1342_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Rres_reg_1342_reg[13]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Rres_reg_1342[13]_i_2_n_5\,
      O(3 downto 2) => \NLW_Rres_reg_1342_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_1_in(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => \Rres_reg_1342[13]_i_3_n_5\
    );
\Rres_reg_1342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(1),
      Q => Rres_reg_1342(1),
      R => '0'
    );
\Rres_reg_1342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(2),
      Q => Rres_reg_1342(2),
      R => '0'
    );
\Rres_reg_1342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(3),
      Q => Rres_reg_1342(3),
      R => '0'
    );
\Rres_reg_1342_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Rres_reg_1342_reg[3]_i_2_n_5\,
      CO(3) => \Rres_reg_1342_reg[3]_i_1_n_5\,
      CO(2) => \Rres_reg_1342_reg[3]_i_1_n_6\,
      CO(1) => \Rres_reg_1342_reg[3]_i_1_n_7\,
      CO(0) => \Rres_reg_1342_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln147_2_reg_1276(15 downto 12),
      O(3 downto 0) => p_1_in(3 downto 0),
      S(3) => \Rres_reg_1342[3]_i_3_n_5\,
      S(2) => \Rres_reg_1342[3]_i_4_n_5\,
      S(1) => \Rres_reg_1342[3]_i_5_n_5\,
      S(0) => \Rres_reg_1342[3]_i_6_n_5\
    );
\Rres_reg_1342_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Rres_reg_1342_reg[3]_i_12_n_5\,
      CO(2) => \Rres_reg_1342_reg[3]_i_12_n_6\,
      CO(1) => \Rres_reg_1342_reg[3]_i_12_n_7\,
      CO(0) => \Rres_reg_1342_reg[3]_i_12_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln147_2_reg_1276(3 downto 0),
      O(3 downto 0) => \NLW_Rres_reg_1342_reg[3]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Rres_reg_1342[3]_i_17_n_5\,
      S(2) => \Rres_reg_1342[3]_i_18_n_5\,
      S(1) => \Rres_reg_1342[3]_i_19_n_5\,
      S(0) => \Rres_reg_1342[3]_i_20_n_5\
    );
\Rres_reg_1342_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Rres_reg_1342_reg[3]_i_7_n_5\,
      CO(3) => \Rres_reg_1342_reg[3]_i_2_n_5\,
      CO(2) => \Rres_reg_1342_reg[3]_i_2_n_6\,
      CO(1) => \Rres_reg_1342_reg[3]_i_2_n_7\,
      CO(0) => \Rres_reg_1342_reg[3]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln147_2_reg_1276(11 downto 8),
      O(3 downto 0) => \NLW_Rres_reg_1342_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Rres_reg_1342[3]_i_8_n_5\,
      S(2) => \Rres_reg_1342[3]_i_9_n_5\,
      S(1) => \Rres_reg_1342[3]_i_10_n_5\,
      S(0) => \Rres_reg_1342[3]_i_11_n_5\
    );
\Rres_reg_1342_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \Rres_reg_1342_reg[3]_i_12_n_5\,
      CO(3) => \Rres_reg_1342_reg[3]_i_7_n_5\,
      CO(2) => \Rres_reg_1342_reg[3]_i_7_n_6\,
      CO(1) => \Rres_reg_1342_reg[3]_i_7_n_7\,
      CO(0) => \Rres_reg_1342_reg[3]_i_7_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln147_2_reg_1276(7 downto 4),
      O(3 downto 0) => \NLW_Rres_reg_1342_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \Rres_reg_1342[3]_i_13_n_5\,
      S(2) => \Rres_reg_1342[3]_i_14_n_5\,
      S(1) => \Rres_reg_1342[3]_i_15_n_5\,
      S(0) => \Rres_reg_1342[3]_i_16_n_5\
    );
\Rres_reg_1342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(4),
      Q => Rres_reg_1342(4),
      R => '0'
    );
\Rres_reg_1342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(5),
      Q => Rres_reg_1342(5),
      R => '0'
    );
\Rres_reg_1342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(6),
      Q => Rres_reg_1342(6),
      R => '0'
    );
\Rres_reg_1342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(7),
      Q => Rres_reg_1342(7),
      R => '0'
    );
\Rres_reg_1342_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Rres_reg_1342_reg[3]_i_1_n_5\,
      CO(3) => \Rres_reg_1342_reg[7]_i_1_n_5\,
      CO(2) => \Rres_reg_1342_reg[7]_i_1_n_6\,
      CO(1) => \Rres_reg_1342_reg[7]_i_1_n_7\,
      CO(0) => \Rres_reg_1342_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln147_2_reg_1276(19 downto 16),
      O(3 downto 0) => p_1_in(7 downto 4),
      S(3) => \Rres_reg_1342[7]_i_2_n_5\,
      S(2) => \Rres_reg_1342[7]_i_3_n_5\,
      S(1) => \Rres_reg_1342[7]_i_4_n_5\,
      S(0) => \Rres_reg_1342[7]_i_5_n_5\
    );
\Rres_reg_1342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(8),
      Q => Rres_reg_1342(8),
      R => '0'
    );
\Rres_reg_1342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(9),
      Q => Rres_reg_1342(9),
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => stream_csc_full_n,
      I1 => \ap_CS_fsm_reg[1]\(2),
      I2 => ap_enable_reg_pp0_iter9,
      I3 => stream_in_hresampled_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => shiftReg_ce
    );
\add_ln147_1_reg_1266[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[11]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[11]\,
      O => \add_ln147_1_reg_1266[11]_i_2_n_5\
    );
\add_ln147_1_reg_1266[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[10]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[10]\,
      O => \add_ln147_1_reg_1266[11]_i_3_n_5\
    );
\add_ln147_1_reg_1266[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[9]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[9]\,
      O => \add_ln147_1_reg_1266[11]_i_4_n_5\
    );
\add_ln147_1_reg_1266[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[8]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[8]\,
      O => \add_ln147_1_reg_1266[11]_i_5_n_5\
    );
\add_ln147_1_reg_1266[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[15]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[15]\,
      O => \add_ln147_1_reg_1266[15]_i_2_n_5\
    );
\add_ln147_1_reg_1266[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[14]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[14]\,
      O => \add_ln147_1_reg_1266[15]_i_3_n_5\
    );
\add_ln147_1_reg_1266[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[13]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[13]\,
      O => \add_ln147_1_reg_1266[15]_i_4_n_5\
    );
\add_ln147_1_reg_1266[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[12]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[12]\,
      O => \add_ln147_1_reg_1266[15]_i_5_n_5\
    );
\add_ln147_1_reg_1266[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[19]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[19]\,
      O => \add_ln147_1_reg_1266[19]_i_2_n_5\
    );
\add_ln147_1_reg_1266[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[18]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[18]\,
      O => \add_ln147_1_reg_1266[19]_i_3_n_5\
    );
\add_ln147_1_reg_1266[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[17]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[17]\,
      O => \add_ln147_1_reg_1266[19]_i_4_n_5\
    );
\add_ln147_1_reg_1266[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[16]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[16]\,
      O => \add_ln147_1_reg_1266[19]_i_5_n_5\
    );
\add_ln147_1_reg_1266[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[23]\,
      O => \add_ln147_1_reg_1266[23]_i_2_n_5\
    );
\add_ln147_1_reg_1266[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[23]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[23]\,
      O => \add_ln147_1_reg_1266[23]_i_3_n_5\
    );
\add_ln147_1_reg_1266[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[22]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[22]\,
      O => \add_ln147_1_reg_1266[23]_i_4_n_5\
    );
\add_ln147_1_reg_1266[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[21]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[21]\,
      O => \add_ln147_1_reg_1266[23]_i_5_n_5\
    );
\add_ln147_1_reg_1266[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[20]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[20]\,
      O => \add_ln147_1_reg_1266[23]_i_6_n_5\
    );
\add_ln147_1_reg_1266[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[3]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[3]\,
      O => \add_ln147_1_reg_1266[3]_i_2_n_5\
    );
\add_ln147_1_reg_1266[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[2]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[2]\,
      O => \add_ln147_1_reg_1266[3]_i_3_n_5\
    );
\add_ln147_1_reg_1266[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[1]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[1]\,
      O => \add_ln147_1_reg_1266[3]_i_4_n_5\
    );
\add_ln147_1_reg_1266[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[0]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[0]\,
      O => \add_ln147_1_reg_1266[3]_i_5_n_5\
    );
\add_ln147_1_reg_1266[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[7]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[7]\,
      O => \add_ln147_1_reg_1266[7]_i_2_n_5\
    );
\add_ln147_1_reg_1266[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[6]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[6]\,
      O => \add_ln147_1_reg_1266[7]_i_3_n_5\
    );
\add_ln147_1_reg_1266[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[5]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[5]\,
      O => \add_ln147_1_reg_1266[7]_i_4_n_5\
    );
\add_ln147_1_reg_1266[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[4]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[4]\,
      O => \add_ln147_1_reg_1266[7]_i_5_n_5\
    );
\add_ln147_1_reg_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(0),
      Q => add_ln147_1_reg_1266(0),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(10),
      Q => add_ln147_1_reg_1266(10),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(11),
      Q => add_ln147_1_reg_1266(11),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_1_reg_1266_reg[7]_i_1_n_5\,
      CO(3) => \add_ln147_1_reg_1266_reg[11]_i_1_n_5\,
      CO(2) => \add_ln147_1_reg_1266_reg[11]_i_1_n_6\,
      CO(1) => \add_ln147_1_reg_1266_reg[11]_i_1_n_7\,
      CO(0) => \add_ln147_1_reg_1266_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[11]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[10]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[9]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[8]\,
      O(3 downto 0) => add_ln147_1_fu_623_p2(11 downto 8),
      S(3) => \add_ln147_1_reg_1266[11]_i_2_n_5\,
      S(2) => \add_ln147_1_reg_1266[11]_i_3_n_5\,
      S(1) => \add_ln147_1_reg_1266[11]_i_4_n_5\,
      S(0) => \add_ln147_1_reg_1266[11]_i_5_n_5\
    );
\add_ln147_1_reg_1266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(12),
      Q => add_ln147_1_reg_1266(12),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(13),
      Q => add_ln147_1_reg_1266(13),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(14),
      Q => add_ln147_1_reg_1266(14),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(15),
      Q => add_ln147_1_reg_1266(15),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_1_reg_1266_reg[11]_i_1_n_5\,
      CO(3) => \add_ln147_1_reg_1266_reg[15]_i_1_n_5\,
      CO(2) => \add_ln147_1_reg_1266_reg[15]_i_1_n_6\,
      CO(1) => \add_ln147_1_reg_1266_reg[15]_i_1_n_7\,
      CO(0) => \add_ln147_1_reg_1266_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[15]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[14]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[13]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[12]\,
      O(3 downto 0) => add_ln147_1_fu_623_p2(15 downto 12),
      S(3) => \add_ln147_1_reg_1266[15]_i_2_n_5\,
      S(2) => \add_ln147_1_reg_1266[15]_i_3_n_5\,
      S(1) => \add_ln147_1_reg_1266[15]_i_4_n_5\,
      S(0) => \add_ln147_1_reg_1266[15]_i_5_n_5\
    );
\add_ln147_1_reg_1266_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(16),
      Q => add_ln147_1_reg_1266(16),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(17),
      Q => add_ln147_1_reg_1266(17),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(18),
      Q => add_ln147_1_reg_1266(18),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(19),
      Q => add_ln147_1_reg_1266(19),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_1_reg_1266_reg[15]_i_1_n_5\,
      CO(3) => \add_ln147_1_reg_1266_reg[19]_i_1_n_5\,
      CO(2) => \add_ln147_1_reg_1266_reg[19]_i_1_n_6\,
      CO(1) => \add_ln147_1_reg_1266_reg[19]_i_1_n_7\,
      CO(0) => \add_ln147_1_reg_1266_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[19]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[18]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[17]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[16]\,
      O(3 downto 0) => add_ln147_1_fu_623_p2(19 downto 16),
      S(3) => \add_ln147_1_reg_1266[19]_i_2_n_5\,
      S(2) => \add_ln147_1_reg_1266[19]_i_3_n_5\,
      S(1) => \add_ln147_1_reg_1266[19]_i_4_n_5\,
      S(0) => \add_ln147_1_reg_1266[19]_i_5_n_5\
    );
\add_ln147_1_reg_1266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(1),
      Q => add_ln147_1_reg_1266(1),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(20),
      Q => add_ln147_1_reg_1266(20),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(21),
      Q => add_ln147_1_reg_1266(21),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(22),
      Q => add_ln147_1_reg_1266(22),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(23),
      Q => add_ln147_1_reg_1266(23),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_1_reg_1266_reg[19]_i_1_n_5\,
      CO(3) => \add_ln147_1_reg_1266_reg[23]_i_1_n_5\,
      CO(2) => \add_ln147_1_reg_1266_reg[23]_i_1_n_6\,
      CO(1) => \add_ln147_1_reg_1266_reg[23]_i_1_n_7\,
      CO(0) => \add_ln147_1_reg_1266_reg[23]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_1_reg_1266[23]_i_2_n_5\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[22]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[21]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[20]\,
      O(3 downto 0) => add_ln147_1_fu_623_p2(23 downto 20),
      S(3) => \add_ln147_1_reg_1266[23]_i_3_n_5\,
      S(2) => \add_ln147_1_reg_1266[23]_i_4_n_5\,
      S(1) => \add_ln147_1_reg_1266[23]_i_5_n_5\,
      S(0) => \add_ln147_1_reg_1266[23]_i_6_n_5\
    );
\add_ln147_1_reg_1266_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(24),
      Q => add_ln147_1_reg_1266(24),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_1_reg_1266_reg[23]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln147_1_reg_1266_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln147_1_reg_1266_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln147_1_fu_623_p2(24),
      S(3 downto 0) => B"0001"
    );
\add_ln147_1_reg_1266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(2),
      Q => add_ln147_1_reg_1266(2),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(3),
      Q => add_ln147_1_reg_1266(3),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln147_1_reg_1266_reg[3]_i_1_n_5\,
      CO(2) => \add_ln147_1_reg_1266_reg[3]_i_1_n_6\,
      CO(1) => \add_ln147_1_reg_1266_reg[3]_i_1_n_7\,
      CO(0) => \add_ln147_1_reg_1266_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[3]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[2]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[1]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[0]\,
      O(3 downto 1) => add_ln147_1_fu_623_p2(3 downto 1),
      O(0) => \NLW_add_ln147_1_reg_1266_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln147_1_reg_1266[3]_i_2_n_5\,
      S(2) => \add_ln147_1_reg_1266[3]_i_3_n_5\,
      S(1) => \add_ln147_1_reg_1266[3]_i_4_n_5\,
      S(0) => \add_ln147_1_reg_1266[3]_i_5_n_5\
    );
\add_ln147_1_reg_1266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(4),
      Q => add_ln147_1_reg_1266(4),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(5),
      Q => add_ln147_1_reg_1266(5),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(6),
      Q => add_ln147_1_reg_1266(6),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(7),
      Q => add_ln147_1_reg_1266(7),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_1_reg_1266_reg[3]_i_1_n_5\,
      CO(3) => \add_ln147_1_reg_1266_reg[7]_i_1_n_5\,
      CO(2) => \add_ln147_1_reg_1266_reg[7]_i_1_n_6\,
      CO(1) => \add_ln147_1_reg_1266_reg[7]_i_1_n_7\,
      CO(0) => \add_ln147_1_reg_1266_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[7]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[6]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[5]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[4]\,
      O(3 downto 0) => add_ln147_1_fu_623_p2(7 downto 4),
      S(3) => \add_ln147_1_reg_1266[7]_i_2_n_5\,
      S(2) => \add_ln147_1_reg_1266[7]_i_3_n_5\,
      S(1) => \add_ln147_1_reg_1266[7]_i_4_n_5\,
      S(0) => \add_ln147_1_reg_1266[7]_i_5_n_5\
    );
\add_ln147_1_reg_1266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(8),
      Q => add_ln147_1_reg_1266(8),
      R => '0'
    );
\add_ln147_1_reg_1266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_1_fu_623_p2(9),
      Q => add_ln147_1_reg_1266(9),
      R => '0'
    );
\add_ln147_2_reg_1276[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_in_hresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => stream_csc_full_n,
      O => \add_ln147_2_reg_1276[24]_i_1_n_5\
    );
\add_ln147_2_reg_1276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_29,
      Q => add_ln147_2_reg_1276(0),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_19,
      Q => add_ln147_2_reg_1276(10),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_18,
      Q => add_ln147_2_reg_1276(11),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_17,
      Q => add_ln147_2_reg_1276(12),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_16,
      Q => add_ln147_2_reg_1276(13),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_15,
      Q => add_ln147_2_reg_1276(14),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_14,
      Q => add_ln147_2_reg_1276(15),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_13,
      Q => add_ln147_2_reg_1276(16),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_12,
      Q => add_ln147_2_reg_1276(17),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_11,
      Q => add_ln147_2_reg_1276(18),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_10,
      Q => add_ln147_2_reg_1276(19),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_28,
      Q => add_ln147_2_reg_1276(1),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_9,
      Q => add_ln147_2_reg_1276(20),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_8,
      Q => add_ln147_2_reg_1276(21),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_7,
      Q => add_ln147_2_reg_1276(22),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_6,
      Q => add_ln147_2_reg_1276(23),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_5,
      Q => add_ln147_2_reg_1276(24),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_27,
      Q => add_ln147_2_reg_1276(2),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_26,
      Q => add_ln147_2_reg_1276(3),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_25,
      Q => add_ln147_2_reg_1276(4),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_24,
      Q => add_ln147_2_reg_1276(5),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_23,
      Q => add_ln147_2_reg_1276(6),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_22,
      Q => add_ln147_2_reg_1276(7),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_21,
      Q => add_ln147_2_reg_1276(8),
      R => '0'
    );
\add_ln147_2_reg_1276_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_20,
      Q => add_ln147_2_reg_1276(9),
      R => '0'
    );
add_ln147_4_fu_764_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln147_4_fu_764_p2_carry_n_5,
      CO(2) => add_ln147_4_fu_764_p2_carry_n_6,
      CO(1) => add_ln147_4_fu_764_p2_carry_n_7,
      CO(0) => add_ln147_4_fu_764_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln147_1_reg_1281_pp0_iter7_reg(3 downto 0),
      O(3 downto 0) => NLW_add_ln147_4_fu_764_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln147_4_fu_764_p2_carry_i_1_n_5,
      S(2) => add_ln147_4_fu_764_p2_carry_i_2_n_5,
      S(1) => add_ln147_4_fu_764_p2_carry_i_3_n_5,
      S(0) => add_ln147_4_fu_764_p2_carry_i_4_n_5
    );
\add_ln147_4_fu_764_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln147_4_fu_764_p2_carry_n_5,
      CO(3) => \add_ln147_4_fu_764_p2_carry__0_n_5\,
      CO(2) => \add_ln147_4_fu_764_p2_carry__0_n_6\,
      CO(1) => \add_ln147_4_fu_764_p2_carry__0_n_7\,
      CO(0) => \add_ln147_4_fu_764_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln147_1_reg_1281_pp0_iter7_reg(7 downto 4),
      O(3 downto 0) => \NLW_add_ln147_4_fu_764_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln147_4_fu_764_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln147_4_fu_764_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln147_4_fu_764_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln147_4_fu_764_p2_carry__0_i_4_n_5\
    );
\add_ln147_4_fu_764_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(7),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(7),
      O => \add_ln147_4_fu_764_p2_carry__0_i_1_n_5\
    );
\add_ln147_4_fu_764_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(6),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(6),
      O => \add_ln147_4_fu_764_p2_carry__0_i_2_n_5\
    );
\add_ln147_4_fu_764_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(5),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(5),
      O => \add_ln147_4_fu_764_p2_carry__0_i_3_n_5\
    );
\add_ln147_4_fu_764_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(4),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(4),
      O => \add_ln147_4_fu_764_p2_carry__0_i_4_n_5\
    );
\add_ln147_4_fu_764_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_4_fu_764_p2_carry__0_n_5\,
      CO(3) => \add_ln147_4_fu_764_p2_carry__1_n_5\,
      CO(2) => \add_ln147_4_fu_764_p2_carry__1_n_6\,
      CO(1) => \add_ln147_4_fu_764_p2_carry__1_n_7\,
      CO(0) => \add_ln147_4_fu_764_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln147_1_reg_1281_pp0_iter7_reg(11 downto 8),
      O(3 downto 0) => \NLW_add_ln147_4_fu_764_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln147_4_fu_764_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln147_4_fu_764_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln147_4_fu_764_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln147_4_fu_764_p2_carry__1_i_4_n_5\
    );
\add_ln147_4_fu_764_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(11),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(11),
      O => \add_ln147_4_fu_764_p2_carry__1_i_1_n_5\
    );
\add_ln147_4_fu_764_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(10),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(10),
      O => \add_ln147_4_fu_764_p2_carry__1_i_2_n_5\
    );
\add_ln147_4_fu_764_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(9),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(9),
      O => \add_ln147_4_fu_764_p2_carry__1_i_3_n_5\
    );
\add_ln147_4_fu_764_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(8),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(8),
      O => \add_ln147_4_fu_764_p2_carry__1_i_4_n_5\
    );
\add_ln147_4_fu_764_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_4_fu_764_p2_carry__1_n_5\,
      CO(3) => \add_ln147_4_fu_764_p2_carry__2_n_5\,
      CO(2) => \add_ln147_4_fu_764_p2_carry__2_n_6\,
      CO(1) => \add_ln147_4_fu_764_p2_carry__2_n_7\,
      CO(0) => \add_ln147_4_fu_764_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln147_1_reg_1281_pp0_iter7_reg(15 downto 12),
      O(3 downto 0) => add_ln147_4_fu_764_p2(15 downto 12),
      S(3) => \add_ln147_4_fu_764_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln147_4_fu_764_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln147_4_fu_764_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln147_4_fu_764_p2_carry__2_i_4_n_5\
    );
\add_ln147_4_fu_764_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(15),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(15),
      O => \add_ln147_4_fu_764_p2_carry__2_i_1_n_5\
    );
\add_ln147_4_fu_764_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(14),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(14),
      O => \add_ln147_4_fu_764_p2_carry__2_i_2_n_5\
    );
\add_ln147_4_fu_764_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(13),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(13),
      O => \add_ln147_4_fu_764_p2_carry__2_i_3_n_5\
    );
\add_ln147_4_fu_764_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(12),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(12),
      O => \add_ln147_4_fu_764_p2_carry__2_i_4_n_5\
    );
\add_ln147_4_fu_764_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln147_4_fu_764_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln147_4_fu_764_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln147_4_fu_764_p2_carry__3_n_6\,
      CO(1) => \add_ln147_4_fu_764_p2_carry__3_n_7\,
      CO(0) => \add_ln147_4_fu_764_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln147_1_reg_1281_pp0_iter7_reg(18 downto 16),
      O(3 downto 0) => add_ln147_4_fu_764_p2(19 downto 16),
      S(3) => \add_ln147_4_fu_764_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln147_4_fu_764_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln147_4_fu_764_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln147_4_fu_764_p2_carry__3_i_4_n_5\
    );
\add_ln147_4_fu_764_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(19),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(19),
      O => \add_ln147_4_fu_764_p2_carry__3_i_1_n_5\
    );
\add_ln147_4_fu_764_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(18),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(18),
      O => \add_ln147_4_fu_764_p2_carry__3_i_2_n_5\
    );
\add_ln147_4_fu_764_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(17),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(17),
      O => \add_ln147_4_fu_764_p2_carry__3_i_3_n_5\
    );
\add_ln147_4_fu_764_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(16),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(16),
      O => \add_ln147_4_fu_764_p2_carry__3_i_4_n_5\
    );
add_ln147_4_fu_764_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(3),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(3),
      O => add_ln147_4_fu_764_p2_carry_i_1_n_5
    );
add_ln147_4_fu_764_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(2),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(2),
      O => add_ln147_4_fu_764_p2_carry_i_2_n_5
    );
add_ln147_4_fu_764_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(1),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(1),
      O => add_ln147_4_fu_764_p2_carry_i_3_n_5
    );
add_ln147_4_fu_764_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln147_1_reg_1281_pp0_iter7_reg(0),
      I1 => trunc_ln147_reg_1271_pp0_iter7_reg(0),
      O => add_ln147_4_fu_764_p2_carry_i_4_n_5
    );
\add_ln147_reg_1236[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_in_hresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => stream_csc_full_n,
      O => \add_ln147_reg_1236[23]_i_1_n_5\
    );
\add_ln147_reg_1236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_28,
      Q => \add_ln147_reg_1236_reg_n_5_[0]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_18,
      Q => \add_ln147_reg_1236_reg_n_5_[10]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_17,
      Q => \add_ln147_reg_1236_reg_n_5_[11]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_16,
      Q => \add_ln147_reg_1236_reg_n_5_[12]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_15,
      Q => \add_ln147_reg_1236_reg_n_5_[13]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_14,
      Q => \add_ln147_reg_1236_reg_n_5_[14]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_13,
      Q => \add_ln147_reg_1236_reg_n_5_[15]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_12,
      Q => \add_ln147_reg_1236_reg_n_5_[16]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_11,
      Q => \add_ln147_reg_1236_reg_n_5_[17]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_10,
      Q => \add_ln147_reg_1236_reg_n_5_[18]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_9,
      Q => \add_ln147_reg_1236_reg_n_5_[19]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_27,
      Q => \add_ln147_reg_1236_reg_n_5_[1]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_8,
      Q => \add_ln147_reg_1236_reg_n_5_[20]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_7,
      Q => \add_ln147_reg_1236_reg_n_5_[21]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_6,
      Q => \add_ln147_reg_1236_reg_n_5_[22]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_5,
      Q => \add_ln147_reg_1236_reg_n_5_[23]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_26,
      Q => \add_ln147_reg_1236_reg_n_5_[2]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_25,
      Q => \add_ln147_reg_1236_reg_n_5_[3]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_24,
      Q => \add_ln147_reg_1236_reg_n_5_[4]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_23,
      Q => \add_ln147_reg_1236_reg_n_5_[5]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_22,
      Q => \add_ln147_reg_1236_reg_n_5_[6]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_21,
      Q => \add_ln147_reg_1236_reg_n_5_[7]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_20,
      Q => \add_ln147_reg_1236_reg_n_5_[8]\,
      R => '0'
    );
\add_ln147_reg_1236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_19,
      Q => \add_ln147_reg_1236_reg_n_5_[9]\,
      R => '0'
    );
\add_ln149_1_reg_1286[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[11]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[11]\,
      O => \add_ln149_1_reg_1286[11]_i_2_n_5\
    );
\add_ln149_1_reg_1286[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[10]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[10]\,
      O => \add_ln149_1_reg_1286[11]_i_3_n_5\
    );
\add_ln149_1_reg_1286[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[9]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[9]\,
      O => \add_ln149_1_reg_1286[11]_i_4_n_5\
    );
\add_ln149_1_reg_1286[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[8]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[8]\,
      O => \add_ln149_1_reg_1286[11]_i_5_n_5\
    );
\add_ln149_1_reg_1286[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[15]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[15]\,
      O => \add_ln149_1_reg_1286[15]_i_2_n_5\
    );
\add_ln149_1_reg_1286[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[14]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[14]\,
      O => \add_ln149_1_reg_1286[15]_i_3_n_5\
    );
\add_ln149_1_reg_1286[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[13]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[13]\,
      O => \add_ln149_1_reg_1286[15]_i_4_n_5\
    );
\add_ln149_1_reg_1286[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[12]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[12]\,
      O => \add_ln149_1_reg_1286[15]_i_5_n_5\
    );
\add_ln149_1_reg_1286[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[19]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[19]\,
      O => \add_ln149_1_reg_1286[19]_i_2_n_5\
    );
\add_ln149_1_reg_1286[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[18]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[18]\,
      O => \add_ln149_1_reg_1286[19]_i_3_n_5\
    );
\add_ln149_1_reg_1286[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[17]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[17]\,
      O => \add_ln149_1_reg_1286[19]_i_4_n_5\
    );
\add_ln149_1_reg_1286[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[16]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[16]\,
      O => \add_ln149_1_reg_1286[19]_i_5_n_5\
    );
\add_ln149_1_reg_1286[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[23]\,
      O => \add_ln149_1_reg_1286[23]_i_2_n_5\
    );
\add_ln149_1_reg_1286[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[23]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[23]\,
      O => \add_ln149_1_reg_1286[23]_i_3_n_5\
    );
\add_ln149_1_reg_1286[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[22]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[22]\,
      O => \add_ln149_1_reg_1286[23]_i_4_n_5\
    );
\add_ln149_1_reg_1286[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[21]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[21]\,
      O => \add_ln149_1_reg_1286[23]_i_5_n_5\
    );
\add_ln149_1_reg_1286[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[20]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[20]\,
      O => \add_ln149_1_reg_1286[23]_i_6_n_5\
    );
\add_ln149_1_reg_1286[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[3]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[3]\,
      O => \add_ln149_1_reg_1286[3]_i_2_n_5\
    );
\add_ln149_1_reg_1286[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[2]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[2]\,
      O => \add_ln149_1_reg_1286[3]_i_3_n_5\
    );
\add_ln149_1_reg_1286[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[1]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[1]\,
      O => \add_ln149_1_reg_1286[3]_i_4_n_5\
    );
\add_ln149_1_reg_1286[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[0]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[0]\,
      O => \add_ln149_1_reg_1286[3]_i_5_n_5\
    );
\add_ln149_1_reg_1286[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[7]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[7]\,
      O => \add_ln149_1_reg_1286[7]_i_2_n_5\
    );
\add_ln149_1_reg_1286[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[6]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[6]\,
      O => \add_ln149_1_reg_1286[7]_i_3_n_5\
    );
\add_ln149_1_reg_1286[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[5]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[5]\,
      O => \add_ln149_1_reg_1286[7]_i_4_n_5\
    );
\add_ln149_1_reg_1286[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[4]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[4]\,
      O => \add_ln149_1_reg_1286[7]_i_5_n_5\
    );
\add_ln149_1_reg_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(0),
      Q => add_ln149_1_reg_1286(0),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(10),
      Q => add_ln149_1_reg_1286(10),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(11),
      Q => add_ln149_1_reg_1286(11),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_1_reg_1286_reg[7]_i_1_n_5\,
      CO(3) => \add_ln149_1_reg_1286_reg[11]_i_1_n_5\,
      CO(2) => \add_ln149_1_reg_1286_reg[11]_i_1_n_6\,
      CO(1) => \add_ln149_1_reg_1286_reg[11]_i_1_n_7\,
      CO(0) => \add_ln149_1_reg_1286_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[11]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[10]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[9]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[8]\,
      O(3 downto 0) => add_ln149_1_fu_646_p2(11 downto 8),
      S(3) => \add_ln149_1_reg_1286[11]_i_2_n_5\,
      S(2) => \add_ln149_1_reg_1286[11]_i_3_n_5\,
      S(1) => \add_ln149_1_reg_1286[11]_i_4_n_5\,
      S(0) => \add_ln149_1_reg_1286[11]_i_5_n_5\
    );
\add_ln149_1_reg_1286_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(12),
      Q => add_ln149_1_reg_1286(12),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(13),
      Q => add_ln149_1_reg_1286(13),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(14),
      Q => add_ln149_1_reg_1286(14),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(15),
      Q => add_ln149_1_reg_1286(15),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_1_reg_1286_reg[11]_i_1_n_5\,
      CO(3) => \add_ln149_1_reg_1286_reg[15]_i_1_n_5\,
      CO(2) => \add_ln149_1_reg_1286_reg[15]_i_1_n_6\,
      CO(1) => \add_ln149_1_reg_1286_reg[15]_i_1_n_7\,
      CO(0) => \add_ln149_1_reg_1286_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[15]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[14]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[13]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[12]\,
      O(3 downto 0) => add_ln149_1_fu_646_p2(15 downto 12),
      S(3) => \add_ln149_1_reg_1286[15]_i_2_n_5\,
      S(2) => \add_ln149_1_reg_1286[15]_i_3_n_5\,
      S(1) => \add_ln149_1_reg_1286[15]_i_4_n_5\,
      S(0) => \add_ln149_1_reg_1286[15]_i_5_n_5\
    );
\add_ln149_1_reg_1286_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(16),
      Q => add_ln149_1_reg_1286(16),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(17),
      Q => add_ln149_1_reg_1286(17),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(18),
      Q => add_ln149_1_reg_1286(18),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(19),
      Q => add_ln149_1_reg_1286(19),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_1_reg_1286_reg[15]_i_1_n_5\,
      CO(3) => \add_ln149_1_reg_1286_reg[19]_i_1_n_5\,
      CO(2) => \add_ln149_1_reg_1286_reg[19]_i_1_n_6\,
      CO(1) => \add_ln149_1_reg_1286_reg[19]_i_1_n_7\,
      CO(0) => \add_ln149_1_reg_1286_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[19]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[18]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[17]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[16]\,
      O(3 downto 0) => add_ln149_1_fu_646_p2(19 downto 16),
      S(3) => \add_ln149_1_reg_1286[19]_i_2_n_5\,
      S(2) => \add_ln149_1_reg_1286[19]_i_3_n_5\,
      S(1) => \add_ln149_1_reg_1286[19]_i_4_n_5\,
      S(0) => \add_ln149_1_reg_1286[19]_i_5_n_5\
    );
\add_ln149_1_reg_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(1),
      Q => add_ln149_1_reg_1286(1),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(20),
      Q => add_ln149_1_reg_1286(20),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(21),
      Q => add_ln149_1_reg_1286(21),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(22),
      Q => add_ln149_1_reg_1286(22),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(23),
      Q => add_ln149_1_reg_1286(23),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_1_reg_1286_reg[19]_i_1_n_5\,
      CO(3) => \add_ln149_1_reg_1286_reg[23]_i_1_n_5\,
      CO(2) => \add_ln149_1_reg_1286_reg[23]_i_1_n_6\,
      CO(1) => \add_ln149_1_reg_1286_reg[23]_i_1_n_7\,
      CO(0) => \add_ln149_1_reg_1286_reg[23]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_1_reg_1286[23]_i_2_n_5\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[22]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[21]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[20]\,
      O(3 downto 0) => add_ln149_1_fu_646_p2(23 downto 20),
      S(3) => \add_ln149_1_reg_1286[23]_i_3_n_5\,
      S(2) => \add_ln149_1_reg_1286[23]_i_4_n_5\,
      S(1) => \add_ln149_1_reg_1286[23]_i_5_n_5\,
      S(0) => \add_ln149_1_reg_1286[23]_i_6_n_5\
    );
\add_ln149_1_reg_1286_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(24),
      Q => add_ln149_1_reg_1286(24),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_1_reg_1286_reg[23]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln149_1_reg_1286_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln149_1_reg_1286_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln149_1_fu_646_p2(24),
      S(3 downto 0) => B"0001"
    );
\add_ln149_1_reg_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(2),
      Q => add_ln149_1_reg_1286(2),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(3),
      Q => add_ln149_1_reg_1286(3),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln149_1_reg_1286_reg[3]_i_1_n_5\,
      CO(2) => \add_ln149_1_reg_1286_reg[3]_i_1_n_6\,
      CO(1) => \add_ln149_1_reg_1286_reg[3]_i_1_n_7\,
      CO(0) => \add_ln149_1_reg_1286_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[3]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[2]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[1]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[0]\,
      O(3 downto 1) => add_ln149_1_fu_646_p2(3 downto 1),
      O(0) => \NLW_add_ln149_1_reg_1286_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln149_1_reg_1286[3]_i_2_n_5\,
      S(2) => \add_ln149_1_reg_1286[3]_i_3_n_5\,
      S(1) => \add_ln149_1_reg_1286[3]_i_4_n_5\,
      S(0) => \add_ln149_1_reg_1286[3]_i_5_n_5\
    );
\add_ln149_1_reg_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(4),
      Q => add_ln149_1_reg_1286(4),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(5),
      Q => add_ln149_1_reg_1286(5),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(6),
      Q => add_ln149_1_reg_1286(6),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(7),
      Q => add_ln149_1_reg_1286(7),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_1_reg_1286_reg[3]_i_1_n_5\,
      CO(3) => \add_ln149_1_reg_1286_reg[7]_i_1_n_5\,
      CO(2) => \add_ln149_1_reg_1286_reg[7]_i_1_n_6\,
      CO(1) => \add_ln149_1_reg_1286_reg[7]_i_1_n_7\,
      CO(0) => \add_ln149_1_reg_1286_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[7]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[6]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[5]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[4]\,
      O(3 downto 0) => add_ln149_1_fu_646_p2(7 downto 4),
      S(3) => \add_ln149_1_reg_1286[7]_i_2_n_5\,
      S(2) => \add_ln149_1_reg_1286[7]_i_3_n_5\,
      S(1) => \add_ln149_1_reg_1286[7]_i_4_n_5\,
      S(0) => \add_ln149_1_reg_1286[7]_i_5_n_5\
    );
\add_ln149_1_reg_1286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(8),
      Q => add_ln149_1_reg_1286(8),
      R => '0'
    );
\add_ln149_1_reg_1286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_1_fu_646_p2(9),
      Q => add_ln149_1_reg_1286(9),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_29,
      Q => add_ln149_2_reg_1296(0),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_19,
      Q => add_ln149_2_reg_1296(10),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_18,
      Q => add_ln149_2_reg_1296(11),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_17,
      Q => add_ln149_2_reg_1296(12),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_16,
      Q => add_ln149_2_reg_1296(13),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_15,
      Q => add_ln149_2_reg_1296(14),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_14,
      Q => add_ln149_2_reg_1296(15),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_13,
      Q => add_ln149_2_reg_1296(16),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_12,
      Q => add_ln149_2_reg_1296(17),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_11,
      Q => add_ln149_2_reg_1296(18),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_10,
      Q => add_ln149_2_reg_1296(19),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_28,
      Q => add_ln149_2_reg_1296(1),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_9,
      Q => add_ln149_2_reg_1296(20),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_8,
      Q => add_ln149_2_reg_1296(21),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_7,
      Q => add_ln149_2_reg_1296(22),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_6,
      Q => add_ln149_2_reg_1296(23),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_5,
      Q => add_ln149_2_reg_1296(24),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_27,
      Q => add_ln149_2_reg_1296(2),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_26,
      Q => add_ln149_2_reg_1296(3),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_25,
      Q => add_ln149_2_reg_1296(4),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_24,
      Q => add_ln149_2_reg_1296(5),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_23,
      Q => add_ln149_2_reg_1296(6),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_22,
      Q => add_ln149_2_reg_1296(7),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_21,
      Q => add_ln149_2_reg_1296(8),
      R => '0'
    );
\add_ln149_2_reg_1296_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_20,
      Q => add_ln149_2_reg_1296(9),
      R => '0'
    );
add_ln149_4_fu_768_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln149_4_fu_768_p2_carry_n_5,
      CO(2) => add_ln149_4_fu_768_p2_carry_n_6,
      CO(1) => add_ln149_4_fu_768_p2_carry_n_7,
      CO(0) => add_ln149_4_fu_768_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln149_1_reg_1301_pp0_iter7_reg(3 downto 0),
      O(3 downto 0) => NLW_add_ln149_4_fu_768_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln149_4_fu_768_p2_carry_i_1_n_5,
      S(2) => add_ln149_4_fu_768_p2_carry_i_2_n_5,
      S(1) => add_ln149_4_fu_768_p2_carry_i_3_n_5,
      S(0) => add_ln149_4_fu_768_p2_carry_i_4_n_5
    );
\add_ln149_4_fu_768_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln149_4_fu_768_p2_carry_n_5,
      CO(3) => \add_ln149_4_fu_768_p2_carry__0_n_5\,
      CO(2) => \add_ln149_4_fu_768_p2_carry__0_n_6\,
      CO(1) => \add_ln149_4_fu_768_p2_carry__0_n_7\,
      CO(0) => \add_ln149_4_fu_768_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln149_1_reg_1301_pp0_iter7_reg(7 downto 4),
      O(3 downto 0) => \NLW_add_ln149_4_fu_768_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln149_4_fu_768_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln149_4_fu_768_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln149_4_fu_768_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln149_4_fu_768_p2_carry__0_i_4_n_5\
    );
\add_ln149_4_fu_768_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(7),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(7),
      O => \add_ln149_4_fu_768_p2_carry__0_i_1_n_5\
    );
\add_ln149_4_fu_768_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(6),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(6),
      O => \add_ln149_4_fu_768_p2_carry__0_i_2_n_5\
    );
\add_ln149_4_fu_768_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(5),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(5),
      O => \add_ln149_4_fu_768_p2_carry__0_i_3_n_5\
    );
\add_ln149_4_fu_768_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(4),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(4),
      O => \add_ln149_4_fu_768_p2_carry__0_i_4_n_5\
    );
\add_ln149_4_fu_768_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_4_fu_768_p2_carry__0_n_5\,
      CO(3) => \add_ln149_4_fu_768_p2_carry__1_n_5\,
      CO(2) => \add_ln149_4_fu_768_p2_carry__1_n_6\,
      CO(1) => \add_ln149_4_fu_768_p2_carry__1_n_7\,
      CO(0) => \add_ln149_4_fu_768_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln149_1_reg_1301_pp0_iter7_reg(11 downto 8),
      O(3 downto 0) => \NLW_add_ln149_4_fu_768_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln149_4_fu_768_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln149_4_fu_768_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln149_4_fu_768_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln149_4_fu_768_p2_carry__1_i_4_n_5\
    );
\add_ln149_4_fu_768_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(11),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(11),
      O => \add_ln149_4_fu_768_p2_carry__1_i_1_n_5\
    );
\add_ln149_4_fu_768_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(10),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(10),
      O => \add_ln149_4_fu_768_p2_carry__1_i_2_n_5\
    );
\add_ln149_4_fu_768_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(9),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(9),
      O => \add_ln149_4_fu_768_p2_carry__1_i_3_n_5\
    );
\add_ln149_4_fu_768_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(8),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(8),
      O => \add_ln149_4_fu_768_p2_carry__1_i_4_n_5\
    );
\add_ln149_4_fu_768_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_4_fu_768_p2_carry__1_n_5\,
      CO(3) => \add_ln149_4_fu_768_p2_carry__2_n_5\,
      CO(2) => \add_ln149_4_fu_768_p2_carry__2_n_6\,
      CO(1) => \add_ln149_4_fu_768_p2_carry__2_n_7\,
      CO(0) => \add_ln149_4_fu_768_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln149_1_reg_1301_pp0_iter7_reg(15 downto 12),
      O(3 downto 0) => add_ln149_4_fu_768_p2(15 downto 12),
      S(3) => \add_ln149_4_fu_768_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln149_4_fu_768_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln149_4_fu_768_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln149_4_fu_768_p2_carry__2_i_4_n_5\
    );
\add_ln149_4_fu_768_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(15),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(15),
      O => \add_ln149_4_fu_768_p2_carry__2_i_1_n_5\
    );
\add_ln149_4_fu_768_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(14),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(14),
      O => \add_ln149_4_fu_768_p2_carry__2_i_2_n_5\
    );
\add_ln149_4_fu_768_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(13),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(13),
      O => \add_ln149_4_fu_768_p2_carry__2_i_3_n_5\
    );
\add_ln149_4_fu_768_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(12),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(12),
      O => \add_ln149_4_fu_768_p2_carry__2_i_4_n_5\
    );
\add_ln149_4_fu_768_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln149_4_fu_768_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln149_4_fu_768_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln149_4_fu_768_p2_carry__3_n_6\,
      CO(1) => \add_ln149_4_fu_768_p2_carry__3_n_7\,
      CO(0) => \add_ln149_4_fu_768_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln149_1_reg_1301_pp0_iter7_reg(18 downto 16),
      O(3 downto 0) => add_ln149_4_fu_768_p2(19 downto 16),
      S(3) => \add_ln149_4_fu_768_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln149_4_fu_768_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln149_4_fu_768_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln149_4_fu_768_p2_carry__3_i_4_n_5\
    );
\add_ln149_4_fu_768_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(19),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(19),
      O => \add_ln149_4_fu_768_p2_carry__3_i_1_n_5\
    );
\add_ln149_4_fu_768_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(18),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(18),
      O => \add_ln149_4_fu_768_p2_carry__3_i_2_n_5\
    );
\add_ln149_4_fu_768_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(17),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(17),
      O => \add_ln149_4_fu_768_p2_carry__3_i_3_n_5\
    );
\add_ln149_4_fu_768_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(16),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(16),
      O => \add_ln149_4_fu_768_p2_carry__3_i_4_n_5\
    );
add_ln149_4_fu_768_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(3),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(3),
      O => add_ln149_4_fu_768_p2_carry_i_1_n_5
    );
add_ln149_4_fu_768_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(2),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(2),
      O => add_ln149_4_fu_768_p2_carry_i_2_n_5
    );
add_ln149_4_fu_768_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(1),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(1),
      O => add_ln149_4_fu_768_p2_carry_i_3_n_5
    );
add_ln149_4_fu_768_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln149_1_reg_1301_pp0_iter7_reg(0),
      I1 => trunc_ln149_reg_1291_pp0_iter7_reg(0),
      O => add_ln149_4_fu_768_p2_carry_i_4_n_5
    );
\add_ln149_reg_1248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_28,
      Q => \add_ln149_reg_1248_reg_n_5_[0]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_18,
      Q => \add_ln149_reg_1248_reg_n_5_[10]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_17,
      Q => \add_ln149_reg_1248_reg_n_5_[11]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_16,
      Q => \add_ln149_reg_1248_reg_n_5_[12]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_15,
      Q => \add_ln149_reg_1248_reg_n_5_[13]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_14,
      Q => \add_ln149_reg_1248_reg_n_5_[14]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_13,
      Q => \add_ln149_reg_1248_reg_n_5_[15]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_12,
      Q => \add_ln149_reg_1248_reg_n_5_[16]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_11,
      Q => \add_ln149_reg_1248_reg_n_5_[17]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_10,
      Q => \add_ln149_reg_1248_reg_n_5_[18]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_9,
      Q => \add_ln149_reg_1248_reg_n_5_[19]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_27,
      Q => \add_ln149_reg_1248_reg_n_5_[1]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_8,
      Q => \add_ln149_reg_1248_reg_n_5_[20]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_7,
      Q => \add_ln149_reg_1248_reg_n_5_[21]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_6,
      Q => \add_ln149_reg_1248_reg_n_5_[22]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_5,
      Q => \add_ln149_reg_1248_reg_n_5_[23]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_26,
      Q => \add_ln149_reg_1248_reg_n_5_[2]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_25,
      Q => \add_ln149_reg_1248_reg_n_5_[3]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_24,
      Q => \add_ln149_reg_1248_reg_n_5_[4]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_23,
      Q => \add_ln149_reg_1248_reg_n_5_[5]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_22,
      Q => \add_ln149_reg_1248_reg_n_5_[6]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_21,
      Q => \add_ln149_reg_1248_reg_n_5_[7]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_20,
      Q => \add_ln149_reg_1248_reg_n_5_[8]\,
      R => '0'
    );
\add_ln149_reg_1248_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_19,
      Q => \add_ln149_reg_1248_reg_n_5_[9]\,
      R => '0'
    );
\add_ln151_1_reg_1306[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[11]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[11]\,
      O => \add_ln151_1_reg_1306[11]_i_2_n_5\
    );
\add_ln151_1_reg_1306[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[10]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[10]\,
      O => \add_ln151_1_reg_1306[11]_i_3_n_5\
    );
\add_ln151_1_reg_1306[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[9]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[9]\,
      O => \add_ln151_1_reg_1306[11]_i_4_n_5\
    );
\add_ln151_1_reg_1306[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[8]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[8]\,
      O => \add_ln151_1_reg_1306[11]_i_5_n_5\
    );
\add_ln151_1_reg_1306[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[15]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[15]\,
      O => \add_ln151_1_reg_1306[15]_i_2_n_5\
    );
\add_ln151_1_reg_1306[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[14]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[14]\,
      O => \add_ln151_1_reg_1306[15]_i_3_n_5\
    );
\add_ln151_1_reg_1306[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[13]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[13]\,
      O => \add_ln151_1_reg_1306[15]_i_4_n_5\
    );
\add_ln151_1_reg_1306[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[12]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[12]\,
      O => \add_ln151_1_reg_1306[15]_i_5_n_5\
    );
\add_ln151_1_reg_1306[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[19]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[19]\,
      O => \add_ln151_1_reg_1306[19]_i_2_n_5\
    );
\add_ln151_1_reg_1306[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[18]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[18]\,
      O => \add_ln151_1_reg_1306[19]_i_3_n_5\
    );
\add_ln151_1_reg_1306[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[17]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[17]\,
      O => \add_ln151_1_reg_1306[19]_i_4_n_5\
    );
\add_ln151_1_reg_1306[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[16]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[16]\,
      O => \add_ln151_1_reg_1306[19]_i_5_n_5\
    );
\add_ln151_1_reg_1306[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[23]\,
      O => \add_ln151_1_reg_1306[23]_i_2_n_5\
    );
\add_ln151_1_reg_1306[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[23]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[23]\,
      O => \add_ln151_1_reg_1306[23]_i_3_n_5\
    );
\add_ln151_1_reg_1306[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[22]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[22]\,
      O => \add_ln151_1_reg_1306[23]_i_4_n_5\
    );
\add_ln151_1_reg_1306[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[21]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[21]\,
      O => \add_ln151_1_reg_1306[23]_i_5_n_5\
    );
\add_ln151_1_reg_1306[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[20]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[20]\,
      O => \add_ln151_1_reg_1306[23]_i_6_n_5\
    );
\add_ln151_1_reg_1306[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[3]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[3]\,
      O => \add_ln151_1_reg_1306[3]_i_2_n_5\
    );
\add_ln151_1_reg_1306[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[2]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[2]\,
      O => \add_ln151_1_reg_1306[3]_i_3_n_5\
    );
\add_ln151_1_reg_1306[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[1]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[1]\,
      O => \add_ln151_1_reg_1306[3]_i_4_n_5\
    );
\add_ln151_1_reg_1306[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[0]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[0]\,
      O => \add_ln151_1_reg_1306[3]_i_5_n_5\
    );
\add_ln151_1_reg_1306[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[7]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[7]\,
      O => \add_ln151_1_reg_1306[7]_i_2_n_5\
    );
\add_ln151_1_reg_1306[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[6]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[6]\,
      O => \add_ln151_1_reg_1306[7]_i_3_n_5\
    );
\add_ln151_1_reg_1306[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[5]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[5]\,
      O => \add_ln151_1_reg_1306[7]_i_4_n_5\
    );
\add_ln151_1_reg_1306[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[4]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[4]\,
      O => \add_ln151_1_reg_1306[7]_i_5_n_5\
    );
\add_ln151_1_reg_1306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(0),
      Q => add_ln151_1_reg_1306(0),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(10),
      Q => add_ln151_1_reg_1306(10),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(11),
      Q => add_ln151_1_reg_1306(11),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_1_reg_1306_reg[7]_i_1_n_5\,
      CO(3) => \add_ln151_1_reg_1306_reg[11]_i_1_n_5\,
      CO(2) => \add_ln151_1_reg_1306_reg[11]_i_1_n_6\,
      CO(1) => \add_ln151_1_reg_1306_reg[11]_i_1_n_7\,
      CO(0) => \add_ln151_1_reg_1306_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[11]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[10]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[9]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[8]\,
      O(3 downto 0) => add_ln151_1_fu_669_p2(11 downto 8),
      S(3) => \add_ln151_1_reg_1306[11]_i_2_n_5\,
      S(2) => \add_ln151_1_reg_1306[11]_i_3_n_5\,
      S(1) => \add_ln151_1_reg_1306[11]_i_4_n_5\,
      S(0) => \add_ln151_1_reg_1306[11]_i_5_n_5\
    );
\add_ln151_1_reg_1306_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(12),
      Q => add_ln151_1_reg_1306(12),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(13),
      Q => add_ln151_1_reg_1306(13),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(14),
      Q => add_ln151_1_reg_1306(14),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(15),
      Q => add_ln151_1_reg_1306(15),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_1_reg_1306_reg[11]_i_1_n_5\,
      CO(3) => \add_ln151_1_reg_1306_reg[15]_i_1_n_5\,
      CO(2) => \add_ln151_1_reg_1306_reg[15]_i_1_n_6\,
      CO(1) => \add_ln151_1_reg_1306_reg[15]_i_1_n_7\,
      CO(0) => \add_ln151_1_reg_1306_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[15]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[14]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[13]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[12]\,
      O(3 downto 0) => add_ln151_1_fu_669_p2(15 downto 12),
      S(3) => \add_ln151_1_reg_1306[15]_i_2_n_5\,
      S(2) => \add_ln151_1_reg_1306[15]_i_3_n_5\,
      S(1) => \add_ln151_1_reg_1306[15]_i_4_n_5\,
      S(0) => \add_ln151_1_reg_1306[15]_i_5_n_5\
    );
\add_ln151_1_reg_1306_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(16),
      Q => add_ln151_1_reg_1306(16),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(17),
      Q => add_ln151_1_reg_1306(17),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(18),
      Q => add_ln151_1_reg_1306(18),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(19),
      Q => add_ln151_1_reg_1306(19),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_1_reg_1306_reg[15]_i_1_n_5\,
      CO(3) => \add_ln151_1_reg_1306_reg[19]_i_1_n_5\,
      CO(2) => \add_ln151_1_reg_1306_reg[19]_i_1_n_6\,
      CO(1) => \add_ln151_1_reg_1306_reg[19]_i_1_n_7\,
      CO(0) => \add_ln151_1_reg_1306_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[19]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[18]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[17]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[16]\,
      O(3 downto 0) => add_ln151_1_fu_669_p2(19 downto 16),
      S(3) => \add_ln151_1_reg_1306[19]_i_2_n_5\,
      S(2) => \add_ln151_1_reg_1306[19]_i_3_n_5\,
      S(1) => \add_ln151_1_reg_1306[19]_i_4_n_5\,
      S(0) => \add_ln151_1_reg_1306[19]_i_5_n_5\
    );
\add_ln151_1_reg_1306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(1),
      Q => add_ln151_1_reg_1306(1),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(20),
      Q => add_ln151_1_reg_1306(20),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(21),
      Q => add_ln151_1_reg_1306(21),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(22),
      Q => add_ln151_1_reg_1306(22),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(23),
      Q => add_ln151_1_reg_1306(23),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_1_reg_1306_reg[19]_i_1_n_5\,
      CO(3) => \add_ln151_1_reg_1306_reg[23]_i_1_n_5\,
      CO(2) => \add_ln151_1_reg_1306_reg[23]_i_1_n_6\,
      CO(1) => \add_ln151_1_reg_1306_reg[23]_i_1_n_7\,
      CO(0) => \add_ln151_1_reg_1306_reg[23]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_1_reg_1306[23]_i_2_n_5\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[22]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[21]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[20]\,
      O(3 downto 0) => add_ln151_1_fu_669_p2(23 downto 20),
      S(3) => \add_ln151_1_reg_1306[23]_i_3_n_5\,
      S(2) => \add_ln151_1_reg_1306[23]_i_4_n_5\,
      S(1) => \add_ln151_1_reg_1306[23]_i_5_n_5\,
      S(0) => \add_ln151_1_reg_1306[23]_i_6_n_5\
    );
\add_ln151_1_reg_1306_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(24),
      Q => add_ln151_1_reg_1306(24),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_1_reg_1306_reg[23]_i_1_n_5\,
      CO(3 downto 0) => \NLW_add_ln151_1_reg_1306_reg[24]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln151_1_reg_1306_reg[24]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln151_1_fu_669_p2(24),
      S(3 downto 0) => B"0001"
    );
\add_ln151_1_reg_1306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(2),
      Q => add_ln151_1_reg_1306(2),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(3),
      Q => add_ln151_1_reg_1306(3),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln151_1_reg_1306_reg[3]_i_1_n_5\,
      CO(2) => \add_ln151_1_reg_1306_reg[3]_i_1_n_6\,
      CO(1) => \add_ln151_1_reg_1306_reg[3]_i_1_n_7\,
      CO(0) => \add_ln151_1_reg_1306_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[3]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[2]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[1]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[0]\,
      O(3 downto 1) => add_ln151_1_fu_669_p2(3 downto 1),
      O(0) => \NLW_add_ln151_1_reg_1306_reg[3]_i_1_O_UNCONNECTED\(0),
      S(3) => \add_ln151_1_reg_1306[3]_i_2_n_5\,
      S(2) => \add_ln151_1_reg_1306[3]_i_3_n_5\,
      S(1) => \add_ln151_1_reg_1306[3]_i_4_n_5\,
      S(0) => \add_ln151_1_reg_1306[3]_i_5_n_5\
    );
\add_ln151_1_reg_1306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(4),
      Q => add_ln151_1_reg_1306(4),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(5),
      Q => add_ln151_1_reg_1306(5),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(6),
      Q => add_ln151_1_reg_1306(6),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(7),
      Q => add_ln151_1_reg_1306(7),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_1_reg_1306_reg[3]_i_1_n_5\,
      CO(3) => \add_ln151_1_reg_1306_reg[7]_i_1_n_5\,
      CO(2) => \add_ln151_1_reg_1306_reg[7]_i_1_n_6\,
      CO(1) => \add_ln151_1_reg_1306_reg[7]_i_1_n_7\,
      CO(0) => \add_ln151_1_reg_1306_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[7]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[6]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[5]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[4]\,
      O(3 downto 0) => add_ln151_1_fu_669_p2(7 downto 4),
      S(3) => \add_ln151_1_reg_1306[7]_i_2_n_5\,
      S(2) => \add_ln151_1_reg_1306[7]_i_3_n_5\,
      S(1) => \add_ln151_1_reg_1306[7]_i_4_n_5\,
      S(0) => \add_ln151_1_reg_1306[7]_i_5_n_5\
    );
\add_ln151_1_reg_1306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(8),
      Q => add_ln151_1_reg_1306(8),
      R => '0'
    );
\add_ln151_1_reg_1306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_1_fu_669_p2(9),
      Q => add_ln151_1_reg_1306(9),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_29,
      Q => add_ln151_2_reg_1316(0),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_19,
      Q => add_ln151_2_reg_1316(10),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_18,
      Q => add_ln151_2_reg_1316(11),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_17,
      Q => add_ln151_2_reg_1316(12),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_16,
      Q => add_ln151_2_reg_1316(13),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_15,
      Q => add_ln151_2_reg_1316(14),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_14,
      Q => add_ln151_2_reg_1316(15),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_13,
      Q => add_ln151_2_reg_1316(16),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_12,
      Q => add_ln151_2_reg_1316(17),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_11,
      Q => add_ln151_2_reg_1316(18),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_10,
      Q => add_ln151_2_reg_1316(19),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_28,
      Q => add_ln151_2_reg_1316(1),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_9,
      Q => add_ln151_2_reg_1316(20),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_8,
      Q => add_ln151_2_reg_1316(21),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_7,
      Q => add_ln151_2_reg_1316(22),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_6,
      Q => add_ln151_2_reg_1316(23),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_5,
      Q => add_ln151_2_reg_1316(24),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_27,
      Q => add_ln151_2_reg_1316(2),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_26,
      Q => add_ln151_2_reg_1316(3),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_25,
      Q => add_ln151_2_reg_1316(4),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_24,
      Q => add_ln151_2_reg_1316(5),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_23,
      Q => add_ln151_2_reg_1316(6),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_22,
      Q => add_ln151_2_reg_1316(7),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_21,
      Q => add_ln151_2_reg_1316(8),
      R => '0'
    );
\add_ln151_2_reg_1316_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_2_reg_1276[24]_i_1_n_5\,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_20,
      Q => add_ln151_2_reg_1316(9),
      R => '0'
    );
add_ln151_4_fu_772_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln151_4_fu_772_p2_carry_n_5,
      CO(2) => add_ln151_4_fu_772_p2_carry_n_6,
      CO(1) => add_ln151_4_fu_772_p2_carry_n_7,
      CO(0) => add_ln151_4_fu_772_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln151_1_reg_1321_pp0_iter7_reg(3 downto 0),
      O(3 downto 0) => NLW_add_ln151_4_fu_772_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => add_ln151_4_fu_772_p2_carry_i_1_n_5,
      S(2) => add_ln151_4_fu_772_p2_carry_i_2_n_5,
      S(1) => add_ln151_4_fu_772_p2_carry_i_3_n_5,
      S(0) => add_ln151_4_fu_772_p2_carry_i_4_n_5
    );
\add_ln151_4_fu_772_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln151_4_fu_772_p2_carry_n_5,
      CO(3) => \add_ln151_4_fu_772_p2_carry__0_n_5\,
      CO(2) => \add_ln151_4_fu_772_p2_carry__0_n_6\,
      CO(1) => \add_ln151_4_fu_772_p2_carry__0_n_7\,
      CO(0) => \add_ln151_4_fu_772_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln151_1_reg_1321_pp0_iter7_reg(7 downto 4),
      O(3 downto 0) => \NLW_add_ln151_4_fu_772_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln151_4_fu_772_p2_carry__0_i_1_n_5\,
      S(2) => \add_ln151_4_fu_772_p2_carry__0_i_2_n_5\,
      S(1) => \add_ln151_4_fu_772_p2_carry__0_i_3_n_5\,
      S(0) => \add_ln151_4_fu_772_p2_carry__0_i_4_n_5\
    );
\add_ln151_4_fu_772_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(7),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(7),
      O => \add_ln151_4_fu_772_p2_carry__0_i_1_n_5\
    );
\add_ln151_4_fu_772_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(6),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(6),
      O => \add_ln151_4_fu_772_p2_carry__0_i_2_n_5\
    );
\add_ln151_4_fu_772_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(5),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(5),
      O => \add_ln151_4_fu_772_p2_carry__0_i_3_n_5\
    );
\add_ln151_4_fu_772_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(4),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(4),
      O => \add_ln151_4_fu_772_p2_carry__0_i_4_n_5\
    );
\add_ln151_4_fu_772_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_4_fu_772_p2_carry__0_n_5\,
      CO(3) => \add_ln151_4_fu_772_p2_carry__1_n_5\,
      CO(2) => \add_ln151_4_fu_772_p2_carry__1_n_6\,
      CO(1) => \add_ln151_4_fu_772_p2_carry__1_n_7\,
      CO(0) => \add_ln151_4_fu_772_p2_carry__1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln151_1_reg_1321_pp0_iter7_reg(11 downto 8),
      O(3 downto 0) => \NLW_add_ln151_4_fu_772_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \add_ln151_4_fu_772_p2_carry__1_i_1_n_5\,
      S(2) => \add_ln151_4_fu_772_p2_carry__1_i_2_n_5\,
      S(1) => \add_ln151_4_fu_772_p2_carry__1_i_3_n_5\,
      S(0) => \add_ln151_4_fu_772_p2_carry__1_i_4_n_5\
    );
\add_ln151_4_fu_772_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(11),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(11),
      O => \add_ln151_4_fu_772_p2_carry__1_i_1_n_5\
    );
\add_ln151_4_fu_772_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(10),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(10),
      O => \add_ln151_4_fu_772_p2_carry__1_i_2_n_5\
    );
\add_ln151_4_fu_772_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(9),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(9),
      O => \add_ln151_4_fu_772_p2_carry__1_i_3_n_5\
    );
\add_ln151_4_fu_772_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(8),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(8),
      O => \add_ln151_4_fu_772_p2_carry__1_i_4_n_5\
    );
\add_ln151_4_fu_772_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_4_fu_772_p2_carry__1_n_5\,
      CO(3) => \add_ln151_4_fu_772_p2_carry__2_n_5\,
      CO(2) => \add_ln151_4_fu_772_p2_carry__2_n_6\,
      CO(1) => \add_ln151_4_fu_772_p2_carry__2_n_7\,
      CO(0) => \add_ln151_4_fu_772_p2_carry__2_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => trunc_ln151_1_reg_1321_pp0_iter7_reg(15 downto 12),
      O(3 downto 0) => add_ln151_4_fu_772_p2(15 downto 12),
      S(3) => \add_ln151_4_fu_772_p2_carry__2_i_1_n_5\,
      S(2) => \add_ln151_4_fu_772_p2_carry__2_i_2_n_5\,
      S(1) => \add_ln151_4_fu_772_p2_carry__2_i_3_n_5\,
      S(0) => \add_ln151_4_fu_772_p2_carry__2_i_4_n_5\
    );
\add_ln151_4_fu_772_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(15),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(15),
      O => \add_ln151_4_fu_772_p2_carry__2_i_1_n_5\
    );
\add_ln151_4_fu_772_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(14),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(14),
      O => \add_ln151_4_fu_772_p2_carry__2_i_2_n_5\
    );
\add_ln151_4_fu_772_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(13),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(13),
      O => \add_ln151_4_fu_772_p2_carry__2_i_3_n_5\
    );
\add_ln151_4_fu_772_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(12),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(12),
      O => \add_ln151_4_fu_772_p2_carry__2_i_4_n_5\
    );
\add_ln151_4_fu_772_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln151_4_fu_772_p2_carry__2_n_5\,
      CO(3) => \NLW_add_ln151_4_fu_772_p2_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \add_ln151_4_fu_772_p2_carry__3_n_6\,
      CO(1) => \add_ln151_4_fu_772_p2_carry__3_n_7\,
      CO(0) => \add_ln151_4_fu_772_p2_carry__3_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => trunc_ln151_1_reg_1321_pp0_iter7_reg(18 downto 16),
      O(3 downto 0) => add_ln151_4_fu_772_p2(19 downto 16),
      S(3) => \add_ln151_4_fu_772_p2_carry__3_i_1_n_5\,
      S(2) => \add_ln151_4_fu_772_p2_carry__3_i_2_n_5\,
      S(1) => \add_ln151_4_fu_772_p2_carry__3_i_3_n_5\,
      S(0) => \add_ln151_4_fu_772_p2_carry__3_i_4_n_5\
    );
\add_ln151_4_fu_772_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(19),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(19),
      O => \add_ln151_4_fu_772_p2_carry__3_i_1_n_5\
    );
\add_ln151_4_fu_772_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(18),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(18),
      O => \add_ln151_4_fu_772_p2_carry__3_i_2_n_5\
    );
\add_ln151_4_fu_772_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(17),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(17),
      O => \add_ln151_4_fu_772_p2_carry__3_i_3_n_5\
    );
\add_ln151_4_fu_772_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(16),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(16),
      O => \add_ln151_4_fu_772_p2_carry__3_i_4_n_5\
    );
add_ln151_4_fu_772_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(3),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(3),
      O => add_ln151_4_fu_772_p2_carry_i_1_n_5
    );
add_ln151_4_fu_772_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(2),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(2),
      O => add_ln151_4_fu_772_p2_carry_i_2_n_5
    );
add_ln151_4_fu_772_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(1),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(1),
      O => add_ln151_4_fu_772_p2_carry_i_3_n_5
    );
add_ln151_4_fu_772_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln151_1_reg_1321_pp0_iter7_reg(0),
      I1 => trunc_ln151_reg_1311_pp0_iter7_reg(0),
      O => add_ln151_4_fu_772_p2_carry_i_4_n_5
    );
\add_ln151_reg_1260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_28,
      Q => \add_ln151_reg_1260_reg_n_5_[0]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_18,
      Q => \add_ln151_reg_1260_reg_n_5_[10]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_17,
      Q => \add_ln151_reg_1260_reg_n_5_[11]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_16,
      Q => \add_ln151_reg_1260_reg_n_5_[12]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_15,
      Q => \add_ln151_reg_1260_reg_n_5_[13]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_14,
      Q => \add_ln151_reg_1260_reg_n_5_[14]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_13,
      Q => \add_ln151_reg_1260_reg_n_5_[15]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_12,
      Q => \add_ln151_reg_1260_reg_n_5_[16]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_11,
      Q => \add_ln151_reg_1260_reg_n_5_[17]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_10,
      Q => \add_ln151_reg_1260_reg_n_5_[18]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_9,
      Q => \add_ln151_reg_1260_reg_n_5_[19]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_27,
      Q => \add_ln151_reg_1260_reg_n_5_[1]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_8,
      Q => \add_ln151_reg_1260_reg_n_5_[20]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_7,
      Q => \add_ln151_reg_1260_reg_n_5_[21]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_6,
      Q => \add_ln151_reg_1260_reg_n_5_[22]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_5,
      Q => \add_ln151_reg_1260_reg_n_5_[23]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_26,
      Q => \add_ln151_reg_1260_reg_n_5_[2]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_25,
      Q => \add_ln151_reg_1260_reg_n_5_[3]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_24,
      Q => \add_ln151_reg_1260_reg_n_5_[4]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_23,
      Q => \add_ln151_reg_1260_reg_n_5_[5]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_22,
      Q => \add_ln151_reg_1260_reg_n_5_[6]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_21,
      Q => \add_ln151_reg_1260_reg_n_5_[7]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_20,
      Q => \add_ln151_reg_1260_reg_n_5_[8]\,
      R => '0'
    );
\add_ln151_reg_1260_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln147_reg_1236[23]_i_1_n_5\,
      D => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_19,
      Q => \add_ln151_reg_1260_reg_n_5_[9]\,
      R => '0'
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter8_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_in_hresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => stream_csc_full_n,
      O => \ap_CS_fsm[1]_i_2_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SS(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SS(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SS(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SS(0)
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => SS(0)
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => SS(0)
    );
ap_loop_exit_ready_pp0_iter7_reg_reg_srl7: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5
    );
ap_loop_exit_ready_pp0_iter8_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5,
      Q => ap_loop_exit_ready_pp0_iter8_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_flow_control_loop_pipe_sequential_init_42
     port map (
      CO(0) => icmp_ln91_fu_367_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      O(3) => flow_control_loop_pipe_sequential_init_U_n_46,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_47,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_48,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_49,
      Q(11 downto 0) => Q(11 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      SS(0) => SS(0),
      \add_ln89_reg_614_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      \add_ln89_reg_614_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      \add_ln89_reg_614_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \add_ln89_reg_614_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \ap_CS_fsm_reg[1]\(2 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_2_n_5\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_exit_ready_pp0_iter8_reg => ap_loop_exit_ready_pp0_iter8_reg,
      ap_rst_n => ap_rst_n,
      cmp20_not_reg_632 => cmp20_not_reg_632,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_ready,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_60,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_61,
      \icmp_ln104_1_fu_397_p2_carry__0\(11 downto 0) => \icmp_ln104_1_fu_397_p2_carry__0_0\(11 downto 0),
      \icmp_ln104_fu_391_p2_carry__0\(11 downto 0) => \or_ln105_1_reg_1111[0]_i_2\(11 downto 0),
      or_ln105_1_reg_1111 => or_ln105_1_reg_1111,
      \or_ln105_1_reg_1111_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_59,
      \or_ln105_1_reg_1111_reg[0]_0\(0) => icmp_ln103_1_fu_379_p2,
      \or_ln105_1_reg_1111_reg[0]_1\(0) => icmp_ln104_fu_391_p2,
      \or_ln105_1_reg_1111_reg[0]_2\(0) => icmp_ln104_1_fu_397_p2,
      \or_ln105_1_reg_1111_reg[0]_3\(0) => icmp_ln103_fu_373_p2,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      x_fu_140_reg(11 downto 0) => x_fu_140_reg(11 downto 0),
      \x_fu_140_reg[10]\(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      \x_fu_140_reg[10]\(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      \x_fu_140_reg[10]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \x_fu_140_reg[10]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \x_fu_140_reg[10]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      \x_fu_140_reg[10]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      \x_fu_140_reg[10]_2\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \x_fu_140_reg[10]_2\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      \x_fu_140_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \x_fu_140_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \x_fu_140_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \x_fu_140_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      \x_fu_140_reg[11]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_54,
      \x_fu_140_reg[11]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_55,
      \x_fu_140_reg[11]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_56,
      \x_fu_140_reg[11]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_57,
      \x_fu_140_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      \x_fu_140_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      \x_fu_140_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \x_fu_140_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \x_fu_140_reg[6]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      \x_fu_140_reg[6]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \x_fu_140_reg[6]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \x_fu_140_reg[6]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \x_fu_140_reg[6]_1\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \x_fu_140_reg[6]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \x_fu_140_reg[6]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \x_fu_140_reg[6]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \x_fu_140_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_50,
      \x_fu_140_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      \x_fu_140_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      \x_fu_140_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_53
    );
icmp_ln103_1_fu_379_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln103_1_fu_379_p2_carry_n_5,
      CO(2) => icmp_ln103_1_fu_379_p2_carry_n_6,
      CO(1) => icmp_ln103_1_fu_379_p2_carry_n_7,
      CO(0) => icmp_ln103_1_fu_379_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln103_1_fu_379_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_14
    );
\icmp_ln103_1_fu_379_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln103_1_fu_379_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln103_1_fu_379_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln103_1_fu_379_p2,
      CO(0) => \icmp_ln103_1_fu_379_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln103_1_fu_379_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => S(1 downto 0)
    );
icmp_ln103_fu_373_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln103_fu_373_p2_carry_n_5,
      CO(2) => icmp_ln103_fu_373_p2_carry_n_6,
      CO(1) => icmp_ln103_fu_373_p2_carry_n_7,
      CO(0) => icmp_ln103_fu_373_p2_carry_n_8,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_icmp_ln103_fu_373_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30
    );
\icmp_ln103_fu_373_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln103_fu_373_p2_carry_n_5,
      CO(3 downto 2) => \NLW_icmp_ln103_fu_373_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln103_fu_373_p2,
      CO(0) => \icmp_ln103_fu_373_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_icmp_ln103_fu_373_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \or_ln105_1_reg_1111[0]_i_2_2\(1 downto 0)
    );
icmp_ln104_1_fu_397_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln104_1_fu_397_p2_carry_n_5,
      CO(2) => icmp_ln104_1_fu_397_p2_carry_n_6,
      CO(1) => icmp_ln104_1_fu_397_p2_carry_n_7,
      CO(0) => icmp_ln104_1_fu_397_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      O(3 downto 0) => NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_26
    );
\icmp_ln104_1_fu_397_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln104_1_fu_397_p2_carry_n_5,
      CO(3) => icmp_ln104_1_fu_397_p2,
      CO(2) => \icmp_ln104_1_fu_397_p2_carry__0_n_6\,
      CO(1) => \icmp_ln104_1_fu_397_p2_carry__0_n_7\,
      CO(0) => \icmp_ln104_1_fu_397_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      O(3 downto 0) => \NLW_icmp_ln104_1_fu_397_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \or_ln105_1_reg_1111[0]_i_2_1\(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_40
    );
icmp_ln104_fu_391_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln104_fu_391_p2_carry_n_5,
      CO(2) => icmp_ln104_fu_391_p2_carry_n_6,
      CO(1) => icmp_ln104_fu_391_p2_carry_n_7,
      CO(0) => icmp_ln104_fu_391_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      O(3 downto 0) => NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
\icmp_ln104_fu_391_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln104_fu_391_p2_carry_n_5,
      CO(3) => icmp_ln104_fu_391_p2,
      CO(2) => \icmp_ln104_fu_391_p2_carry__0_n_6\,
      CO(1) => \icmp_ln104_fu_391_p2_carry__0_n_7\,
      CO(0) => \icmp_ln104_fu_391_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => \or_ln105_1_reg_1111[0]_i_2\(12),
      DI(2) => '0',
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      O(3 downto 0) => \NLW_icmp_ln104_fu_391_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \or_ln105_1_reg_1111[0]_i_2_0\(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_42
    );
icmp_ln153_1_fu_781_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln153_1_fu_781_p2_carry_n_5,
      CO(2) => icmp_ln153_1_fu_781_p2_carry_n_6,
      CO(1) => icmp_ln153_1_fu_781_p2_carry_n_7,
      CO(0) => icmp_ln153_1_fu_781_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln153_1_fu_781_p2_carry_i_1_n_5,
      DI(2) => icmp_ln153_1_fu_781_p2_carry_i_2_n_5,
      DI(1) => icmp_ln153_1_fu_781_p2_carry_i_3_n_5,
      DI(0) => icmp_ln153_1_fu_781_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln153_1_fu_781_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln153_1_fu_781_p2_carry_i_5_n_5,
      S(2) => icmp_ln153_1_fu_781_p2_carry_i_6_n_5,
      S(1) => icmp_ln153_1_fu_781_p2_carry_i_7_n_5,
      S(0) => icmp_ln153_1_fu_781_p2_carry_i_8_n_5
    );
\icmp_ln153_1_fu_781_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln153_1_fu_781_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln153_1_fu_781_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      CO(1) => \icmp_ln153_1_fu_781_p2_carry__0_n_7\,
      CO(0) => \icmp_ln153_1_fu_781_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln153_1_fu_781_p2_carry__0_i_1_n_5\,
      DI(1) => \icmp_ln153_1_fu_781_p2_carry__0_i_2_n_5\,
      DI(0) => \icmp_ln153_1_fu_781_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => \NLW_icmp_ln153_1_fu_781_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln153_1_fu_781_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln153_1_fu_781_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln153_1_fu_781_p2_carry__0_i_6_n_5\
    );
\icmp_ln153_1_fu_781_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Rres_reg_1342(12),
      I1 => Rres_reg_1342(13),
      O => \icmp_ln153_1_fu_781_p2_carry__0_i_1_n_5\
    );
\icmp_ln153_1_fu_781_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_reg_1342(10),
      I1 => Rres_reg_1342(11),
      O => \icmp_ln153_1_fu_781_p2_carry__0_i_2_n_5\
    );
\icmp_ln153_1_fu_781_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_reg_1342(8),
      I1 => Rres_reg_1342(9),
      O => \icmp_ln153_1_fu_781_p2_carry__0_i_3_n_5\
    );
\icmp_ln153_1_fu_781_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_1342(12),
      I1 => Rres_reg_1342(13),
      O => \icmp_ln153_1_fu_781_p2_carry__0_i_4_n_5\
    );
\icmp_ln153_1_fu_781_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_1342(10),
      I1 => Rres_reg_1342(11),
      O => \icmp_ln153_1_fu_781_p2_carry__0_i_5_n_5\
    );
\icmp_ln153_1_fu_781_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_1342(8),
      I1 => Rres_reg_1342(9),
      O => \icmp_ln153_1_fu_781_p2_carry__0_i_6_n_5\
    );
icmp_ln153_1_fu_781_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_1342(6),
      I1 => max_val_reg_1326(6),
      I2 => max_val_reg_1326(7),
      I3 => Rres_reg_1342(7),
      O => icmp_ln153_1_fu_781_p2_carry_i_1_n_5
    );
icmp_ln153_1_fu_781_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_1342(4),
      I1 => max_val_reg_1326(4),
      I2 => max_val_reg_1326(5),
      I3 => Rres_reg_1342(5),
      O => icmp_ln153_1_fu_781_p2_carry_i_2_n_5
    );
icmp_ln153_1_fu_781_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_1342(2),
      I1 => max_val_reg_1326(2),
      I2 => max_val_reg_1326(3),
      I3 => Rres_reg_1342(3),
      O => icmp_ln153_1_fu_781_p2_carry_i_3_n_5
    );
icmp_ln153_1_fu_781_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Rres_reg_1342(0),
      I1 => max_val_reg_1326(0),
      I2 => max_val_reg_1326(1),
      I3 => Rres_reg_1342(1),
      O => icmp_ln153_1_fu_781_p2_carry_i_4_n_5
    );
icmp_ln153_1_fu_781_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_1342(6),
      I1 => max_val_reg_1326(6),
      I2 => Rres_reg_1342(7),
      I3 => max_val_reg_1326(7),
      O => icmp_ln153_1_fu_781_p2_carry_i_5_n_5
    );
icmp_ln153_1_fu_781_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_1342(4),
      I1 => max_val_reg_1326(4),
      I2 => Rres_reg_1342(5),
      I3 => max_val_reg_1326(5),
      O => icmp_ln153_1_fu_781_p2_carry_i_6_n_5
    );
icmp_ln153_1_fu_781_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_1342(2),
      I1 => max_val_reg_1326(2),
      I2 => Rres_reg_1342(3),
      I3 => max_val_reg_1326(3),
      O => icmp_ln153_1_fu_781_p2_carry_i_7_n_5
    );
icmp_ln153_1_fu_781_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Rres_reg_1342(0),
      I1 => max_val_reg_1326(0),
      I2 => Rres_reg_1342(1),
      I3 => max_val_reg_1326(1),
      O => icmp_ln153_1_fu_781_p2_carry_i_8_n_5
    );
icmp_ln153_fu_776_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln153_fu_776_p2_carry_n_5,
      CO(2) => icmp_ln153_fu_776_p2_carry_n_6,
      CO(1) => icmp_ln153_fu_776_p2_carry_n_7,
      CO(0) => icmp_ln153_fu_776_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln153_fu_776_p2_carry_i_1_n_5,
      DI(2) => icmp_ln153_fu_776_p2_carry_i_2_n_5,
      DI(1) => icmp_ln153_fu_776_p2_carry_i_3_n_5,
      DI(0) => icmp_ln153_fu_776_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln153_fu_776_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln153_fu_776_p2_carry_i_5_n_5,
      S(2) => icmp_ln153_fu_776_p2_carry_i_6_n_5,
      S(1) => icmp_ln153_fu_776_p2_carry_i_7_n_5,
      S(0) => icmp_ln153_fu_776_p2_carry_i_8_n_5
    );
\icmp_ln153_fu_776_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln153_fu_776_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln153_fu_776_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      CO(1) => \icmp_ln153_fu_776_p2_carry__0_n_7\,
      CO(0) => \icmp_ln153_fu_776_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Rres_reg_1342(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln153_fu_776_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln153_fu_776_p2_carry__0_i_1_n_5\,
      S(1) => \icmp_ln153_fu_776_p2_carry__0_i_2_n_5\,
      S(0) => \icmp_ln153_fu_776_p2_carry__0_i_3_n_5\
    );
\icmp_ln153_fu_776_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_1342(12),
      I1 => Rres_reg_1342(13),
      O => \icmp_ln153_fu_776_p2_carry__0_i_1_n_5\
    );
\icmp_ln153_fu_776_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_1342(10),
      I1 => Rres_reg_1342(11),
      O => \icmp_ln153_fu_776_p2_carry__0_i_2_n_5\
    );
\icmp_ln153_fu_776_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_reg_1342(8),
      I1 => Rres_reg_1342(9),
      O => \icmp_ln153_fu_776_p2_carry__0_i_3_n_5\
    );
icmp_ln153_fu_776_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => Rres_reg_1342(6),
      I2 => Rres_reg_1342(7),
      I3 => min_val_reg_1334(7),
      O => icmp_ln153_fu_776_p2_carry_i_1_n_5
    );
icmp_ln153_fu_776_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => Rres_reg_1342(4),
      I2 => Rres_reg_1342(5),
      I3 => min_val_reg_1334(5),
      O => icmp_ln153_fu_776_p2_carry_i_2_n_5
    );
icmp_ln153_fu_776_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => Rres_reg_1342(2),
      I2 => Rres_reg_1342(3),
      I3 => min_val_reg_1334(3),
      O => icmp_ln153_fu_776_p2_carry_i_3_n_5
    );
icmp_ln153_fu_776_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => Rres_reg_1342(0),
      I2 => Rres_reg_1342(1),
      I3 => min_val_reg_1334(1),
      O => icmp_ln153_fu_776_p2_carry_i_4_n_5
    );
icmp_ln153_fu_776_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => Rres_reg_1342(6),
      I2 => min_val_reg_1334(7),
      I3 => Rres_reg_1342(7),
      O => icmp_ln153_fu_776_p2_carry_i_5_n_5
    );
icmp_ln153_fu_776_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => Rres_reg_1342(4),
      I2 => min_val_reg_1334(5),
      I3 => Rres_reg_1342(5),
      O => icmp_ln153_fu_776_p2_carry_i_6_n_5
    );
icmp_ln153_fu_776_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => Rres_reg_1342(2),
      I2 => min_val_reg_1334(3),
      I3 => Rres_reg_1342(3),
      O => icmp_ln153_fu_776_p2_carry_i_7_n_5
    );
icmp_ln153_fu_776_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => Rres_reg_1342(0),
      I2 => min_val_reg_1334(1),
      I3 => Rres_reg_1342(1),
      O => icmp_ln153_fu_776_p2_carry_i_8_n_5
    );
icmp_ln154_1_fu_815_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln154_1_fu_815_p2_carry_n_5,
      CO(2) => icmp_ln154_1_fu_815_p2_carry_n_6,
      CO(1) => icmp_ln154_1_fu_815_p2_carry_n_7,
      CO(0) => icmp_ln154_1_fu_815_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln154_1_fu_815_p2_carry_i_1_n_5,
      DI(2) => icmp_ln154_1_fu_815_p2_carry_i_2_n_5,
      DI(1) => icmp_ln154_1_fu_815_p2_carry_i_3_n_5,
      DI(0) => icmp_ln154_1_fu_815_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln154_1_fu_815_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln154_1_fu_815_p2_carry_i_5_n_5,
      S(2) => icmp_ln154_1_fu_815_p2_carry_i_6_n_5,
      S(1) => icmp_ln154_1_fu_815_p2_carry_i_7_n_5,
      S(0) => icmp_ln154_1_fu_815_p2_carry_i_8_n_5
    );
\icmp_ln154_1_fu_815_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln154_1_fu_815_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln154_1_fu_815_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      CO(1) => \icmp_ln154_1_fu_815_p2_carry__0_n_7\,
      CO(0) => \icmp_ln154_1_fu_815_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln154_1_fu_815_p2_carry__0_i_1_n_5\,
      DI(1) => \icmp_ln154_1_fu_815_p2_carry__0_i_2_n_5\,
      DI(0) => \icmp_ln154_1_fu_815_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => \NLW_icmp_ln154_1_fu_815_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln154_1_fu_815_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln154_1_fu_815_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln154_1_fu_815_p2_carry__0_i_6_n_5\
    );
\icmp_ln154_1_fu_815_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Gres_reg_1348(12),
      I1 => Gres_reg_1348(13),
      O => \icmp_ln154_1_fu_815_p2_carry__0_i_1_n_5\
    );
\icmp_ln154_1_fu_815_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_reg_1348(10),
      I1 => Gres_reg_1348(11),
      O => \icmp_ln154_1_fu_815_p2_carry__0_i_2_n_5\
    );
\icmp_ln154_1_fu_815_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_reg_1348(8),
      I1 => Gres_reg_1348(9),
      O => \icmp_ln154_1_fu_815_p2_carry__0_i_3_n_5\
    );
\icmp_ln154_1_fu_815_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_1348(12),
      I1 => Gres_reg_1348(13),
      O => \icmp_ln154_1_fu_815_p2_carry__0_i_4_n_5\
    );
\icmp_ln154_1_fu_815_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_1348(10),
      I1 => Gres_reg_1348(11),
      O => \icmp_ln154_1_fu_815_p2_carry__0_i_5_n_5\
    );
\icmp_ln154_1_fu_815_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_1348(8),
      I1 => Gres_reg_1348(9),
      O => \icmp_ln154_1_fu_815_p2_carry__0_i_6_n_5\
    );
icmp_ln154_1_fu_815_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_1348(6),
      I1 => max_val_reg_1326(6),
      I2 => max_val_reg_1326(7),
      I3 => Gres_reg_1348(7),
      O => icmp_ln154_1_fu_815_p2_carry_i_1_n_5
    );
icmp_ln154_1_fu_815_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_1348(4),
      I1 => max_val_reg_1326(4),
      I2 => max_val_reg_1326(5),
      I3 => Gres_reg_1348(5),
      O => icmp_ln154_1_fu_815_p2_carry_i_2_n_5
    );
icmp_ln154_1_fu_815_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_1348(2),
      I1 => max_val_reg_1326(2),
      I2 => max_val_reg_1326(3),
      I3 => Gres_reg_1348(3),
      O => icmp_ln154_1_fu_815_p2_carry_i_3_n_5
    );
icmp_ln154_1_fu_815_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Gres_reg_1348(0),
      I1 => max_val_reg_1326(0),
      I2 => max_val_reg_1326(1),
      I3 => Gres_reg_1348(1),
      O => icmp_ln154_1_fu_815_p2_carry_i_4_n_5
    );
icmp_ln154_1_fu_815_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_1348(6),
      I1 => max_val_reg_1326(6),
      I2 => Gres_reg_1348(7),
      I3 => max_val_reg_1326(7),
      O => icmp_ln154_1_fu_815_p2_carry_i_5_n_5
    );
icmp_ln154_1_fu_815_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_1348(4),
      I1 => max_val_reg_1326(4),
      I2 => Gres_reg_1348(5),
      I3 => max_val_reg_1326(5),
      O => icmp_ln154_1_fu_815_p2_carry_i_6_n_5
    );
icmp_ln154_1_fu_815_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_1348(2),
      I1 => max_val_reg_1326(2),
      I2 => Gres_reg_1348(3),
      I3 => max_val_reg_1326(3),
      O => icmp_ln154_1_fu_815_p2_carry_i_7_n_5
    );
icmp_ln154_1_fu_815_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Gres_reg_1348(0),
      I1 => max_val_reg_1326(0),
      I2 => Gres_reg_1348(1),
      I3 => max_val_reg_1326(1),
      O => icmp_ln154_1_fu_815_p2_carry_i_8_n_5
    );
icmp_ln154_fu_810_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln154_fu_810_p2_carry_n_5,
      CO(2) => icmp_ln154_fu_810_p2_carry_n_6,
      CO(1) => icmp_ln154_fu_810_p2_carry_n_7,
      CO(0) => icmp_ln154_fu_810_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln154_fu_810_p2_carry_i_1_n_5,
      DI(2) => icmp_ln154_fu_810_p2_carry_i_2_n_5,
      DI(1) => icmp_ln154_fu_810_p2_carry_i_3_n_5,
      DI(0) => icmp_ln154_fu_810_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln154_fu_810_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln154_fu_810_p2_carry_i_5_n_5,
      S(2) => icmp_ln154_fu_810_p2_carry_i_6_n_5,
      S(1) => icmp_ln154_fu_810_p2_carry_i_7_n_5,
      S(0) => icmp_ln154_fu_810_p2_carry_i_8_n_5
    );
\icmp_ln154_fu_810_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln154_fu_810_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln154_fu_810_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      CO(1) => \icmp_ln154_fu_810_p2_carry__0_n_7\,
      CO(0) => \icmp_ln154_fu_810_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Gres_reg_1348(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln154_fu_810_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln154_fu_810_p2_carry__0_i_1_n_5\,
      S(1) => \icmp_ln154_fu_810_p2_carry__0_i_2_n_5\,
      S(0) => \icmp_ln154_fu_810_p2_carry__0_i_3_n_5\
    );
\icmp_ln154_fu_810_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_1348(12),
      I1 => Gres_reg_1348(13),
      O => \icmp_ln154_fu_810_p2_carry__0_i_1_n_5\
    );
\icmp_ln154_fu_810_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_1348(10),
      I1 => Gres_reg_1348(11),
      O => \icmp_ln154_fu_810_p2_carry__0_i_2_n_5\
    );
\icmp_ln154_fu_810_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_reg_1348(8),
      I1 => Gres_reg_1348(9),
      O => \icmp_ln154_fu_810_p2_carry__0_i_3_n_5\
    );
icmp_ln154_fu_810_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => Gres_reg_1348(6),
      I2 => Gres_reg_1348(7),
      I3 => min_val_reg_1334(7),
      O => icmp_ln154_fu_810_p2_carry_i_1_n_5
    );
icmp_ln154_fu_810_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => Gres_reg_1348(4),
      I2 => Gres_reg_1348(5),
      I3 => min_val_reg_1334(5),
      O => icmp_ln154_fu_810_p2_carry_i_2_n_5
    );
icmp_ln154_fu_810_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => Gres_reg_1348(2),
      I2 => Gres_reg_1348(3),
      I3 => min_val_reg_1334(3),
      O => icmp_ln154_fu_810_p2_carry_i_3_n_5
    );
icmp_ln154_fu_810_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => Gres_reg_1348(0),
      I2 => Gres_reg_1348(1),
      I3 => min_val_reg_1334(1),
      O => icmp_ln154_fu_810_p2_carry_i_4_n_5
    );
icmp_ln154_fu_810_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => Gres_reg_1348(6),
      I2 => min_val_reg_1334(7),
      I3 => Gres_reg_1348(7),
      O => icmp_ln154_fu_810_p2_carry_i_5_n_5
    );
icmp_ln154_fu_810_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => Gres_reg_1348(4),
      I2 => min_val_reg_1334(5),
      I3 => Gres_reg_1348(5),
      O => icmp_ln154_fu_810_p2_carry_i_6_n_5
    );
icmp_ln154_fu_810_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => Gres_reg_1348(2),
      I2 => min_val_reg_1334(3),
      I3 => Gres_reg_1348(3),
      O => icmp_ln154_fu_810_p2_carry_i_7_n_5
    );
icmp_ln154_fu_810_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => Gres_reg_1348(0),
      I2 => min_val_reg_1334(1),
      I3 => Gres_reg_1348(1),
      O => icmp_ln154_fu_810_p2_carry_i_8_n_5
    );
icmp_ln155_1_fu_835_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln155_1_fu_835_p2_carry_n_5,
      CO(2) => icmp_ln155_1_fu_835_p2_carry_n_6,
      CO(1) => icmp_ln155_1_fu_835_p2_carry_n_7,
      CO(0) => icmp_ln155_1_fu_835_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln155_1_fu_835_p2_carry_i_1_n_5,
      DI(2) => icmp_ln155_1_fu_835_p2_carry_i_2_n_5,
      DI(1) => icmp_ln155_1_fu_835_p2_carry_i_3_n_5,
      DI(0) => icmp_ln155_1_fu_835_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln155_1_fu_835_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln155_1_fu_835_p2_carry_i_5_n_5,
      S(2) => icmp_ln155_1_fu_835_p2_carry_i_6_n_5,
      S(1) => icmp_ln155_1_fu_835_p2_carry_i_7_n_5,
      S(0) => icmp_ln155_1_fu_835_p2_carry_i_8_n_5
    );
\icmp_ln155_1_fu_835_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln155_1_fu_835_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln155_1_fu_835_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      CO(1) => \icmp_ln155_1_fu_835_p2_carry__0_n_7\,
      CO(0) => \icmp_ln155_1_fu_835_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln155_1_fu_835_p2_carry__0_i_1_n_5\,
      DI(1) => \icmp_ln155_1_fu_835_p2_carry__0_i_2_n_5\,
      DI(0) => \icmp_ln155_1_fu_835_p2_carry__0_i_3_n_5\,
      O(3 downto 0) => \NLW_icmp_ln155_1_fu_835_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln155_1_fu_835_p2_carry__0_i_4_n_5\,
      S(1) => \icmp_ln155_1_fu_835_p2_carry__0_i_5_n_5\,
      S(0) => \icmp_ln155_1_fu_835_p2_carry__0_i_6_n_5\
    );
\icmp_ln155_1_fu_835_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Bres_reg_1354(12),
      I1 => Bres_reg_1354(13),
      O => \icmp_ln155_1_fu_835_p2_carry__0_i_1_n_5\
    );
\icmp_ln155_1_fu_835_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_reg_1354(10),
      I1 => Bres_reg_1354(11),
      O => \icmp_ln155_1_fu_835_p2_carry__0_i_2_n_5\
    );
\icmp_ln155_1_fu_835_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_reg_1354(8),
      I1 => Bres_reg_1354(9),
      O => \icmp_ln155_1_fu_835_p2_carry__0_i_3_n_5\
    );
\icmp_ln155_1_fu_835_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_1354(12),
      I1 => Bres_reg_1354(13),
      O => \icmp_ln155_1_fu_835_p2_carry__0_i_4_n_5\
    );
\icmp_ln155_1_fu_835_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_1354(10),
      I1 => Bres_reg_1354(11),
      O => \icmp_ln155_1_fu_835_p2_carry__0_i_5_n_5\
    );
\icmp_ln155_1_fu_835_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_1354(8),
      I1 => Bres_reg_1354(9),
      O => \icmp_ln155_1_fu_835_p2_carry__0_i_6_n_5\
    );
icmp_ln155_1_fu_835_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_1354(6),
      I1 => max_val_reg_1326(6),
      I2 => max_val_reg_1326(7),
      I3 => Bres_reg_1354(7),
      O => icmp_ln155_1_fu_835_p2_carry_i_1_n_5
    );
icmp_ln155_1_fu_835_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_1354(4),
      I1 => max_val_reg_1326(4),
      I2 => max_val_reg_1326(5),
      I3 => Bres_reg_1354(5),
      O => icmp_ln155_1_fu_835_p2_carry_i_2_n_5
    );
icmp_ln155_1_fu_835_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_1354(2),
      I1 => max_val_reg_1326(2),
      I2 => max_val_reg_1326(3),
      I3 => Bres_reg_1354(3),
      O => icmp_ln155_1_fu_835_p2_carry_i_3_n_5
    );
icmp_ln155_1_fu_835_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Bres_reg_1354(0),
      I1 => max_val_reg_1326(0),
      I2 => max_val_reg_1326(1),
      I3 => Bres_reg_1354(1),
      O => icmp_ln155_1_fu_835_p2_carry_i_4_n_5
    );
icmp_ln155_1_fu_835_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_1354(6),
      I1 => max_val_reg_1326(6),
      I2 => Bres_reg_1354(7),
      I3 => max_val_reg_1326(7),
      O => icmp_ln155_1_fu_835_p2_carry_i_5_n_5
    );
icmp_ln155_1_fu_835_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_1354(4),
      I1 => max_val_reg_1326(4),
      I2 => Bres_reg_1354(5),
      I3 => max_val_reg_1326(5),
      O => icmp_ln155_1_fu_835_p2_carry_i_6_n_5
    );
icmp_ln155_1_fu_835_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_1354(2),
      I1 => max_val_reg_1326(2),
      I2 => Bres_reg_1354(3),
      I3 => max_val_reg_1326(3),
      O => icmp_ln155_1_fu_835_p2_carry_i_7_n_5
    );
icmp_ln155_1_fu_835_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Bres_reg_1354(0),
      I1 => max_val_reg_1326(0),
      I2 => Bres_reg_1354(1),
      I3 => max_val_reg_1326(1),
      O => icmp_ln155_1_fu_835_p2_carry_i_8_n_5
    );
icmp_ln155_fu_830_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln155_fu_830_p2_carry_n_5,
      CO(2) => icmp_ln155_fu_830_p2_carry_n_6,
      CO(1) => icmp_ln155_fu_830_p2_carry_n_7,
      CO(0) => icmp_ln155_fu_830_p2_carry_n_8,
      CYINIT => '0',
      DI(3) => icmp_ln155_fu_830_p2_carry_i_1_n_5,
      DI(2) => icmp_ln155_fu_830_p2_carry_i_2_n_5,
      DI(1) => icmp_ln155_fu_830_p2_carry_i_3_n_5,
      DI(0) => icmp_ln155_fu_830_p2_carry_i_4_n_5,
      O(3 downto 0) => NLW_icmp_ln155_fu_830_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln155_fu_830_p2_carry_i_5_n_5,
      S(2) => icmp_ln155_fu_830_p2_carry_i_6_n_5,
      S(1) => icmp_ln155_fu_830_p2_carry_i_7_n_5,
      S(0) => icmp_ln155_fu_830_p2_carry_i_8_n_5
    );
\icmp_ln155_fu_830_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln155_fu_830_p2_carry_n_5,
      CO(3) => \NLW_icmp_ln155_fu_830_p2_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      CO(1) => \icmp_ln155_fu_830_p2_carry__0_n_7\,
      CO(0) => \icmp_ln155_fu_830_p2_carry__0_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => Bres_reg_1354(13),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_icmp_ln155_fu_830_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln155_fu_830_p2_carry__0_i_1_n_5\,
      S(1) => \icmp_ln155_fu_830_p2_carry__0_i_2_n_5\,
      S(0) => \icmp_ln155_fu_830_p2_carry__0_i_3_n_5\
    );
\icmp_ln155_fu_830_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_1354(12),
      I1 => Bres_reg_1354(13),
      O => \icmp_ln155_fu_830_p2_carry__0_i_1_n_5\
    );
\icmp_ln155_fu_830_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_1354(10),
      I1 => Bres_reg_1354(11),
      O => \icmp_ln155_fu_830_p2_carry__0_i_2_n_5\
    );
\icmp_ln155_fu_830_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_reg_1354(8),
      I1 => Bres_reg_1354(9),
      O => \icmp_ln155_fu_830_p2_carry__0_i_3_n_5\
    );
icmp_ln155_fu_830_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => Bres_reg_1354(6),
      I2 => Bres_reg_1354(7),
      I3 => min_val_reg_1334(7),
      O => icmp_ln155_fu_830_p2_carry_i_1_n_5
    );
icmp_ln155_fu_830_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => Bres_reg_1354(4),
      I2 => Bres_reg_1354(5),
      I3 => min_val_reg_1334(5),
      O => icmp_ln155_fu_830_p2_carry_i_2_n_5
    );
icmp_ln155_fu_830_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => Bres_reg_1354(2),
      I2 => Bres_reg_1354(3),
      I3 => min_val_reg_1334(3),
      O => icmp_ln155_fu_830_p2_carry_i_3_n_5
    );
icmp_ln155_fu_830_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => Bres_reg_1354(0),
      I2 => Bres_reg_1354(1),
      I3 => min_val_reg_1334(1),
      O => icmp_ln155_fu_830_p2_carry_i_4_n_5
    );
icmp_ln155_fu_830_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => Bres_reg_1354(6),
      I2 => min_val_reg_1334(7),
      I3 => Bres_reg_1354(7),
      O => icmp_ln155_fu_830_p2_carry_i_5_n_5
    );
icmp_ln155_fu_830_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => Bres_reg_1354(4),
      I2 => min_val_reg_1334(5),
      I3 => Bres_reg_1354(5),
      O => icmp_ln155_fu_830_p2_carry_i_6_n_5
    );
icmp_ln155_fu_830_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => Bres_reg_1354(2),
      I2 => min_val_reg_1334(3),
      I3 => Bres_reg_1354(3),
      O => icmp_ln155_fu_830_p2_carry_i_7_n_5
    );
icmp_ln155_fu_830_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => Bres_reg_1354(0),
      I2 => min_val_reg_1334(1),
      I3 => Bres_reg_1354(1),
      O => icmp_ln155_fu_830_p2_carry_i_8_n_5
    );
icmp_ln91_fu_367_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln91_fu_367_p2,
      CO(2) => icmp_ln91_fu_367_p2_carry_n_6,
      CO(1) => icmp_ln91_fu_367_p2_carry_n_7,
      CO(0) => icmp_ln91_fu_367_p2_carry_n_8,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln91_fu_367_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_22
    );
\internal_empty_n_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => stream_in_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => \ap_CS_fsm_reg[1]\(2),
      I4 => stream_csc_full_n,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\internal_empty_n_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F77FFFF"
    )
        port map (
      I0 => stream_in_hresampled_empty_n,
      I1 => \ap_CS_fsm_reg[1]\(2),
      I2 => stream_csc_full_n,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \mOutPtr_reg[4]\,
      O => \^internal_empty_n_reg\
    );
\internal_full_n_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \^internal_empty_n_reg\,
      I1 => internal_full_n,
      I2 => stream_in_hresampled_full_n,
      I3 => ap_rst_n,
      I4 => \^moutptr110_out\,
      O => internal_full_n_reg
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9959555555555555"
    )
        port map (
      I0 => \mOutPtr_reg[4]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => stream_csc_full_n,
      I4 => \ap_CS_fsm_reg[1]\(2),
      I5 => stream_in_hresampled_empty_n,
      O => E(0)
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF200020002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \ap_CS_fsm_reg[1]\(2),
      I3 => stream_csc_full_n,
      I4 => v_hcresampler_core_1_U0_stream_csc_read,
      I5 => stream_csc_empty_n,
      O => ap_enable_reg_pp0_iter9_reg_0(0)
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808888888888888"
    )
        port map (
      I0 => v_hcresampler_core_1_U0_stream_csc_read,
      I1 => stream_csc_empty_n,
      I2 => ap_enable_reg_pp0_iter9,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      I5 => stream_csc_full_n,
      O => mOutPtr110_out_0
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => stream_csc_full_n,
      I3 => \ap_CS_fsm_reg[1]\(2),
      I4 => stream_in_hresampled_empty_n,
      I5 => \mOutPtr_reg[4]\,
      O => \^moutptr110_out\
    );
mac_muladd_16s_8ns_12ns_24_4_1_U126: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(23) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_5,
      D(22) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_6,
      D(21) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_7,
      D(20) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_8,
      D(19) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_9,
      D(18) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_10,
      D(17) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_11,
      D(16) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_12,
      D(15) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_13,
      D(14) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_14,
      D(13) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_15,
      D(12) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_16,
      D(11) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_17,
      D(10) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_18,
      D(9) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_19,
      D(8) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_20,
      D(7) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_21,
      D(6) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_22,
      D(5) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_23,
      D(4) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_24,
      D(3) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_25,
      D(2) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_26,
      D(1) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_27,
      D(0) => mac_muladd_16s_8ns_12ns_24_4_1_U126_n_28,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
mac_muladd_16s_8ns_12ns_24_4_1_U128: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_43
     port map (
      D(23) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_5,
      D(22) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_6,
      D(21) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_7,
      D(20) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_8,
      D(19) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_9,
      D(18) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_10,
      D(17) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_11,
      D(16) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_12,
      D(15) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_13,
      D(14) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_14,
      D(13) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_15,
      D(12) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_16,
      D(11) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_17,
      D(10) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_18,
      D(9) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_19,
      D(8) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_20,
      D(7) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_21,
      D(6) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_22,
      D(5) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_23,
      D(4) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_24,
      D(3) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_25,
      D(2) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_26,
      D(1) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_27,
      D(0) => mac_muladd_16s_8ns_12ns_24_4_1_U128_n_28,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_reg_reg(15 downto 0) => p_reg_reg_1(15 downto 0)
    );
mac_muladd_16s_8ns_12ns_24_4_1_U130: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_16s_8ns_12ns_24_4_1_44
     port map (
      D(23) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_5,
      D(22) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_6,
      D(21) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_7,
      D(20) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_8,
      D(19) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_9,
      D(18) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_10,
      D(17) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_11,
      D(16) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_12,
      D(15) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_13,
      D(14) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_14,
      D(13) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_15,
      D(12) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_16,
      D(11) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_17,
      D(10) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_18,
      D(9) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_19,
      D(8) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_20,
      D(7) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_21,
      D(6) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_22,
      D(5) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_23,
      D(4) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_24,
      D(3) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_25,
      D(2) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_26,
      D(1) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_27,
      D(0) => mac_muladd_16s_8ns_12ns_24_4_1_U130_n_28,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_reg_reg(15 downto 0) => p_reg_reg_5(15 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n
    );
mac_muladd_8ns_16s_22s_25_4_1_U132: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1
     port map (
      C(9 downto 0) => C(9 downto 0),
      D(24) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_5,
      D(23) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_6,
      D(22) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_7,
      D(21) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_8,
      D(20) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_9,
      D(19) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_10,
      D(18) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_11,
      D(17) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_12,
      D(16) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_13,
      D(15) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_14,
      D(14) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_15,
      D(13) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_16,
      D(12) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_17,
      D(11) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_18,
      D(10) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_19,
      D(9) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_20,
      D(8) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_21,
      D(7) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_22,
      D(6) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_23,
      D(5) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_24,
      D(4) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_25,
      D(3) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_26,
      D(2) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_27,
      D(1) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_28,
      D(0) => mac_muladd_8ns_16s_22s_25_4_1_U132_n_29,
      Q(7 downto 0) => Bpix_reg_1126(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0)
    );
mac_muladd_8ns_16s_22s_25_4_1_U133: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_45
     port map (
      D(24) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_5,
      D(23) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_6,
      D(22) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_7,
      D(21) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_8,
      D(20) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_9,
      D(19) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_10,
      D(18) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_11,
      D(17) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_12,
      D(16) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_13,
      D(15) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_14,
      D(14) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_15,
      D(13) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_16,
      D(12) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_17,
      D(11) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_18,
      D(10) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_19,
      D(9) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_20,
      D(8) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_21,
      D(7) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_22,
      D(6) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_23,
      D(5) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_24,
      D(4) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_25,
      D(3) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_26,
      D(2) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_27,
      D(1) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_28,
      D(0) => mac_muladd_8ns_16s_22s_25_4_1_U133_n_29,
      Q(7 downto 0) => Bpix_reg_1126(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_0(9 downto 0) => p_reg_reg_3(9 downto 0)
    );
mac_muladd_8ns_16s_22s_25_4_1_U134: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mac_muladd_8ns_16s_22s_25_4_1_46
     port map (
      D(24) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_5,
      D(23) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_6,
      D(22) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_7,
      D(21) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_8,
      D(20) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_9,
      D(19) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_10,
      D(18) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_11,
      D(17) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_12,
      D(16) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_13,
      D(15) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_14,
      D(14) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_15,
      D(13) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_16,
      D(12) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_17,
      D(11) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_18,
      D(10) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_19,
      D(9) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_20,
      D(8) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_21,
      D(7) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_22,
      D(6) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_23,
      D(5) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_24,
      D(4) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_25,
      D(3) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_26,
      D(2) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_27,
      D(1) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_28,
      D(0) => mac_muladd_8ns_16s_22s_25_4_1_U134_n_29,
      Q(7 downto 0) => Bpix_reg_1126(7 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      p_reg_reg(15 downto 0) => p_reg_reg_6(15 downto 0),
      p_reg_reg_0(9 downto 0) => p_reg_reg_7(9 downto 0)
    );
\max_val_reg_1326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(0),
      Q => max_val_reg_1326(0),
      R => '0'
    );
\max_val_reg_1326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(1),
      Q => max_val_reg_1326(1),
      R => '0'
    );
\max_val_reg_1326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(2),
      Q => max_val_reg_1326(2),
      R => '0'
    );
\max_val_reg_1326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(3),
      Q => max_val_reg_1326(3),
      R => '0'
    );
\max_val_reg_1326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(4),
      Q => max_val_reg_1326(4),
      R => '0'
    );
\max_val_reg_1326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(5),
      Q => max_val_reg_1326(5),
      R => '0'
    );
\max_val_reg_1326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(6),
      Q => max_val_reg_1326(6),
      R => '0'
    );
\max_val_reg_1326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \max_val_reg_1326_reg[7]_0\(7),
      Q => max_val_reg_1326(7),
      R => '0'
    );
\min_val_reg_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(0),
      Q => min_val_reg_1334(0),
      R => '0'
    );
\min_val_reg_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(1),
      Q => min_val_reg_1334(1),
      R => '0'
    );
\min_val_reg_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(2),
      Q => min_val_reg_1334(2),
      R => '0'
    );
\min_val_reg_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(3),
      Q => min_val_reg_1334(3),
      R => '0'
    );
\min_val_reg_1334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(4),
      Q => min_val_reg_1334(4),
      R => '0'
    );
\min_val_reg_1334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(5),
      Q => min_val_reg_1334(5),
      R => '0'
    );
\min_val_reg_1334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(6),
      Q => min_val_reg_1334(6),
      R => '0'
    );
\min_val_reg_1334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \min_val_reg_1334_reg[7]_0\(7),
      Q => min_val_reg_1334(7),
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_28,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[0]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_18,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[10]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_17,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[11]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_16,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[12]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_15,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[13]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_14,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[14]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_13,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[15]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_12,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[16]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_11,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[17]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_10,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[18]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_9,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[19]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_27,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[1]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_8,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[20]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_7,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[21]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_6,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[22]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_5,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[23]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_26,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[2]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_25,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[3]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_24,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[4]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_23,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[5]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_22,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[6]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_21,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[7]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_20,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[8]\,
      R => '0'
    );
\mul_ln147_1_reg_1230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U127_n_19,
      Q => \mul_ln147_1_reg_1230_reg_n_5_[9]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_28,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[0]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_18,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[10]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_17,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[11]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_16,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[12]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_15,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[13]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_14,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[14]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_13,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[15]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_12,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[16]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_11,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[17]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_10,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[18]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_9,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[19]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_27,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[1]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_8,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[20]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_7,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[21]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_6,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[22]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_5,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[23]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_26,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[2]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_25,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[3]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_24,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[4]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_23,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[5]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_22,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[6]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_21,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[7]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_20,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[8]\,
      R => '0'
    );
\mul_ln149_1_reg_1242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U129_n_19,
      Q => \mul_ln149_1_reg_1242_reg_n_5_[9]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_28,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[0]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_18,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[10]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_17,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[11]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_16,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[12]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_15,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[13]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_14,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[14]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_13,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[15]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_12,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[16]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_11,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[17]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_10,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[18]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_9,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[19]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_27,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[1]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_8,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[20]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_7,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[21]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_6,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[22]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_5,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[23]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_26,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[2]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_25,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[3]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_24,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[4]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_23,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[5]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_22,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[6]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_21,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[7]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_20,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[8]\,
      R => '0'
    );
\mul_ln151_1_reg_1254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mul_mul_16s_8ns_24_4_1_U131_n_19,
      Q => \mul_ln151_1_reg_1254_reg_n_5_[9]\,
      R => '0'
    );
mul_mul_16s_8ns_24_4_1_U127: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(23) => mul_mul_16s_8ns_24_4_1_U127_n_5,
      D(22) => mul_mul_16s_8ns_24_4_1_U127_n_6,
      D(21) => mul_mul_16s_8ns_24_4_1_U127_n_7,
      D(20) => mul_mul_16s_8ns_24_4_1_U127_n_8,
      D(19) => mul_mul_16s_8ns_24_4_1_U127_n_9,
      D(18) => mul_mul_16s_8ns_24_4_1_U127_n_10,
      D(17) => mul_mul_16s_8ns_24_4_1_U127_n_11,
      D(16) => mul_mul_16s_8ns_24_4_1_U127_n_12,
      D(15) => mul_mul_16s_8ns_24_4_1_U127_n_13,
      D(14) => mul_mul_16s_8ns_24_4_1_U127_n_14,
      D(13) => mul_mul_16s_8ns_24_4_1_U127_n_15,
      D(12) => mul_mul_16s_8ns_24_4_1_U127_n_16,
      D(11) => mul_mul_16s_8ns_24_4_1_U127_n_17,
      D(10) => mul_mul_16s_8ns_24_4_1_U127_n_18,
      D(9) => mul_mul_16s_8ns_24_4_1_U127_n_19,
      D(8) => mul_mul_16s_8ns_24_4_1_U127_n_20,
      D(7) => mul_mul_16s_8ns_24_4_1_U127_n_21,
      D(6) => mul_mul_16s_8ns_24_4_1_U127_n_22,
      D(5) => mul_mul_16s_8ns_24_4_1_U127_n_23,
      D(4) => mul_mul_16s_8ns_24_4_1_U127_n_24,
      D(3) => mul_mul_16s_8ns_24_4_1_U127_n_25,
      D(2) => mul_mul_16s_8ns_24_4_1_U127_n_26,
      D(1) => mul_mul_16s_8ns_24_4_1_U127_n_27,
      D(0) => mul_mul_16s_8ns_24_4_1_U127_n_28,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(15 downto 8)
    );
mul_mul_16s_8ns_24_4_1_U129: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_47
     port map (
      D(23) => mul_mul_16s_8ns_24_4_1_U129_n_5,
      D(22) => mul_mul_16s_8ns_24_4_1_U129_n_6,
      D(21) => mul_mul_16s_8ns_24_4_1_U129_n_7,
      D(20) => mul_mul_16s_8ns_24_4_1_U129_n_8,
      D(19) => mul_mul_16s_8ns_24_4_1_U129_n_9,
      D(18) => mul_mul_16s_8ns_24_4_1_U129_n_10,
      D(17) => mul_mul_16s_8ns_24_4_1_U129_n_11,
      D(16) => mul_mul_16s_8ns_24_4_1_U129_n_12,
      D(15) => mul_mul_16s_8ns_24_4_1_U129_n_13,
      D(14) => mul_mul_16s_8ns_24_4_1_U129_n_14,
      D(13) => mul_mul_16s_8ns_24_4_1_U129_n_15,
      D(12) => mul_mul_16s_8ns_24_4_1_U129_n_16,
      D(11) => mul_mul_16s_8ns_24_4_1_U129_n_17,
      D(10) => mul_mul_16s_8ns_24_4_1_U129_n_18,
      D(9) => mul_mul_16s_8ns_24_4_1_U129_n_19,
      D(8) => mul_mul_16s_8ns_24_4_1_U129_n_20,
      D(7) => mul_mul_16s_8ns_24_4_1_U129_n_21,
      D(6) => mul_mul_16s_8ns_24_4_1_U129_n_22,
      D(5) => mul_mul_16s_8ns_24_4_1_U129_n_23,
      D(4) => mul_mul_16s_8ns_24_4_1_U129_n_24,
      D(3) => mul_mul_16s_8ns_24_4_1_U129_n_25,
      D(2) => mul_mul_16s_8ns_24_4_1_U129_n_26,
      D(1) => mul_mul_16s_8ns_24_4_1_U129_n_27,
      D(0) => mul_mul_16s_8ns_24_4_1_U129_n_28,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(15 downto 8),
      p_reg_reg(15 downto 0) => p_reg_reg_0(15 downto 0)
    );
mul_mul_16s_8ns_24_4_1_U131: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_mul_mul_16s_8ns_24_4_1_48
     port map (
      D(23) => mul_mul_16s_8ns_24_4_1_U131_n_5,
      D(22) => mul_mul_16s_8ns_24_4_1_U131_n_6,
      D(21) => mul_mul_16s_8ns_24_4_1_U131_n_7,
      D(20) => mul_mul_16s_8ns_24_4_1_U131_n_8,
      D(19) => mul_mul_16s_8ns_24_4_1_U131_n_9,
      D(18) => mul_mul_16s_8ns_24_4_1_U131_n_10,
      D(17) => mul_mul_16s_8ns_24_4_1_U131_n_11,
      D(16) => mul_mul_16s_8ns_24_4_1_U131_n_12,
      D(15) => mul_mul_16s_8ns_24_4_1_U131_n_13,
      D(14) => mul_mul_16s_8ns_24_4_1_U131_n_14,
      D(13) => mul_mul_16s_8ns_24_4_1_U131_n_15,
      D(12) => mul_mul_16s_8ns_24_4_1_U131_n_16,
      D(11) => mul_mul_16s_8ns_24_4_1_U131_n_17,
      D(10) => mul_mul_16s_8ns_24_4_1_U131_n_18,
      D(9) => mul_mul_16s_8ns_24_4_1_U131_n_19,
      D(8) => mul_mul_16s_8ns_24_4_1_U131_n_20,
      D(7) => mul_mul_16s_8ns_24_4_1_U131_n_21,
      D(6) => mul_mul_16s_8ns_24_4_1_U131_n_22,
      D(5) => mul_mul_16s_8ns_24_4_1_U131_n_23,
      D(4) => mul_mul_16s_8ns_24_4_1_U131_n_24,
      D(3) => mul_mul_16s_8ns_24_4_1_U131_n_25,
      D(2) => mul_mul_16s_8ns_24_4_1_U131_n_26,
      D(1) => mul_mul_16s_8ns_24_4_1_U131_n_27,
      D(0) => mul_mul_16s_8ns_24_4_1_U131_n_28,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(15 downto 8),
      p_reg_reg(15 downto 0) => p_reg_reg_4(15 downto 0)
    );
\or_ln105_1_reg_1111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => or_ln105_1_reg_1111,
      R => '0'
    );
\or_ln105_2_reg_1131[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => or_ln105_1_reg_1111,
      I1 => cmp17_not_reg_627,
      O => or_ln105_2_fu_468_p2
    );
\or_ln105_2_reg_1131_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^or_ln105_2_reg_1131\,
      Q => \^or_ln105_2_reg_1131_pp0_iter2_reg\,
      R => '0'
    );
\or_ln105_2_reg_1131_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^or_ln105_2_reg_1131_pp0_iter2_reg\,
      Q => or_ln105_2_reg_1131_pp0_iter3_reg,
      R => '0'
    );
\or_ln105_2_reg_1131_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln105_2_reg_1131_pp0_iter3_reg,
      Q => \^or_ln105_2_reg_1131_pp0_iter4_reg\,
      R => '0'
    );
\or_ln105_2_reg_1131_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^or_ln105_2_reg_1131_pp0_iter4_reg\,
      Q => or_ln105_2_reg_1131_pp0_iter5_reg,
      R => '0'
    );
\or_ln105_2_reg_1131_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln105_2_reg_1131_pp0_iter5_reg,
      Q => or_ln105_2_reg_1131_pp0_iter6_reg,
      R => '0'
    );
\or_ln105_2_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln105_2_fu_468_p2,
      Q => \^or_ln105_2_reg_1131\,
      R => '0'
    );
\select_ln153_1_reg_1360[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(0),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(12),
      O => select_ln153_1_fu_803_p3(0)
    );
\select_ln153_1_reg_1360[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(1),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(1),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(13),
      O => select_ln153_1_fu_803_p3(1)
    );
\select_ln153_1_reg_1360[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(2),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(14),
      O => select_ln153_1_fu_803_p3(2)
    );
\select_ln153_1_reg_1360[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(3),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(3),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(15),
      O => select_ln153_1_fu_803_p3(3)
    );
\select_ln153_1_reg_1360[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(4),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(16),
      O => select_ln153_1_fu_803_p3(4)
    );
\select_ln153_1_reg_1360[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(5),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(5),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(17),
      O => select_ln153_1_fu_803_p3(5)
    );
\select_ln153_1_reg_1360[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(6),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(18),
      O => select_ln153_1_fu_803_p3(6)
    );
\select_ln153_1_reg_1360[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(7),
      I1 => \icmp_ln153_fu_776_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(7),
      I3 => \icmp_ln153_1_fu_781_p2_carry__0_n_6\,
      I4 => add_ln147_4_fu_764_p2(19),
      O => select_ln153_1_fu_803_p3(7)
    );
\select_ln153_1_reg_1360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(0),
      Q => \in\(0),
      R => '0'
    );
\select_ln153_1_reg_1360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(1),
      Q => \in\(1),
      R => '0'
    );
\select_ln153_1_reg_1360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(2),
      Q => \in\(2),
      R => '0'
    );
\select_ln153_1_reg_1360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(3),
      Q => \in\(3),
      R => '0'
    );
\select_ln153_1_reg_1360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(4),
      Q => \in\(4),
      R => '0'
    );
\select_ln153_1_reg_1360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(5),
      Q => \in\(5),
      R => '0'
    );
\select_ln153_1_reg_1360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(6),
      Q => \in\(6),
      R => '0'
    );
\select_ln153_1_reg_1360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_803_p3(7),
      Q => \in\(7),
      R => '0'
    );
\select_ln154_1_reg_1370[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(0),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(12),
      O => select_ln154_1_fu_871_p3(0)
    );
\select_ln154_1_reg_1370[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(1),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(1),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(13),
      O => select_ln154_1_fu_871_p3(1)
    );
\select_ln154_1_reg_1370[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(2),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(14),
      O => select_ln154_1_fu_871_p3(2)
    );
\select_ln154_1_reg_1370[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(3),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(3),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(15),
      O => select_ln154_1_fu_871_p3(3)
    );
\select_ln154_1_reg_1370[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(4),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(16),
      O => select_ln154_1_fu_871_p3(4)
    );
\select_ln154_1_reg_1370[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(5),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(5),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(17),
      O => select_ln154_1_fu_871_p3(5)
    );
\select_ln154_1_reg_1370[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(6),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(18),
      O => select_ln154_1_fu_871_p3(6)
    );
\select_ln154_1_reg_1370[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(7),
      I1 => \icmp_ln154_fu_810_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(7),
      I3 => \icmp_ln154_1_fu_815_p2_carry__0_n_6\,
      I4 => add_ln149_4_fu_768_p2(19),
      O => select_ln154_1_fu_871_p3(7)
    );
\select_ln154_1_reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(0),
      Q => \in\(8),
      R => '0'
    );
\select_ln154_1_reg_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(1),
      Q => \in\(9),
      R => '0'
    );
\select_ln154_1_reg_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(2),
      Q => \in\(10),
      R => '0'
    );
\select_ln154_1_reg_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(3),
      Q => \in\(11),
      R => '0'
    );
\select_ln154_1_reg_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(4),
      Q => \in\(12),
      R => '0'
    );
\select_ln154_1_reg_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(5),
      Q => \in\(13),
      R => '0'
    );
\select_ln154_1_reg_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(6),
      Q => \in\(14),
      R => '0'
    );
\select_ln154_1_reg_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_871_p3(7),
      Q => \in\(15),
      R => '0'
    );
\select_ln155_1_reg_1365[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(0),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(0),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(12),
      O => select_ln155_1_fu_857_p3(0)
    );
\select_ln155_1_reg_1365[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(1),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(1),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(13),
      O => select_ln155_1_fu_857_p3(1)
    );
\select_ln155_1_reg_1365[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(2),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(2),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(14),
      O => select_ln155_1_fu_857_p3(2)
    );
\select_ln155_1_reg_1365[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(3),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(3),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(15),
      O => select_ln155_1_fu_857_p3(3)
    );
\select_ln155_1_reg_1365[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(4),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(4),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(16),
      O => select_ln155_1_fu_857_p3(4)
    );
\select_ln155_1_reg_1365[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(5),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(5),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(17),
      O => select_ln155_1_fu_857_p3(5)
    );
\select_ln155_1_reg_1365[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(6),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(6),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(18),
      O => select_ln155_1_fu_857_p3(6)
    );
\select_ln155_1_reg_1365[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => min_val_reg_1334(7),
      I1 => \icmp_ln155_fu_830_p2_carry__0_n_6\,
      I2 => max_val_reg_1326(7),
      I3 => \icmp_ln155_1_fu_835_p2_carry__0_n_6\,
      I4 => add_ln151_4_fu_772_p2(19),
      O => select_ln155_1_fu_857_p3(7)
    );
\select_ln155_1_reg_1365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(0),
      Q => \in\(16),
      R => '0'
    );
\select_ln155_1_reg_1365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(1),
      Q => \in\(17),
      R => '0'
    );
\select_ln155_1_reg_1365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(2),
      Q => \in\(18),
      R => '0'
    );
\select_ln155_1_reg_1365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(3),
      Q => \in\(19),
      R => '0'
    );
\select_ln155_1_reg_1365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(4),
      Q => \in\(20),
      R => '0'
    );
\select_ln155_1_reg_1365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(5),
      Q => \in\(21),
      R => '0'
    );
\select_ln155_1_reg_1365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(6),
      Q => \in\(22),
      R => '0'
    );
\select_ln155_1_reg_1365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_857_p3(7),
      Q => \in\(23),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(0),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(0),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(10),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(10),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(11),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(11),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(12),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(12),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(13),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(13),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(14),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(14),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(15),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(15),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(16),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(16),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(17),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(17),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(18),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(18),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(19),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(19),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(1),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(1),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(2),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(2),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(3),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(3),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(4),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(4),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(5),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(5),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(6),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(6),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(7),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(7),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(8),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(8),
      R => '0'
    );
\trunc_ln147_1_reg_1281_pp0_iter7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_1_reg_1281(9),
      Q => trunc_ln147_1_reg_1281_pp0_iter7_reg(9),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_29,
      Q => trunc_ln147_1_reg_1281(0),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_19,
      Q => trunc_ln147_1_reg_1281(10),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_18,
      Q => trunc_ln147_1_reg_1281(11),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_17,
      Q => trunc_ln147_1_reg_1281(12),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_16,
      Q => trunc_ln147_1_reg_1281(13),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_15,
      Q => trunc_ln147_1_reg_1281(14),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_14,
      Q => trunc_ln147_1_reg_1281(15),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_13,
      Q => trunc_ln147_1_reg_1281(16),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_12,
      Q => trunc_ln147_1_reg_1281(17),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_11,
      Q => trunc_ln147_1_reg_1281(18),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_10,
      Q => trunc_ln147_1_reg_1281(19),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_28,
      Q => trunc_ln147_1_reg_1281(1),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_27,
      Q => trunc_ln147_1_reg_1281(2),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_26,
      Q => trunc_ln147_1_reg_1281(3),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_25,
      Q => trunc_ln147_1_reg_1281(4),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_24,
      Q => trunc_ln147_1_reg_1281(5),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_23,
      Q => trunc_ln147_1_reg_1281(6),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_22,
      Q => trunc_ln147_1_reg_1281(7),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_21,
      Q => trunc_ln147_1_reg_1281(8),
      R => '0'
    );
\trunc_ln147_1_reg_1281_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U132_n_20,
      Q => trunc_ln147_1_reg_1281(9),
      R => '0'
    );
\trunc_ln147_reg_1271[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[0]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[0]\,
      O => trunc_ln147_fu_629_p1(0)
    );
\trunc_ln147_reg_1271[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[11]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[11]\,
      O => \trunc_ln147_reg_1271[11]_i_2_n_5\
    );
\trunc_ln147_reg_1271[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[10]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[10]\,
      O => \trunc_ln147_reg_1271[11]_i_3_n_5\
    );
\trunc_ln147_reg_1271[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[9]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[9]\,
      O => \trunc_ln147_reg_1271[11]_i_4_n_5\
    );
\trunc_ln147_reg_1271[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[8]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[8]\,
      O => \trunc_ln147_reg_1271[11]_i_5_n_5\
    );
\trunc_ln147_reg_1271[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[15]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[15]\,
      O => \trunc_ln147_reg_1271[15]_i_2_n_5\
    );
\trunc_ln147_reg_1271[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[14]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[14]\,
      O => \trunc_ln147_reg_1271[15]_i_3_n_5\
    );
\trunc_ln147_reg_1271[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[13]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[13]\,
      O => \trunc_ln147_reg_1271[15]_i_4_n_5\
    );
\trunc_ln147_reg_1271[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[12]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[12]\,
      O => \trunc_ln147_reg_1271[15]_i_5_n_5\
    );
\trunc_ln147_reg_1271[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[19]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[19]\,
      O => \trunc_ln147_reg_1271[19]_i_2_n_5\
    );
\trunc_ln147_reg_1271[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[18]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[18]\,
      O => \trunc_ln147_reg_1271[19]_i_3_n_5\
    );
\trunc_ln147_reg_1271[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[17]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[17]\,
      O => \trunc_ln147_reg_1271[19]_i_4_n_5\
    );
\trunc_ln147_reg_1271[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[16]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[16]\,
      O => \trunc_ln147_reg_1271[19]_i_5_n_5\
    );
\trunc_ln147_reg_1271[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[3]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[3]\,
      O => \trunc_ln147_reg_1271[3]_i_2_n_5\
    );
\trunc_ln147_reg_1271[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[2]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[2]\,
      O => \trunc_ln147_reg_1271[3]_i_3_n_5\
    );
\trunc_ln147_reg_1271[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[1]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[1]\,
      O => \trunc_ln147_reg_1271[3]_i_4_n_5\
    );
\trunc_ln147_reg_1271[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[0]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[0]\,
      O => \trunc_ln147_reg_1271[3]_i_5_n_5\
    );
\trunc_ln147_reg_1271[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[7]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[7]\,
      O => \trunc_ln147_reg_1271[7]_i_2_n_5\
    );
\trunc_ln147_reg_1271[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[6]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[6]\,
      O => \trunc_ln147_reg_1271[7]_i_3_n_5\
    );
\trunc_ln147_reg_1271[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[5]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[5]\,
      O => \trunc_ln147_reg_1271[7]_i_4_n_5\
    );
\trunc_ln147_reg_1271[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln147_reg_1236_reg_n_5_[4]\,
      I1 => \mul_ln147_1_reg_1230_reg_n_5_[4]\,
      O => \trunc_ln147_reg_1271[7]_i_5_n_5\
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(0),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(0),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(10),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(10),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(11),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(11),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(12),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(12),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(13),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(13),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(14),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(14),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(15),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(15),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(16),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(16),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(17),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(17),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(18),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(18),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(19),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(19),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(1),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(1),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(2),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(2),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(3),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(3),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(4),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(4),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(5),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(5),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(6),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(6),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(7),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(7),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(8),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(8),
      R => '0'
    );
\trunc_ln147_reg_1271_pp0_iter7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_reg_1271(9),
      Q => trunc_ln147_reg_1271_pp0_iter7_reg(9),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(0),
      Q => trunc_ln147_reg_1271(0),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(10),
      Q => trunc_ln147_reg_1271(10),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(11),
      Q => trunc_ln147_reg_1271(11),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln147_reg_1271_reg[7]_i_1_n_5\,
      CO(3) => \trunc_ln147_reg_1271_reg[11]_i_1_n_5\,
      CO(2) => \trunc_ln147_reg_1271_reg[11]_i_1_n_6\,
      CO(1) => \trunc_ln147_reg_1271_reg[11]_i_1_n_7\,
      CO(0) => \trunc_ln147_reg_1271_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[11]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[10]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[9]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[8]\,
      O(3 downto 0) => trunc_ln147_fu_629_p1(11 downto 8),
      S(3) => \trunc_ln147_reg_1271[11]_i_2_n_5\,
      S(2) => \trunc_ln147_reg_1271[11]_i_3_n_5\,
      S(1) => \trunc_ln147_reg_1271[11]_i_4_n_5\,
      S(0) => \trunc_ln147_reg_1271[11]_i_5_n_5\
    );
\trunc_ln147_reg_1271_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(12),
      Q => trunc_ln147_reg_1271(12),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(13),
      Q => trunc_ln147_reg_1271(13),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(14),
      Q => trunc_ln147_reg_1271(14),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(15),
      Q => trunc_ln147_reg_1271(15),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln147_reg_1271_reg[11]_i_1_n_5\,
      CO(3) => \trunc_ln147_reg_1271_reg[15]_i_1_n_5\,
      CO(2) => \trunc_ln147_reg_1271_reg[15]_i_1_n_6\,
      CO(1) => \trunc_ln147_reg_1271_reg[15]_i_1_n_7\,
      CO(0) => \trunc_ln147_reg_1271_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[15]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[14]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[13]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[12]\,
      O(3 downto 0) => trunc_ln147_fu_629_p1(15 downto 12),
      S(3) => \trunc_ln147_reg_1271[15]_i_2_n_5\,
      S(2) => \trunc_ln147_reg_1271[15]_i_3_n_5\,
      S(1) => \trunc_ln147_reg_1271[15]_i_4_n_5\,
      S(0) => \trunc_ln147_reg_1271[15]_i_5_n_5\
    );
\trunc_ln147_reg_1271_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(16),
      Q => trunc_ln147_reg_1271(16),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(17),
      Q => trunc_ln147_reg_1271(17),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(18),
      Q => trunc_ln147_reg_1271(18),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(19),
      Q => trunc_ln147_reg_1271(19),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln147_reg_1271_reg[15]_i_1_n_5\,
      CO(3) => \NLW_trunc_ln147_reg_1271_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln147_reg_1271_reg[19]_i_1_n_6\,
      CO(1) => \trunc_ln147_reg_1271_reg[19]_i_1_n_7\,
      CO(0) => \trunc_ln147_reg_1271_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln147_reg_1236_reg_n_5_[18]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[17]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[16]\,
      O(3 downto 0) => trunc_ln147_fu_629_p1(19 downto 16),
      S(3) => \trunc_ln147_reg_1271[19]_i_2_n_5\,
      S(2) => \trunc_ln147_reg_1271[19]_i_3_n_5\,
      S(1) => \trunc_ln147_reg_1271[19]_i_4_n_5\,
      S(0) => \trunc_ln147_reg_1271[19]_i_5_n_5\
    );
\trunc_ln147_reg_1271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(1),
      Q => trunc_ln147_reg_1271(1),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(2),
      Q => trunc_ln147_reg_1271(2),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(3),
      Q => trunc_ln147_reg_1271(3),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln147_reg_1271_reg[3]_i_1_n_5\,
      CO(2) => \trunc_ln147_reg_1271_reg[3]_i_1_n_6\,
      CO(1) => \trunc_ln147_reg_1271_reg[3]_i_1_n_7\,
      CO(0) => \trunc_ln147_reg_1271_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[3]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[2]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[1]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[0]\,
      O(3 downto 1) => trunc_ln147_fu_629_p1(3 downto 1),
      O(0) => add_ln147_1_fu_623_p2(0),
      S(3) => \trunc_ln147_reg_1271[3]_i_2_n_5\,
      S(2) => \trunc_ln147_reg_1271[3]_i_3_n_5\,
      S(1) => \trunc_ln147_reg_1271[3]_i_4_n_5\,
      S(0) => \trunc_ln147_reg_1271[3]_i_5_n_5\
    );
\trunc_ln147_reg_1271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(4),
      Q => trunc_ln147_reg_1271(4),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(5),
      Q => trunc_ln147_reg_1271(5),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(6),
      Q => trunc_ln147_reg_1271(6),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(7),
      Q => trunc_ln147_reg_1271(7),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln147_reg_1271_reg[3]_i_1_n_5\,
      CO(3) => \trunc_ln147_reg_1271_reg[7]_i_1_n_5\,
      CO(2) => \trunc_ln147_reg_1271_reg[7]_i_1_n_6\,
      CO(1) => \trunc_ln147_reg_1271_reg[7]_i_1_n_7\,
      CO(0) => \trunc_ln147_reg_1271_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln147_reg_1236_reg_n_5_[7]\,
      DI(2) => \add_ln147_reg_1236_reg_n_5_[6]\,
      DI(1) => \add_ln147_reg_1236_reg_n_5_[5]\,
      DI(0) => \add_ln147_reg_1236_reg_n_5_[4]\,
      O(3 downto 0) => trunc_ln147_fu_629_p1(7 downto 4),
      S(3) => \trunc_ln147_reg_1271[7]_i_2_n_5\,
      S(2) => \trunc_ln147_reg_1271[7]_i_3_n_5\,
      S(1) => \trunc_ln147_reg_1271[7]_i_4_n_5\,
      S(0) => \trunc_ln147_reg_1271[7]_i_5_n_5\
    );
\trunc_ln147_reg_1271_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(8),
      Q => trunc_ln147_reg_1271(8),
      R => '0'
    );
\trunc_ln147_reg_1271_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln147_fu_629_p1(9),
      Q => trunc_ln147_reg_1271(9),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(0),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(0),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(10),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(10),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(11),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(11),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(12),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(12),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(13),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(13),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(14),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(14),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(15),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(15),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(16),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(16),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(17),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(17),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(18),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(18),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(19),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(19),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(1),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(1),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(2),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(2),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(3),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(3),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(4),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(4),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(5),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(5),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(6),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(6),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(7),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(7),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(8),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(8),
      R => '0'
    );
\trunc_ln149_1_reg_1301_pp0_iter7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_1_reg_1301(9),
      Q => trunc_ln149_1_reg_1301_pp0_iter7_reg(9),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_29,
      Q => trunc_ln149_1_reg_1301(0),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_19,
      Q => trunc_ln149_1_reg_1301(10),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_18,
      Q => trunc_ln149_1_reg_1301(11),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_17,
      Q => trunc_ln149_1_reg_1301(12),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_16,
      Q => trunc_ln149_1_reg_1301(13),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_15,
      Q => trunc_ln149_1_reg_1301(14),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_14,
      Q => trunc_ln149_1_reg_1301(15),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_13,
      Q => trunc_ln149_1_reg_1301(16),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_12,
      Q => trunc_ln149_1_reg_1301(17),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_11,
      Q => trunc_ln149_1_reg_1301(18),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_10,
      Q => trunc_ln149_1_reg_1301(19),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_28,
      Q => trunc_ln149_1_reg_1301(1),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_27,
      Q => trunc_ln149_1_reg_1301(2),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_26,
      Q => trunc_ln149_1_reg_1301(3),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_25,
      Q => trunc_ln149_1_reg_1301(4),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_24,
      Q => trunc_ln149_1_reg_1301(5),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_23,
      Q => trunc_ln149_1_reg_1301(6),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_22,
      Q => trunc_ln149_1_reg_1301(7),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_21,
      Q => trunc_ln149_1_reg_1301(8),
      R => '0'
    );
\trunc_ln149_1_reg_1301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U133_n_20,
      Q => trunc_ln149_1_reg_1301(9),
      R => '0'
    );
\trunc_ln149_reg_1291[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[0]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[0]\,
      O => trunc_ln149_fu_652_p1(0)
    );
\trunc_ln149_reg_1291[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[11]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[11]\,
      O => \trunc_ln149_reg_1291[11]_i_2_n_5\
    );
\trunc_ln149_reg_1291[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[10]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[10]\,
      O => \trunc_ln149_reg_1291[11]_i_3_n_5\
    );
\trunc_ln149_reg_1291[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[9]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[9]\,
      O => \trunc_ln149_reg_1291[11]_i_4_n_5\
    );
\trunc_ln149_reg_1291[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[8]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[8]\,
      O => \trunc_ln149_reg_1291[11]_i_5_n_5\
    );
\trunc_ln149_reg_1291[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[15]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[15]\,
      O => \trunc_ln149_reg_1291[15]_i_2_n_5\
    );
\trunc_ln149_reg_1291[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[14]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[14]\,
      O => \trunc_ln149_reg_1291[15]_i_3_n_5\
    );
\trunc_ln149_reg_1291[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[13]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[13]\,
      O => \trunc_ln149_reg_1291[15]_i_4_n_5\
    );
\trunc_ln149_reg_1291[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[12]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[12]\,
      O => \trunc_ln149_reg_1291[15]_i_5_n_5\
    );
\trunc_ln149_reg_1291[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[19]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[19]\,
      O => \trunc_ln149_reg_1291[19]_i_2_n_5\
    );
\trunc_ln149_reg_1291[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[18]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[18]\,
      O => \trunc_ln149_reg_1291[19]_i_3_n_5\
    );
\trunc_ln149_reg_1291[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[17]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[17]\,
      O => \trunc_ln149_reg_1291[19]_i_4_n_5\
    );
\trunc_ln149_reg_1291[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[16]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[16]\,
      O => \trunc_ln149_reg_1291[19]_i_5_n_5\
    );
\trunc_ln149_reg_1291[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[3]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[3]\,
      O => \trunc_ln149_reg_1291[3]_i_2_n_5\
    );
\trunc_ln149_reg_1291[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[2]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[2]\,
      O => \trunc_ln149_reg_1291[3]_i_3_n_5\
    );
\trunc_ln149_reg_1291[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[1]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[1]\,
      O => \trunc_ln149_reg_1291[3]_i_4_n_5\
    );
\trunc_ln149_reg_1291[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[0]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[0]\,
      O => \trunc_ln149_reg_1291[3]_i_5_n_5\
    );
\trunc_ln149_reg_1291[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[7]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[7]\,
      O => \trunc_ln149_reg_1291[7]_i_2_n_5\
    );
\trunc_ln149_reg_1291[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[6]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[6]\,
      O => \trunc_ln149_reg_1291[7]_i_3_n_5\
    );
\trunc_ln149_reg_1291[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[5]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[5]\,
      O => \trunc_ln149_reg_1291[7]_i_4_n_5\
    );
\trunc_ln149_reg_1291[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln149_reg_1248_reg_n_5_[4]\,
      I1 => \mul_ln149_1_reg_1242_reg_n_5_[4]\,
      O => \trunc_ln149_reg_1291[7]_i_5_n_5\
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(0),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(0),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(10),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(10),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(11),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(11),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(12),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(12),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(13),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(13),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(14),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(14),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(15),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(15),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(16),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(16),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(17),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(17),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(18),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(18),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(19),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(19),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(1),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(1),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(2),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(2),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(3),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(3),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(4),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(4),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(5),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(5),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(6),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(6),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(7),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(7),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(8),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(8),
      R => '0'
    );
\trunc_ln149_reg_1291_pp0_iter7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_reg_1291(9),
      Q => trunc_ln149_reg_1291_pp0_iter7_reg(9),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(0),
      Q => trunc_ln149_reg_1291(0),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(10),
      Q => trunc_ln149_reg_1291(10),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(11),
      Q => trunc_ln149_reg_1291(11),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln149_reg_1291_reg[7]_i_1_n_5\,
      CO(3) => \trunc_ln149_reg_1291_reg[11]_i_1_n_5\,
      CO(2) => \trunc_ln149_reg_1291_reg[11]_i_1_n_6\,
      CO(1) => \trunc_ln149_reg_1291_reg[11]_i_1_n_7\,
      CO(0) => \trunc_ln149_reg_1291_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[11]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[10]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[9]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[8]\,
      O(3 downto 0) => trunc_ln149_fu_652_p1(11 downto 8),
      S(3) => \trunc_ln149_reg_1291[11]_i_2_n_5\,
      S(2) => \trunc_ln149_reg_1291[11]_i_3_n_5\,
      S(1) => \trunc_ln149_reg_1291[11]_i_4_n_5\,
      S(0) => \trunc_ln149_reg_1291[11]_i_5_n_5\
    );
\trunc_ln149_reg_1291_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(12),
      Q => trunc_ln149_reg_1291(12),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(13),
      Q => trunc_ln149_reg_1291(13),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(14),
      Q => trunc_ln149_reg_1291(14),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(15),
      Q => trunc_ln149_reg_1291(15),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln149_reg_1291_reg[11]_i_1_n_5\,
      CO(3) => \trunc_ln149_reg_1291_reg[15]_i_1_n_5\,
      CO(2) => \trunc_ln149_reg_1291_reg[15]_i_1_n_6\,
      CO(1) => \trunc_ln149_reg_1291_reg[15]_i_1_n_7\,
      CO(0) => \trunc_ln149_reg_1291_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[15]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[14]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[13]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[12]\,
      O(3 downto 0) => trunc_ln149_fu_652_p1(15 downto 12),
      S(3) => \trunc_ln149_reg_1291[15]_i_2_n_5\,
      S(2) => \trunc_ln149_reg_1291[15]_i_3_n_5\,
      S(1) => \trunc_ln149_reg_1291[15]_i_4_n_5\,
      S(0) => \trunc_ln149_reg_1291[15]_i_5_n_5\
    );
\trunc_ln149_reg_1291_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(16),
      Q => trunc_ln149_reg_1291(16),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(17),
      Q => trunc_ln149_reg_1291(17),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(18),
      Q => trunc_ln149_reg_1291(18),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(19),
      Q => trunc_ln149_reg_1291(19),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln149_reg_1291_reg[15]_i_1_n_5\,
      CO(3) => \NLW_trunc_ln149_reg_1291_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln149_reg_1291_reg[19]_i_1_n_6\,
      CO(1) => \trunc_ln149_reg_1291_reg[19]_i_1_n_7\,
      CO(0) => \trunc_ln149_reg_1291_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln149_reg_1248_reg_n_5_[18]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[17]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[16]\,
      O(3 downto 0) => trunc_ln149_fu_652_p1(19 downto 16),
      S(3) => \trunc_ln149_reg_1291[19]_i_2_n_5\,
      S(2) => \trunc_ln149_reg_1291[19]_i_3_n_5\,
      S(1) => \trunc_ln149_reg_1291[19]_i_4_n_5\,
      S(0) => \trunc_ln149_reg_1291[19]_i_5_n_5\
    );
\trunc_ln149_reg_1291_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(1),
      Q => trunc_ln149_reg_1291(1),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(2),
      Q => trunc_ln149_reg_1291(2),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(3),
      Q => trunc_ln149_reg_1291(3),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln149_reg_1291_reg[3]_i_1_n_5\,
      CO(2) => \trunc_ln149_reg_1291_reg[3]_i_1_n_6\,
      CO(1) => \trunc_ln149_reg_1291_reg[3]_i_1_n_7\,
      CO(0) => \trunc_ln149_reg_1291_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[3]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[2]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[1]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[0]\,
      O(3 downto 1) => trunc_ln149_fu_652_p1(3 downto 1),
      O(0) => add_ln149_1_fu_646_p2(0),
      S(3) => \trunc_ln149_reg_1291[3]_i_2_n_5\,
      S(2) => \trunc_ln149_reg_1291[3]_i_3_n_5\,
      S(1) => \trunc_ln149_reg_1291[3]_i_4_n_5\,
      S(0) => \trunc_ln149_reg_1291[3]_i_5_n_5\
    );
\trunc_ln149_reg_1291_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(4),
      Q => trunc_ln149_reg_1291(4),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(5),
      Q => trunc_ln149_reg_1291(5),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(6),
      Q => trunc_ln149_reg_1291(6),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(7),
      Q => trunc_ln149_reg_1291(7),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln149_reg_1291_reg[3]_i_1_n_5\,
      CO(3) => \trunc_ln149_reg_1291_reg[7]_i_1_n_5\,
      CO(2) => \trunc_ln149_reg_1291_reg[7]_i_1_n_6\,
      CO(1) => \trunc_ln149_reg_1291_reg[7]_i_1_n_7\,
      CO(0) => \trunc_ln149_reg_1291_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln149_reg_1248_reg_n_5_[7]\,
      DI(2) => \add_ln149_reg_1248_reg_n_5_[6]\,
      DI(1) => \add_ln149_reg_1248_reg_n_5_[5]\,
      DI(0) => \add_ln149_reg_1248_reg_n_5_[4]\,
      O(3 downto 0) => trunc_ln149_fu_652_p1(7 downto 4),
      S(3) => \trunc_ln149_reg_1291[7]_i_2_n_5\,
      S(2) => \trunc_ln149_reg_1291[7]_i_3_n_5\,
      S(1) => \trunc_ln149_reg_1291[7]_i_4_n_5\,
      S(0) => \trunc_ln149_reg_1291[7]_i_5_n_5\
    );
\trunc_ln149_reg_1291_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(8),
      Q => trunc_ln149_reg_1291(8),
      R => '0'
    );
\trunc_ln149_reg_1291_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln149_fu_652_p1(9),
      Q => trunc_ln149_reg_1291(9),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(0),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(0),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(10),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(10),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(11),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(11),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(12),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(12),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(13),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(13),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(14),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(14),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(15),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(15),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(16),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(16),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(17),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(17),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(18),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(18),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(19),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(19),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(1),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(1),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(2),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(2),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(3),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(3),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(4),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(4),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(5),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(5),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(6),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(6),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(7),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(7),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(8),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(8),
      R => '0'
    );
\trunc_ln151_1_reg_1321_pp0_iter7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_1_reg_1321(9),
      Q => trunc_ln151_1_reg_1321_pp0_iter7_reg(9),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_29,
      Q => trunc_ln151_1_reg_1321(0),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_19,
      Q => trunc_ln151_1_reg_1321(10),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_18,
      Q => trunc_ln151_1_reg_1321(11),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_17,
      Q => trunc_ln151_1_reg_1321(12),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_16,
      Q => trunc_ln151_1_reg_1321(13),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_15,
      Q => trunc_ln151_1_reg_1321(14),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_14,
      Q => trunc_ln151_1_reg_1321(15),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_13,
      Q => trunc_ln151_1_reg_1321(16),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_12,
      Q => trunc_ln151_1_reg_1321(17),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_11,
      Q => trunc_ln151_1_reg_1321(18),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_10,
      Q => trunc_ln151_1_reg_1321(19),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_28,
      Q => trunc_ln151_1_reg_1321(1),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_27,
      Q => trunc_ln151_1_reg_1321(2),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_26,
      Q => trunc_ln151_1_reg_1321(3),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_25,
      Q => trunc_ln151_1_reg_1321(4),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_24,
      Q => trunc_ln151_1_reg_1321(5),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_23,
      Q => trunc_ln151_1_reg_1321(6),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_22,
      Q => trunc_ln151_1_reg_1321(7),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_21,
      Q => trunc_ln151_1_reg_1321(8),
      R => '0'
    );
\trunc_ln151_1_reg_1321_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mac_muladd_8ns_16s_22s_25_4_1_U134_n_20,
      Q => trunc_ln151_1_reg_1321(9),
      R => '0'
    );
\trunc_ln151_reg_1311[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[0]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[0]\,
      O => trunc_ln151_fu_675_p1(0)
    );
\trunc_ln151_reg_1311[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[11]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[11]\,
      O => \trunc_ln151_reg_1311[11]_i_2_n_5\
    );
\trunc_ln151_reg_1311[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[10]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[10]\,
      O => \trunc_ln151_reg_1311[11]_i_3_n_5\
    );
\trunc_ln151_reg_1311[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[9]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[9]\,
      O => \trunc_ln151_reg_1311[11]_i_4_n_5\
    );
\trunc_ln151_reg_1311[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[8]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[8]\,
      O => \trunc_ln151_reg_1311[11]_i_5_n_5\
    );
\trunc_ln151_reg_1311[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[15]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[15]\,
      O => \trunc_ln151_reg_1311[15]_i_2_n_5\
    );
\trunc_ln151_reg_1311[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[14]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[14]\,
      O => \trunc_ln151_reg_1311[15]_i_3_n_5\
    );
\trunc_ln151_reg_1311[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[13]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[13]\,
      O => \trunc_ln151_reg_1311[15]_i_4_n_5\
    );
\trunc_ln151_reg_1311[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[12]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[12]\,
      O => \trunc_ln151_reg_1311[15]_i_5_n_5\
    );
\trunc_ln151_reg_1311[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[19]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[19]\,
      O => \trunc_ln151_reg_1311[19]_i_2_n_5\
    );
\trunc_ln151_reg_1311[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[18]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[18]\,
      O => \trunc_ln151_reg_1311[19]_i_3_n_5\
    );
\trunc_ln151_reg_1311[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[17]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[17]\,
      O => \trunc_ln151_reg_1311[19]_i_4_n_5\
    );
\trunc_ln151_reg_1311[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[16]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[16]\,
      O => \trunc_ln151_reg_1311[19]_i_5_n_5\
    );
\trunc_ln151_reg_1311[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[3]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[3]\,
      O => \trunc_ln151_reg_1311[3]_i_2_n_5\
    );
\trunc_ln151_reg_1311[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[2]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[2]\,
      O => \trunc_ln151_reg_1311[3]_i_3_n_5\
    );
\trunc_ln151_reg_1311[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[1]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[1]\,
      O => \trunc_ln151_reg_1311[3]_i_4_n_5\
    );
\trunc_ln151_reg_1311[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[0]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[0]\,
      O => \trunc_ln151_reg_1311[3]_i_5_n_5\
    );
\trunc_ln151_reg_1311[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[7]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[7]\,
      O => \trunc_ln151_reg_1311[7]_i_2_n_5\
    );
\trunc_ln151_reg_1311[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[6]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[6]\,
      O => \trunc_ln151_reg_1311[7]_i_3_n_5\
    );
\trunc_ln151_reg_1311[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[5]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[5]\,
      O => \trunc_ln151_reg_1311[7]_i_4_n_5\
    );
\trunc_ln151_reg_1311[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln151_reg_1260_reg_n_5_[4]\,
      I1 => \mul_ln151_1_reg_1254_reg_n_5_[4]\,
      O => \trunc_ln151_reg_1311[7]_i_5_n_5\
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(0),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(0),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(10),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(10),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(11),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(11),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(12),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(12),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(13),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(13),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(14),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(14),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(15),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(15),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(16),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(16),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(17),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(17),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(18),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(18),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(19),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(19),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(1),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(1),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(2),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(2),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(3),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(3),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(4),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(4),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(5),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(5),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(6),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(6),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(7),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(7),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(8),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(8),
      R => '0'
    );
\trunc_ln151_reg_1311_pp0_iter7_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_reg_1311(9),
      Q => trunc_ln151_reg_1311_pp0_iter7_reg(9),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(0),
      Q => trunc_ln151_reg_1311(0),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(10),
      Q => trunc_ln151_reg_1311(10),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(11),
      Q => trunc_ln151_reg_1311(11),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln151_reg_1311_reg[7]_i_1_n_5\,
      CO(3) => \trunc_ln151_reg_1311_reg[11]_i_1_n_5\,
      CO(2) => \trunc_ln151_reg_1311_reg[11]_i_1_n_6\,
      CO(1) => \trunc_ln151_reg_1311_reg[11]_i_1_n_7\,
      CO(0) => \trunc_ln151_reg_1311_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[11]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[10]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[9]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[8]\,
      O(3 downto 0) => trunc_ln151_fu_675_p1(11 downto 8),
      S(3) => \trunc_ln151_reg_1311[11]_i_2_n_5\,
      S(2) => \trunc_ln151_reg_1311[11]_i_3_n_5\,
      S(1) => \trunc_ln151_reg_1311[11]_i_4_n_5\,
      S(0) => \trunc_ln151_reg_1311[11]_i_5_n_5\
    );
\trunc_ln151_reg_1311_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(12),
      Q => trunc_ln151_reg_1311(12),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(13),
      Q => trunc_ln151_reg_1311(13),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(14),
      Q => trunc_ln151_reg_1311(14),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(15),
      Q => trunc_ln151_reg_1311(15),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln151_reg_1311_reg[11]_i_1_n_5\,
      CO(3) => \trunc_ln151_reg_1311_reg[15]_i_1_n_5\,
      CO(2) => \trunc_ln151_reg_1311_reg[15]_i_1_n_6\,
      CO(1) => \trunc_ln151_reg_1311_reg[15]_i_1_n_7\,
      CO(0) => \trunc_ln151_reg_1311_reg[15]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[15]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[14]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[13]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[12]\,
      O(3 downto 0) => trunc_ln151_fu_675_p1(15 downto 12),
      S(3) => \trunc_ln151_reg_1311[15]_i_2_n_5\,
      S(2) => \trunc_ln151_reg_1311[15]_i_3_n_5\,
      S(1) => \trunc_ln151_reg_1311[15]_i_4_n_5\,
      S(0) => \trunc_ln151_reg_1311[15]_i_5_n_5\
    );
\trunc_ln151_reg_1311_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(16),
      Q => trunc_ln151_reg_1311(16),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(17),
      Q => trunc_ln151_reg_1311(17),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(18),
      Q => trunc_ln151_reg_1311(18),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(19),
      Q => trunc_ln151_reg_1311(19),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln151_reg_1311_reg[15]_i_1_n_5\,
      CO(3) => \NLW_trunc_ln151_reg_1311_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \trunc_ln151_reg_1311_reg[19]_i_1_n_6\,
      CO(1) => \trunc_ln151_reg_1311_reg[19]_i_1_n_7\,
      CO(0) => \trunc_ln151_reg_1311_reg[19]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln151_reg_1260_reg_n_5_[18]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[17]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[16]\,
      O(3 downto 0) => trunc_ln151_fu_675_p1(19 downto 16),
      S(3) => \trunc_ln151_reg_1311[19]_i_2_n_5\,
      S(2) => \trunc_ln151_reg_1311[19]_i_3_n_5\,
      S(1) => \trunc_ln151_reg_1311[19]_i_4_n_5\,
      S(0) => \trunc_ln151_reg_1311[19]_i_5_n_5\
    );
\trunc_ln151_reg_1311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(1),
      Q => trunc_ln151_reg_1311(1),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(2),
      Q => trunc_ln151_reg_1311(2),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(3),
      Q => trunc_ln151_reg_1311(3),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln151_reg_1311_reg[3]_i_1_n_5\,
      CO(2) => \trunc_ln151_reg_1311_reg[3]_i_1_n_6\,
      CO(1) => \trunc_ln151_reg_1311_reg[3]_i_1_n_7\,
      CO(0) => \trunc_ln151_reg_1311_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[3]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[2]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[1]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[0]\,
      O(3 downto 1) => trunc_ln151_fu_675_p1(3 downto 1),
      O(0) => add_ln151_1_fu_669_p2(0),
      S(3) => \trunc_ln151_reg_1311[3]_i_2_n_5\,
      S(2) => \trunc_ln151_reg_1311[3]_i_3_n_5\,
      S(1) => \trunc_ln151_reg_1311[3]_i_4_n_5\,
      S(0) => \trunc_ln151_reg_1311[3]_i_5_n_5\
    );
\trunc_ln151_reg_1311_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(4),
      Q => trunc_ln151_reg_1311(4),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(5),
      Q => trunc_ln151_reg_1311(5),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(6),
      Q => trunc_ln151_reg_1311(6),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(7),
      Q => trunc_ln151_reg_1311(7),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln151_reg_1311_reg[3]_i_1_n_5\,
      CO(3) => \trunc_ln151_reg_1311_reg[7]_i_1_n_5\,
      CO(2) => \trunc_ln151_reg_1311_reg[7]_i_1_n_6\,
      CO(1) => \trunc_ln151_reg_1311_reg[7]_i_1_n_7\,
      CO(0) => \trunc_ln151_reg_1311_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => \add_ln151_reg_1260_reg_n_5_[7]\,
      DI(2) => \add_ln151_reg_1260_reg_n_5_[6]\,
      DI(1) => \add_ln151_reg_1260_reg_n_5_[5]\,
      DI(0) => \add_ln151_reg_1260_reg_n_5_[4]\,
      O(3 downto 0) => trunc_ln151_fu_675_p1(7 downto 4),
      S(3) => \trunc_ln151_reg_1311[7]_i_2_n_5\,
      S(2) => \trunc_ln151_reg_1311[7]_i_3_n_5\,
      S(1) => \trunc_ln151_reg_1311[7]_i_4_n_5\,
      S(0) => \trunc_ln151_reg_1311[7]_i_5_n_5\
    );
\trunc_ln151_reg_1311_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(8),
      Q => trunc_ln151_reg_1311(8),
      R => '0'
    );
\trunc_ln151_reg_1311_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln151_fu_675_p1(9),
      Q => trunc_ln151_reg_1311(9),
      R => '0'
    );
\x_fu_140_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => x_fu_140_reg(0),
      S => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => x_fu_140_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => x_fu_140_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => x_fu_140_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => x_fu_140_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => x_fu_140_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => x_fu_140_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => x_fu_140_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => x_fu_140_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => x_fu_140_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => x_fu_140_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
\x_fu_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_61,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => x_fu_140_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_60
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HwReg_width_read_reg_410_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    v_hcresampler_core_U0_HwReg_width_c16_write : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \tmp_reg_792_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_110015 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_dout : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    HwReg_width_c17_empty_n : in STD_LOGIC;
    HwReg_height_c21_empty_n : in STD_LOGIC;
    HwReg_height_c20_full_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_width_c16_full_n : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopHeight_reg_405_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HwReg_width_read_reg_410 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^hwreg_width_read_reg_410_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[5]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__0_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cmp361011_i_fu_241_p2 : STD_LOGIC;
  signal cmp361011_i_reg_426 : STD_LOGIC;
  signal \cmp361011_i_reg_426[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp361011_i_reg_426[0]_i_3_n_5\ : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_n_107 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_405 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal loopWidth_fu_235_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_421 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \loopWidth_reg_421_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_421_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal p_0_0_0_0_0516_21070_lcssa1096_i_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_05241020_lcssa1043_i_fu_74 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_05241026_lcssa1052_i_fu_860 : STD_LOGIC;
  signal p_0_0_0_0_0_21073_lcssa1099_i_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01022_lcssa1046_i_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01028_lcssa1055_i_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01032_lcssa1058_i_fu_94 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_01024_lcssa1049_i_fu_82 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10661084_i_fu_102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10681090_i_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10691093_i_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa1078_i_fu_98 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa1078_i_fu_980 : STD_LOGIC;
  signal pixbuf_y_val_V_15_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_15_fu_1260 : STD_LOGIC;
  signal pixbuf_y_val_V_16_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_16_fu_1300 : STD_LOGIC;
  signal pixbuf_y_val_V_16_load_reg_438 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_17_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_17_load_reg_443 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_18_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_18_load_reg_448 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_1_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_6_reg_796 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_7_reg_802 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_8_reg_807 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln685_reg_416 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^v_hcresampler_core_u0_hwreg_width_c16_write\ : STD_LOGIC;
  signal y_3_fu_70 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_4_fu_255_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_4_reg_433 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_4_reg_433[10]_i_2_n_5\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loopWidth_reg_421_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_loopWidth_reg_421_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_4_reg_433[1]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \y_4_reg_433[2]_i_1\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \y_4_reg_433[3]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \y_4_reg_433[4]_i_1\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \y_4_reg_433[6]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \y_4_reg_433[7]_i_1\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \y_4_reg_433[8]_i_1\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \y_4_reg_433[9]_i_1\ : label is "soft_lutpair777";
begin
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
  \HwReg_width_read_reg_410_reg[2]_0\(1 downto 0) <= \^hwreg_width_read_reg_410_reg[2]_0\(1 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  v_hcresampler_core_U0_HwReg_width_c16_write <= \^v_hcresampler_core_u0_hwreg_width_c16_write\;
\HwReg_width_read_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => \^hwreg_width_read_reg_410_reg[2]_0\(0),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => HwReg_width_read_reg_410(10),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => HwReg_width_read_reg_410(1),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => \^hwreg_width_read_reg_410_reg[2]_0\(1),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => HwReg_width_read_reg_410(3),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => HwReg_width_read_reg_410(4),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => HwReg_width_read_reg_410(5),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => HwReg_width_read_reg_410(6),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => HwReg_width_read_reg_410(7),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => HwReg_width_read_reg_410(8),
      R => '0'
    );
\HwReg_width_read_reg_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => HwReg_width_read_reg_410(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c17_empty_n,
      I2 => HwReg_height_c21_empty_n,
      I3 => HwReg_height_c20_full_n,
      I4 => v_hcresampler_core_U0_ap_start,
      I5 => HwReg_width_c16_full_n,
      O => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state6,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => cmp361011_i_reg_426,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_3_fu_70(9),
      I1 => loopHeight_reg_405(9),
      I2 => loopHeight_reg_405(10),
      I3 => y_3_fu_70(10),
      O => \ap_CS_fsm[5]_i_4__0_n_5\
    );
\ap_CS_fsm[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_3_fu_70(6),
      I1 => loopHeight_reg_405(6),
      I2 => y_3_fu_70(7),
      I3 => loopHeight_reg_405(7),
      I4 => loopHeight_reg_405(8),
      I5 => y_3_fu_70(8),
      O => \ap_CS_fsm[5]_i_5__0_n_5\
    );
\ap_CS_fsm[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_3_fu_70(3),
      I1 => loopHeight_reg_405(3),
      I2 => y_3_fu_70(4),
      I3 => loopHeight_reg_405(4),
      I4 => loopHeight_reg_405(5),
      I5 => y_3_fu_70(5),
      O => \ap_CS_fsm[5]_i_6__0_n_5\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_3_fu_70(0),
      I1 => loopHeight_reg_405(0),
      I2 => y_3_fu_70(1),
      I3 => loopHeight_reg_405(1),
      I4 => loopHeight_reg_405(2),
      I5 => y_3_fu_70(2),
      O => \ap_CS_fsm[5]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^v_hcresampler_core_u0_hwreg_width_c16_write\,
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[5]_i_2__0_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2__0_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2__0_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_4__0_n_5\,
      S(2) => \ap_CS_fsm[5]_i_5__0_n_5\,
      S(1) => \ap_CS_fsm[5]_i_6__0_n_5\,
      S(0) => \ap_CS_fsm[5]_i_7_n_5\
    );
\cmp361011_i_reg_426[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \cmp361011_i_reg_426[0]_i_2_n_5\,
      I1 => loopWidth_fu_235_p2(11),
      I2 => loopWidth_fu_235_p2(10),
      I3 => loopWidth_fu_235_p2(9),
      I4 => loopWidth_fu_235_p2(8),
      I5 => \cmp361011_i_reg_426[0]_i_3_n_5\,
      O => cmp361011_i_fu_241_p2
    );
\cmp361011_i_reg_426[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => loopWidth_fu_235_p2(7),
      I1 => loopWidth_fu_235_p2(6),
      I2 => loopWidth_fu_235_p2(5),
      I3 => loopWidth_fu_235_p2(4),
      O => \cmp361011_i_reg_426[0]_i_2_n_5\
    );
\cmp361011_i_reg_426[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => loopWidth_fu_235_p2(1),
      I1 => loopWidth_fu_235_p2(0),
      I2 => loopWidth_fu_235_p2(3),
      I3 => loopWidth_fu_235_p2(2),
      O => \cmp361011_i_reg_426[0]_i_3_n_5\
    );
\cmp361011_i_reg_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp361011_i_fu_241_p2,
      Q => cmp361011_i_reg_426,
      R => '0'
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
     port map (
      \Bpix_reg_1126_reg[7]\(7 downto 0) => p_0_2_0_0_01024_lcssa1049_i_fu_82(7 downto 0),
      CO(0) => \^co\(0),
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      E(0) => p_lcssa1078_i_fu_980,
      Q(7 downto 0) => p_0_1_0_0_01022_lcssa1046_i_fu_78(7 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[4]\(0) => pixbuf_y_val_V_15_fu_1260,
      \ap_CS_fsm_reg[4]_0\(0) => pixbuf_y_val_V_16_fu_1300,
      \ap_CS_fsm_reg[4]_1\(0) => \^e\(0),
      \ap_CS_fsm_reg[5]\(2) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[5]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[5]\(0) => \^q\(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      cmp361011_i_reg_426 => cmp361011_i_reg_426,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_n_107,
      \icmp_ln724_reg_768_reg[0]_0\(11 downto 0) => loopWidth_reg_421(11 downto 0),
      \icmp_ln732_fu_289_p2_carry__0_0\(10 downto 3) => HwReg_width_read_reg_410(10 downto 3),
      \icmp_ln732_fu_289_p2_carry__0_0\(2) => \^hwreg_width_read_reg_410_reg[2]_0\(1),
      \icmp_ln732_fu_289_p2_carry__0_0\(1) => HwReg_width_read_reg_410(1),
      \icmp_ln732_fu_289_p2_carry__0_0\(0) => \^hwreg_width_read_reg_410_reg[2]_0\(0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(7 downto 0),
      \p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(7 downto 0),
      \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(7 downto 0),
      \p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(7 downto 0),
      \p_lcssa10661084_i_fu_102_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(7 downto 0),
      \p_lcssa10661084_i_fu_102_reg[7]_0\(7 downto 0) => p_lcssa10661084_i_fu_102(7 downto 0),
      \p_lcssa10661084_i_fu_102_reg[7]_1\(7 downto 0) => p_lcssa10691093_i_fu_110(7 downto 0),
      \p_lcssa10661084_i_fu_102_reg[7]_2\(7 downto 0) => p_0_1_0_0_01032_lcssa1058_i_fu_94(7 downto 0),
      \p_lcssa10681090_i_fu_106_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(7 downto 0),
      \p_lcssa10681090_i_fu_106_reg[7]_0\(7 downto 0) => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(7 downto 0),
      \p_lcssa10691093_i_fu_110_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(7 downto 0),
      \p_lcssa10691093_i_fu_110_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(7 downto 0),
      \p_lcssa1078_i_fu_98_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(7 downto 0),
      \p_lcssa1078_i_fu_98_reg[7]_0\(7 downto 0) => p_lcssa1078_i_fu_98(7 downto 0),
      \p_lcssa1078_i_fu_98_reg[7]_1\(7 downto 0) => p_lcssa10681090_i_fu_106(7 downto 0),
      \p_lcssa1078_i_fu_98_reg[7]_2\(7 downto 0) => p_0_1_0_0_01028_lcssa1055_i_fu_90(7 downto 0),
      p_reg_reg(7 downto 0) => p_0_0_0_0_05241020_lcssa1043_i_fu_74(7 downto 0),
      \pixbuf_y_val_V_1_fu_124_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_1_fu_124(7 downto 0),
      \pixbuf_y_val_V_21_out_load_reg_844_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_15_fu_126(7 downto 0),
      \pixbuf_y_val_V_2_fu_128_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_fu_122(7 downto 0),
      \pixbuf_y_val_V_3_fu_132_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_16_load_reg_438(7 downto 0),
      \pixbuf_y_val_V_4_fu_136_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_17_load_reg_443(7 downto 0),
      \pixbuf_y_val_V_5_fu_140_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_18_load_reg_448(7 downto 0),
      \pixbuf_y_val_V_6_reg_796_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_6_reg_796(7 downto 0),
      \pixbuf_y_val_V_7_reg_802_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_7_reg_802(7 downto 0),
      \pixbuf_y_val_V_8_reg_807_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_8_reg_807(7 downto 0),
      select_ln685_reg_416(0) => select_ln685_reg_416(2),
      shiftReg_ce => shiftReg_ce,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      \tmp_reg_792_pp0_iter1_reg_reg[0]_0\ => \tmp_reg_792_pp0_iter1_reg_reg[0]\
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_n_107,
      Q => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      R => SS(0)
    );
\loopHeight_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(0),
      Q => loopHeight_reg_405(0),
      R => '0'
    );
\loopHeight_reg_405_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(10),
      Q => loopHeight_reg_405(10),
      R => '0'
    );
\loopHeight_reg_405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(1),
      Q => loopHeight_reg_405(1),
      R => '0'
    );
\loopHeight_reg_405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(2),
      Q => loopHeight_reg_405(2),
      R => '0'
    );
\loopHeight_reg_405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(3),
      Q => loopHeight_reg_405(3),
      R => '0'
    );
\loopHeight_reg_405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(4),
      Q => loopHeight_reg_405(4),
      R => '0'
    );
\loopHeight_reg_405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(5),
      Q => loopHeight_reg_405(5),
      R => '0'
    );
\loopHeight_reg_405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(6),
      Q => loopHeight_reg_405(6),
      R => '0'
    );
\loopHeight_reg_405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(7),
      Q => loopHeight_reg_405(7),
      R => '0'
    );
\loopHeight_reg_405_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(8),
      Q => loopHeight_reg_405(8),
      R => '0'
    );
\loopHeight_reg_405_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_405_reg[10]_0\(9),
      Q => loopHeight_reg_405(9),
      R => '0'
    );
\loopWidth_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(0),
      Q => loopWidth_reg_421(0),
      R => '0'
    );
\loopWidth_reg_421_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(10),
      Q => loopWidth_reg_421(10),
      R => '0'
    );
\loopWidth_reg_421_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(11),
      Q => loopWidth_reg_421(11),
      R => '0'
    );
\loopWidth_reg_421_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \loopWidth_reg_421_reg[7]_i_1_n_5\,
      CO(3) => loopWidth_fu_235_p2(11),
      CO(2) => \NLW_loopWidth_reg_421_reg[11]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \loopWidth_reg_421_reg[11]_i_1_n_7\,
      CO(0) => \loopWidth_reg_421_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_loopWidth_reg_421_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => loopWidth_fu_235_p2(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => HwReg_width_read_reg_410(10 downto 8)
    );
\loopWidth_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(1),
      Q => loopWidth_reg_421(1),
      R => '0'
    );
\loopWidth_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(2),
      Q => loopWidth_reg_421(2),
      R => '0'
    );
\loopWidth_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(3),
      Q => loopWidth_reg_421(3),
      R => '0'
    );
\loopWidth_reg_421_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \loopWidth_reg_421_reg[3]_i_1_n_5\,
      CO(2) => \loopWidth_reg_421_reg[3]_i_1_n_6\,
      CO(1) => \loopWidth_reg_421_reg[3]_i_1_n_7\,
      CO(0) => \loopWidth_reg_421_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \^hwreg_width_read_reg_410_reg[2]_0\(1),
      DI(1) => '0',
      DI(0) => \^hwreg_width_read_reg_410_reg[2]_0\(0),
      O(3 downto 0) => loopWidth_fu_235_p2(3 downto 0),
      S(3) => HwReg_width_read_reg_410(3),
      S(2) => S(1),
      S(1) => HwReg_width_read_reg_410(1),
      S(0) => S(0)
    );
\loopWidth_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(4),
      Q => loopWidth_reg_421(4),
      R => '0'
    );
\loopWidth_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(5),
      Q => loopWidth_reg_421(5),
      R => '0'
    );
\loopWidth_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(6),
      Q => loopWidth_reg_421(6),
      R => '0'
    );
\loopWidth_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(7),
      Q => loopWidth_reg_421(7),
      R => '0'
    );
\loopWidth_reg_421_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \loopWidth_reg_421_reg[3]_i_1_n_5\,
      CO(3) => \loopWidth_reg_421_reg[7]_i_1_n_5\,
      CO(2) => \loopWidth_reg_421_reg[7]_i_1_n_6\,
      CO(1) => \loopWidth_reg_421_reg[7]_i_1_n_7\,
      CO(0) => \loopWidth_reg_421_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => loopWidth_fu_235_p2(7 downto 4),
      S(3 downto 0) => HwReg_width_read_reg_410(7 downto 4)
    );
\loopWidth_reg_421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(8),
      Q => loopWidth_reg_421(8),
      R => '0'
    );
\loopWidth_reg_421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_235_p2(9),
      Q => loopWidth_reg_421(9),
      R => '0'
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => v_hcresampler_core_U0_ap_start,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I5 => bPassThru_422_or_420_In_loc_channel_full_n,
      O => mOutPtr110_out
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(0),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(0),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(1),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(1),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(2),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(2),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(3),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(3),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(4),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(4),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(5),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(5),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(6),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(6),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0516_21072_i_out_o(7),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_114(7),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(0),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(0),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(1),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(1),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(2),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(2),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(3),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(3),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(4),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(4),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(5),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(5),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(6),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(6),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(7),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_74(7),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => cmp361011_i_reg_426,
      O => p_0_0_0_0_05241026_lcssa1052_i_fu_860
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(0),
      Q => pixbuf_y_val_V_fu_122(0),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(1),
      Q => pixbuf_y_val_V_fu_122(1),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(2),
      Q => pixbuf_y_val_V_fu_122(2),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(3),
      Q => pixbuf_y_val_V_fu_122(3),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(4),
      Q => pixbuf_y_val_V_fu_122(4),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(5),
      Q => pixbuf_y_val_V_fu_122(5),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(6),
      Q => pixbuf_y_val_V_fu_122(6),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_860,
      D => pixbuf_y_val_V_1_fu_124(7),
      Q => pixbuf_y_val_V_fu_122(7),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(0),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(0),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(1),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(1),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(2),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(2),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(3),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(3),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(4),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(4),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(5),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(5),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(6),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(6),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0_21075_i_out_o(7),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_118(7),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(8),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(0),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(9),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(1),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(10),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(2),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(11),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(3),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(12),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(4),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(13),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(5),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(14),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(6),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(15),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_78(7),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(0),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(0),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(1),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(1),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(2),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(2),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(3),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(3),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(4),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(4),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(5),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(5),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(6),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(6),
      R => '0'
    );
\p_0_1_0_0_01028_lcssa1055_i_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01031_i_out_o(7),
      Q => p_0_1_0_0_01028_lcssa1055_i_fu_90(7),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(0),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(0),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(1),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(1),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(2),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(2),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(3),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(3),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(4),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(4),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(5),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(5),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(6),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(6),
      R => '0'
    );
\p_0_1_0_0_01032_lcssa1058_i_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_01035_i_out_o(7),
      Q => p_0_1_0_0_01032_lcssa1058_i_fu_94(7),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(16),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(0),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(17),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(1),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(18),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(2),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(19),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(3),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(20),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(4),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(21),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(5),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(22),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(6),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(23),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_82(7),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(0),
      Q => p_lcssa10661084_i_fu_102(0),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(1),
      Q => p_lcssa10661084_i_fu_102(1),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(2),
      Q => p_lcssa10661084_i_fu_102(2),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(3),
      Q => p_lcssa10661084_i_fu_102(3),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(4),
      Q => p_lcssa10661084_i_fu_102(4),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(5),
      Q => p_lcssa10661084_i_fu_102(5),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(6),
      Q => p_lcssa10661084_i_fu_102(6),
      R => '0'
    );
\p_lcssa10661084_i_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out2_o(7),
      Q => p_lcssa10661084_i_fu_102(7),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(0),
      Q => p_lcssa10681090_i_fu_106(0),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(1),
      Q => p_lcssa10681090_i_fu_106(1),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(2),
      Q => p_lcssa10681090_i_fu_106(2),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(3),
      Q => p_lcssa10681090_i_fu_106(3),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(4),
      Q => p_lcssa10681090_i_fu_106(4),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(5),
      Q => p_lcssa10681090_i_fu_106(5),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(6),
      Q => p_lcssa10681090_i_fu_106(6),
      R => '0'
    );
\p_lcssa10681090_i_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(7),
      Q => p_lcssa10681090_i_fu_106(7),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(0),
      Q => p_lcssa10691093_i_fu_110(0),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(1),
      Q => p_lcssa10691093_i_fu_110(1),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(2),
      Q => p_lcssa10691093_i_fu_110(2),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(3),
      Q => p_lcssa10691093_i_fu_110(3),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(4),
      Q => p_lcssa10691093_i_fu_110(4),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(5),
      Q => p_lcssa10691093_i_fu_110(5),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(6),
      Q => p_lcssa10691093_i_fu_110(6),
      R => '0'
    );
\p_lcssa10691093_i_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(7),
      Q => p_lcssa10691093_i_fu_110(7),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(0),
      Q => p_lcssa1078_i_fu_98(0),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(1),
      Q => p_lcssa1078_i_fu_98(1),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(2),
      Q => p_lcssa1078_i_fu_98(2),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(3),
      Q => p_lcssa1078_i_fu_98(3),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(4),
      Q => p_lcssa1078_i_fu_98(4),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(5),
      Q => p_lcssa1078_i_fu_98(5),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(6),
      Q => p_lcssa1078_i_fu_98(6),
      R => '0'
    );
\p_lcssa1078_i_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa1078_i_fu_980,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180_p_out3_o(7),
      Q => p_lcssa1078_i_fu_98(7),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(0),
      Q => pixbuf_y_val_V_15_fu_126(0),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(1),
      Q => pixbuf_y_val_V_15_fu_126(1),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(2),
      Q => pixbuf_y_val_V_15_fu_126(2),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(3),
      Q => pixbuf_y_val_V_15_fu_126(3),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(4),
      Q => pixbuf_y_val_V_15_fu_126(4),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(5),
      Q => pixbuf_y_val_V_15_fu_126(5),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(6),
      Q => pixbuf_y_val_V_15_fu_126(6),
      R => '0'
    );
\pixbuf_y_val_V_15_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_15_fu_1260,
      D => pixbuf_y_val_V_6_reg_796(7),
      Q => pixbuf_y_val_V_15_fu_126(7),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(0),
      Q => pixbuf_y_val_V_16_fu_130(0),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(1),
      Q => pixbuf_y_val_V_16_fu_130(1),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(2),
      Q => pixbuf_y_val_V_16_fu_130(2),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(3),
      Q => pixbuf_y_val_V_16_fu_130(3),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(4),
      Q => pixbuf_y_val_V_16_fu_130(4),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(5),
      Q => pixbuf_y_val_V_16_fu_130(5),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(6),
      Q => pixbuf_y_val_V_16_fu_130(6),
      R => '0'
    );
\pixbuf_y_val_V_16_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_6_reg_796(7),
      Q => pixbuf_y_val_V_16_fu_130(7),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(0),
      Q => pixbuf_y_val_V_16_load_reg_438(0),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(1),
      Q => pixbuf_y_val_V_16_load_reg_438(1),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(2),
      Q => pixbuf_y_val_V_16_load_reg_438(2),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(3),
      Q => pixbuf_y_val_V_16_load_reg_438(3),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(4),
      Q => pixbuf_y_val_V_16_load_reg_438(4),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(5),
      Q => pixbuf_y_val_V_16_load_reg_438(5),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(6),
      Q => pixbuf_y_val_V_16_load_reg_438(6),
      R => '0'
    );
\pixbuf_y_val_V_16_load_reg_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_16_fu_130(7),
      Q => pixbuf_y_val_V_16_load_reg_438(7),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(0),
      Q => pixbuf_y_val_V_17_fu_134(0),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(1),
      Q => pixbuf_y_val_V_17_fu_134(1),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(2),
      Q => pixbuf_y_val_V_17_fu_134(2),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(3),
      Q => pixbuf_y_val_V_17_fu_134(3),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(4),
      Q => pixbuf_y_val_V_17_fu_134(4),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(5),
      Q => pixbuf_y_val_V_17_fu_134(5),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(6),
      Q => pixbuf_y_val_V_17_fu_134(6),
      R => '0'
    );
\pixbuf_y_val_V_17_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_7_reg_802(7),
      Q => pixbuf_y_val_V_17_fu_134(7),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(0),
      Q => pixbuf_y_val_V_17_load_reg_443(0),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(1),
      Q => pixbuf_y_val_V_17_load_reg_443(1),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(2),
      Q => pixbuf_y_val_V_17_load_reg_443(2),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(3),
      Q => pixbuf_y_val_V_17_load_reg_443(3),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(4),
      Q => pixbuf_y_val_V_17_load_reg_443(4),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(5),
      Q => pixbuf_y_val_V_17_load_reg_443(5),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(6),
      Q => pixbuf_y_val_V_17_load_reg_443(6),
      R => '0'
    );
\pixbuf_y_val_V_17_load_reg_443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_17_fu_134(7),
      Q => pixbuf_y_val_V_17_load_reg_443(7),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(0),
      Q => pixbuf_y_val_V_18_fu_138(0),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(1),
      Q => pixbuf_y_val_V_18_fu_138(1),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(2),
      Q => pixbuf_y_val_V_18_fu_138(2),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(3),
      Q => pixbuf_y_val_V_18_fu_138(3),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(4),
      Q => pixbuf_y_val_V_18_fu_138(4),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(5),
      Q => pixbuf_y_val_V_18_fu_138(5),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(6),
      Q => pixbuf_y_val_V_18_fu_138(6),
      R => '0'
    );
\pixbuf_y_val_V_18_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_16_fu_1300,
      D => pixbuf_y_val_V_8_reg_807(7),
      Q => pixbuf_y_val_V_18_fu_138(7),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(0),
      Q => pixbuf_y_val_V_18_load_reg_448(0),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(1),
      Q => pixbuf_y_val_V_18_load_reg_448(1),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(2),
      Q => pixbuf_y_val_V_18_load_reg_448(2),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(3),
      Q => pixbuf_y_val_V_18_load_reg_448(3),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(4),
      Q => pixbuf_y_val_V_18_load_reg_448(4),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(5),
      Q => pixbuf_y_val_V_18_load_reg_448(5),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(6),
      Q => pixbuf_y_val_V_18_load_reg_448(6),
      R => '0'
    );
\pixbuf_y_val_V_18_load_reg_448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_18_fu_138(7),
      Q => pixbuf_y_val_V_18_load_reg_448(7),
      R => '0'
    );
\select_ln685_reg_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => ap_block_pp0_stage0_110015,
      Q => select_ln685_reg_416(2),
      R => '0'
    );
\y_3_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(0),
      Q => y_3_fu_70(0),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(10),
      Q => y_3_fu_70(10),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(1),
      Q => y_3_fu_70(1),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(2),
      Q => y_3_fu_70(2),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(3),
      Q => y_3_fu_70(3),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(4),
      Q => y_3_fu_70(4),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(5),
      Q => y_3_fu_70(5),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(6),
      Q => y_3_fu_70(6),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(7),
      Q => y_3_fu_70(7),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(8),
      Q => y_3_fu_70(8),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_3_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_4_reg_433(9),
      Q => y_3_fu_70(9),
      R => \^v_hcresampler_core_u0_hwreg_width_c16_write\
    );
\y_4_reg_433[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_3_fu_70(0),
      O => y_4_fu_255_p2(0)
    );
\y_4_reg_433[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => y_3_fu_70(9),
      I1 => y_3_fu_70(7),
      I2 => y_3_fu_70(6),
      I3 => \y_4_reg_433[10]_i_2_n_5\,
      I4 => y_3_fu_70(8),
      I5 => y_3_fu_70(10),
      O => y_4_fu_255_p2(10)
    );
\y_4_reg_433[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => y_3_fu_70(2),
      I1 => y_3_fu_70(1),
      I2 => y_3_fu_70(0),
      I3 => y_3_fu_70(3),
      I4 => y_3_fu_70(4),
      I5 => y_3_fu_70(5),
      O => \y_4_reg_433[10]_i_2_n_5\
    );
\y_4_reg_433[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_3_fu_70(0),
      I1 => y_3_fu_70(1),
      O => y_4_fu_255_p2(1)
    );
\y_4_reg_433[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => y_3_fu_70(0),
      I1 => y_3_fu_70(1),
      I2 => y_3_fu_70(2),
      O => y_4_fu_255_p2(2)
    );
\y_4_reg_433[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => y_3_fu_70(2),
      I1 => y_3_fu_70(1),
      I2 => y_3_fu_70(0),
      I3 => y_3_fu_70(3),
      O => y_4_fu_255_p2(3)
    );
\y_4_reg_433[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => y_3_fu_70(3),
      I1 => y_3_fu_70(0),
      I2 => y_3_fu_70(1),
      I3 => y_3_fu_70(2),
      I4 => y_3_fu_70(4),
      O => y_4_fu_255_p2(4)
    );
\y_4_reg_433[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => y_3_fu_70(2),
      I1 => y_3_fu_70(1),
      I2 => y_3_fu_70(0),
      I3 => y_3_fu_70(3),
      I4 => y_3_fu_70(4),
      I5 => y_3_fu_70(5),
      O => y_4_fu_255_p2(5)
    );
\y_4_reg_433[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_4_reg_433[10]_i_2_n_5\,
      I1 => y_3_fu_70(6),
      O => y_4_fu_255_p2(6)
    );
\y_4_reg_433[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \y_4_reg_433[10]_i_2_n_5\,
      I1 => y_3_fu_70(6),
      I2 => y_3_fu_70(7),
      O => y_4_fu_255_p2(7)
    );
\y_4_reg_433[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => y_3_fu_70(7),
      I1 => y_3_fu_70(6),
      I2 => \y_4_reg_433[10]_i_2_n_5\,
      I3 => y_3_fu_70(8),
      O => y_4_fu_255_p2(8)
    );
\y_4_reg_433[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => y_3_fu_70(8),
      I1 => \y_4_reg_433[10]_i_2_n_5\,
      I2 => y_3_fu_70(6),
      I3 => y_3_fu_70(7),
      I4 => y_3_fu_70(9),
      O => y_4_fu_255_p2(9)
    );
\y_4_reg_433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(0),
      Q => y_4_reg_433(0),
      R => '0'
    );
\y_4_reg_433_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(10),
      Q => y_4_reg_433(10),
      R => '0'
    );
\y_4_reg_433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(1),
      Q => y_4_reg_433(1),
      R => '0'
    );
\y_4_reg_433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(2),
      Q => y_4_reg_433(2),
      R => '0'
    );
\y_4_reg_433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(3),
      Q => y_4_reg_433(3),
      R => '0'
    );
\y_4_reg_433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(4),
      Q => y_4_reg_433(4),
      R => '0'
    );
\y_4_reg_433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(5),
      Q => y_4_reg_433(5),
      R => '0'
    );
\y_4_reg_433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(6),
      Q => y_4_reg_433(6),
      R => '0'
    );
\y_4_reg_433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(7),
      Q => y_4_reg_433(7),
      R => '0'
    );
\y_4_reg_433_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(8),
      Q => y_4_reg_433(8),
      R => '0'
    );
\y_4_reg_433_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_4_fu_255_p2(9),
      Q => y_4_reg_433(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HwReg_width_read_reg_429_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_1_U0_HwReg_width_c_write : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    select_ln720_fu_233_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    HwReg_width_c15_empty_n : in STD_LOGIC;
    HwReg_height_c19_empty_n : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    v_hcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopHeight_reg_424_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HwReg_width_read_reg_429 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^hwreg_width_read_reg_429_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[5]_i_4__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__1_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__1_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_2__1_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cmp361011_i_fu_254_p2 : STD_LOGIC;
  signal cmp361011_i_reg_450 : STD_LOGIC;
  signal \cmp361011_i_reg_450[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp361011_i_reg_450[0]_i_3_n_5\ : STD_LOGIC;
  signal filt_res1_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal filt_res1_fu_760 : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_n_92 : STD_LOGIC;
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_424 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal loopWidth_fu_243_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_440 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \loopWidth_reg_440_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_440_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal not_read15_reg_445 : STD_LOGIC;
  signal p_0_0_0_0_0516_21070_lcssa1096_i_fu_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_05241020_lcssa1043_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_05241026_lcssa1052_i_fu_920 : STD_LOGIC;
  signal p_0_0_0_0_0_21073_lcssa1099_i_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_01022_lcssa1046_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_01024_lcssa1049_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10661084_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10681090_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa10681090_i_fu_1120 : STD_LOGIC;
  signal p_lcssa10691093_i_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa1078_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_11_reg_827 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_12_reg_834 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_13_reg_840 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_1_fu_132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_1_fu_1320 : STD_LOGIC;
  signal pixbuf_y_val_V_2_fu_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_2_fu_1360 : STD_LOGIC;
  signal pixbuf_y_val_V_2_load_reg_462 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_3_fu_140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_3_load_reg_467 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_4_fu_144 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_4_load_reg_472 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_5_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_val_V_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln685_reg_435[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln685_reg_435_reg_n_5_[1]\ : STD_LOGIC;
  signal \^v_hcresampler_core_1_u0_hwreg_width_c_write\ : STD_LOGIC;
  signal y_1_fu_72 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_2_fu_268_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_2_reg_457 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_2_reg_457[10]_i_2_n_5\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loopWidth_reg_440_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_loopWidth_reg_440_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_2_reg_457[1]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \y_2_reg_457[2]_i_1\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \y_2_reg_457[3]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \y_2_reg_457[4]_i_1\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \y_2_reg_457[6]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \y_2_reg_457[7]_i_1\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \y_2_reg_457[8]_i_1\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \y_2_reg_457[9]_i_1\ : label is "soft_lutpair724";
begin
  CO(0) <= \^co\(0);
  E(0) <= \^e\(0);
  \HwReg_width_read_reg_429_reg[1]_0\(0) <= \^hwreg_width_read_reg_429_reg[1]_0\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  v_hcresampler_core_1_U0_HwReg_width_c_write <= \^v_hcresampler_core_1_u0_hwreg_width_c_write\;
\HwReg_width_read_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => HwReg_width_read_reg_429(0),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => HwReg_width_read_reg_429(10),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => \^hwreg_width_read_reg_429_reg[1]_0\(0),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => HwReg_width_read_reg_429(2),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => HwReg_width_read_reg_429(3),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => HwReg_width_read_reg_429(4),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => HwReg_width_read_reg_429(5),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => HwReg_width_read_reg_429(6),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => HwReg_width_read_reg_429(7),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => HwReg_width_read_reg_429(8),
      R => '0'
    );
\HwReg_width_read_reg_429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => HwReg_width_read_reg_429(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c15_empty_n,
      I2 => HwReg_height_c19_empty_n,
      I3 => HwReg_height_c_full_n,
      I4 => v_hcresampler_core_1_U0_ap_start,
      I5 => HwReg_width_c_full_n,
      O => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state6,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => cmp361011_i_reg_450,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[5]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_1_fu_72(9),
      I1 => loopHeight_reg_424(9),
      I2 => loopHeight_reg_424(10),
      I3 => y_1_fu_72(10),
      O => \ap_CS_fsm[5]_i_4__1_n_5\
    );
\ap_CS_fsm[5]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_1_fu_72(6),
      I1 => loopHeight_reg_424(6),
      I2 => y_1_fu_72(7),
      I3 => loopHeight_reg_424(7),
      I4 => loopHeight_reg_424(8),
      I5 => y_1_fu_72(8),
      O => \ap_CS_fsm[5]_i_5__1_n_5\
    );
\ap_CS_fsm[5]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_1_fu_72(3),
      I1 => loopHeight_reg_424(3),
      I2 => y_1_fu_72(4),
      I3 => loopHeight_reg_424(4),
      I4 => loopHeight_reg_424(5),
      I5 => y_1_fu_72(5),
      O => \ap_CS_fsm[5]_i_6__1_n_5\
    );
\ap_CS_fsm[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_1_fu_72(0),
      I1 => loopHeight_reg_424(0),
      I2 => y_1_fu_72(1),
      I3 => loopHeight_reg_424(1),
      I4 => loopHeight_reg_424(2),
      I5 => y_1_fu_72(2),
      O => \ap_CS_fsm[5]_i_7__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^v_hcresampler_core_1_u0_hwreg_width_c_write\,
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[5]_i_2__1_n_6\,
      CO(1) => \ap_CS_fsm_reg[5]_i_2__1_n_7\,
      CO(0) => \ap_CS_fsm_reg[5]_i_2__1_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_4__1_n_5\,
      S(2) => \ap_CS_fsm[5]_i_5__1_n_5\,
      S(1) => \ap_CS_fsm[5]_i_6__1_n_5\,
      S(0) => \ap_CS_fsm[5]_i_7__0_n_5\
    );
\cmp361011_i_reg_450[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \cmp361011_i_reg_450[0]_i_2_n_5\,
      I1 => loopWidth_fu_243_p2(11),
      I2 => loopWidth_fu_243_p2(10),
      I3 => loopWidth_fu_243_p2(9),
      I4 => loopWidth_fu_243_p2(8),
      I5 => \cmp361011_i_reg_450[0]_i_3_n_5\,
      O => cmp361011_i_fu_254_p2
    );
\cmp361011_i_reg_450[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => loopWidth_fu_243_p2(7),
      I1 => loopWidth_fu_243_p2(6),
      I2 => loopWidth_fu_243_p2(5),
      I3 => loopWidth_fu_243_p2(4),
      O => \cmp361011_i_reg_450[0]_i_2_n_5\
    );
\cmp361011_i_reg_450[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => loopWidth_fu_243_p2(1),
      I1 => loopWidth_fu_243_p2(0),
      I2 => loopWidth_fu_243_p2(3),
      I3 => loopWidth_fu_243_p2(2),
      O => \cmp361011_i_reg_450[0]_i_3_n_5\
    );
\cmp361011_i_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp361011_i_fu_254_p2,
      Q => cmp361011_i_reg_450,
      R => '0'
    );
\filt_res1_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(0),
      Q => filt_res1_fu_76(0),
      R => '0'
    );
\filt_res1_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(1),
      Q => filt_res1_fu_76(1),
      R => '0'
    );
\filt_res1_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(2),
      Q => filt_res1_fu_76(2),
      R => '0'
    );
\filt_res1_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(3),
      Q => filt_res1_fu_76(3),
      R => '0'
    );
\filt_res1_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(4),
      Q => filt_res1_fu_76(4),
      R => '0'
    );
\filt_res1_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(5),
      Q => filt_res1_fu_76(5),
      R => '0'
    );
\filt_res1_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(6),
      Q => filt_res1_fu_76(6),
      R => '0'
    );
\filt_res1_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => filt_res1_fu_760,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(7),
      Q => filt_res1_fu_76(7),
      R => '0'
    );
grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2
     port map (
      CO(0) => \^co\(0),
      D(1 downto 0) => ap_NS_fsm(5 downto 4),
      E(0) => filt_res1_fu_760,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \^q\(1),
      SS(0) => SS(0),
      \add_ln1541_3_reg_871_reg[7]_0\(7 downto 0) => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(7 downto 0),
      \add_ln1541_reg_866_reg[7]_0\(7 downto 0) => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(7 downto 0),
      \ap_CS_fsm_reg[4]\(0) => pixbuf_y_val_V_1_fu_1320,
      \ap_CS_fsm_reg[4]_0\(0) => pixbuf_y_val_V_2_fu_1360,
      \ap_CS_fsm_reg[4]_1\ => \^e\(0),
      \ap_CS_fsm_reg[4]_2\ => \ap_CS_fsm_reg[4]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      cmp361011_i_reg_450 => cmp361011_i_reg_450,
      \filt_res1_fu_76_reg[7]\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(7 downto 0),
      \filt_res1_fu_76_reg[7]_0\(7 downto 0) => filt_res1_fu_76(7 downto 0),
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_n_92,
      \icmp_ln724_reg_799_pp0_iter1_reg_reg[0]_0\(0) => p_lcssa10681090_i_fu_1120,
      \icmp_ln724_reg_799_reg[0]_0\(11 downto 0) => loopWidth_reg_440(11 downto 0),
      \icmp_ln732_fu_317_p2_carry__0_0\(10 downto 2) => HwReg_width_read_reg_429(10 downto 2),
      \icmp_ln732_fu_317_p2_carry__0_0\(1) => \^hwreg_width_read_reg_429_reg[1]_0\(0),
      \icmp_ln732_fu_317_p2_carry__0_0\(0) => HwReg_width_read_reg_429(0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \lhs_V_reg_846_reg[7]_0\(7 downto 0) => p_lcssa10661084_i_fu_108(7 downto 0),
      \lhs_reg_856_reg[7]_0\(7 downto 0) => p_lcssa1078_i_fu_104(7 downto 0),
      not_read15_reg_445 => not_read15_reg_445,
      \odd_col_reg_803_reg[0]_0\ => \select_ln685_reg_435_reg_n_5_[1]\,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_0_1_0_0_01022_lcssa1046_i_fu_84(7 downto 0) => p_0_1_0_0_01022_lcssa1046_i_fu_84(7 downto 0),
      \p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(7 downto 0),
      p_0_2_0_0_01024_lcssa1049_i_fu_88(7 downto 0) => p_0_2_0_0_01024_lcssa1049_i_fu_88(7 downto 0),
      \p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(7 downto 0),
      \p_lcssa10681090_i_fu_112_reg[7]\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(7 downto 0),
      \p_lcssa10691093_i_fu_116_reg[7]\(7 downto 0) => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(7 downto 0),
      \pix_rgb_V_reg_385_reg[7]\(7 downto 0) => p_0_0_0_0_05241020_lcssa1043_i_fu_80(7 downto 0),
      \pixbuf_y_val_V_10_fu_146_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_fu_128(7 downto 0),
      \pixbuf_y_val_V_11_reg_827_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_11_reg_827(7 downto 0),
      \pixbuf_y_val_V_12_reg_834_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_12_reg_834(7 downto 0),
      \pixbuf_y_val_V_13_reg_840_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_13_reg_840(7 downto 0),
      \pixbuf_y_val_V_5_fu_142_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_5_fu_142(7 downto 0),
      \pixbuf_y_val_V_7_fu_150_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_2_load_reg_462(7 downto 0),
      \pixbuf_y_val_V_8_fu_154_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_3_load_reg_467(7 downto 0),
      \pixbuf_y_val_V_9_fu_158_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_4_load_reg_472(7 downto 0),
      \rhs_V_reg_851_reg[7]_0\(7 downto 0) => p_lcssa10691093_i_fu_116(7 downto 0),
      \rhs_reg_861_reg[7]_0\(7 downto 0) => p_lcssa10681090_i_fu_112(7 downto 0),
      shiftReg_ce => shiftReg_ce,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      \tmp_2_i_reg_876_reg[7]_0\(7 downto 0) => pixbuf_y_val_V_1_fu_132(7 downto 0)
    );
grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_n_92,
      Q => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      R => SS(0)
    );
\loopHeight_reg_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(0),
      Q => loopHeight_reg_424(0),
      R => '0'
    );
\loopHeight_reg_424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(10),
      Q => loopHeight_reg_424(10),
      R => '0'
    );
\loopHeight_reg_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(1),
      Q => loopHeight_reg_424(1),
      R => '0'
    );
\loopHeight_reg_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(2),
      Q => loopHeight_reg_424(2),
      R => '0'
    );
\loopHeight_reg_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(3),
      Q => loopHeight_reg_424(3),
      R => '0'
    );
\loopHeight_reg_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(4),
      Q => loopHeight_reg_424(4),
      R => '0'
    );
\loopHeight_reg_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(5),
      Q => loopHeight_reg_424(5),
      R => '0'
    );
\loopHeight_reg_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(6),
      Q => loopHeight_reg_424(6),
      R => '0'
    );
\loopHeight_reg_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(7),
      Q => loopHeight_reg_424(7),
      R => '0'
    );
\loopHeight_reg_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(8),
      Q => loopHeight_reg_424(8),
      R => '0'
    );
\loopHeight_reg_424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopHeight_reg_424_reg[10]_0\(9),
      Q => loopHeight_reg_424(9),
      R => '0'
    );
\loopWidth_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(0),
      Q => loopWidth_reg_440(0),
      R => '0'
    );
\loopWidth_reg_440_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(10),
      Q => loopWidth_reg_440(10),
      R => '0'
    );
\loopWidth_reg_440_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(11),
      Q => loopWidth_reg_440(11),
      R => '0'
    );
\loopWidth_reg_440_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \loopWidth_reg_440_reg[7]_i_1_n_5\,
      CO(3) => loopWidth_fu_243_p2(11),
      CO(2) => \NLW_loopWidth_reg_440_reg[11]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \loopWidth_reg_440_reg[11]_i_1_n_7\,
      CO(0) => \loopWidth_reg_440_reg[11]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_loopWidth_reg_440_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => loopWidth_fu_243_p2(10 downto 8),
      S(3) => '1',
      S(2 downto 0) => HwReg_width_read_reg_429(10 downto 8)
    );
\loopWidth_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(1),
      Q => loopWidth_reg_440(1),
      R => '0'
    );
\loopWidth_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(2),
      Q => loopWidth_reg_440(2),
      R => '0'
    );
\loopWidth_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(3),
      Q => loopWidth_reg_440(3),
      R => '0'
    );
\loopWidth_reg_440_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \loopWidth_reg_440_reg[3]_i_1_n_5\,
      CO(2) => \loopWidth_reg_440_reg[3]_i_1_n_6\,
      CO(1) => \loopWidth_reg_440_reg[3]_i_1_n_7\,
      CO(0) => \loopWidth_reg_440_reg[3]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^hwreg_width_read_reg_429_reg[1]_0\(0),
      DI(0) => '0',
      O(3 downto 0) => loopWidth_fu_243_p2(3 downto 0),
      S(3 downto 2) => HwReg_width_read_reg_429(3 downto 2),
      S(1) => S(0),
      S(0) => HwReg_width_read_reg_429(0)
    );
\loopWidth_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(4),
      Q => loopWidth_reg_440(4),
      R => '0'
    );
\loopWidth_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(5),
      Q => loopWidth_reg_440(5),
      R => '0'
    );
\loopWidth_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(6),
      Q => loopWidth_reg_440(6),
      R => '0'
    );
\loopWidth_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(7),
      Q => loopWidth_reg_440(7),
      R => '0'
    );
\loopWidth_reg_440_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \loopWidth_reg_440_reg[3]_i_1_n_5\,
      CO(3) => \loopWidth_reg_440_reg[7]_i_1_n_5\,
      CO(2) => \loopWidth_reg_440_reg[7]_i_1_n_6\,
      CO(1) => \loopWidth_reg_440_reg[7]_i_1_n_7\,
      CO(0) => \loopWidth_reg_440_reg[7]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => loopWidth_fu_243_p2(7 downto 4),
      S(3 downto 0) => HwReg_width_read_reg_429(7 downto 4)
    );
\loopWidth_reg_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(8),
      Q => loopWidth_reg_440(8),
      R => '0'
    );
\loopWidth_reg_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopWidth_fu_243_p2(9),
      Q => loopWidth_reg_440(9),
      R => '0'
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => v_hcresampler_core_1_U0_ap_start,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => internal_full_n_reg,
      I5 => bPassThru_422_or_420_Out_loc_channel_full_n,
      O => mOutPtr110_out
    );
\not_read15_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => select_ln720_fu_233_p3(0),
      Q => not_read15_reg_445,
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(0),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(1),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(2),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(3),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(4),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(5),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(6),
      R => '0'
    );
\p_0_0_0_0_0516_21070_lcssa1096_i_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      Q => p_0_0_0_0_0516_21070_lcssa1096_i_fu_120(7),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(0),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(0),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(1),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(1),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(2),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(2),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(3),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(3),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(4),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(4),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(5),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(5),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(6),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(6),
      R => '0'
    );
\p_0_0_0_0_05241020_lcssa1043_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(7),
      Q => p_0_0_0_0_05241020_lcssa1043_i_fu_80(7),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => cmp361011_i_reg_450,
      O => p_0_0_0_0_05241026_lcssa1052_i_fu_920
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(0),
      Q => pixbuf_y_val_V_fu_128(0),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(1),
      Q => pixbuf_y_val_V_fu_128(1),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(2),
      Q => pixbuf_y_val_V_fu_128(2),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(3),
      Q => pixbuf_y_val_V_fu_128(3),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(4),
      Q => pixbuf_y_val_V_fu_128(4),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(5),
      Q => pixbuf_y_val_V_fu_128(5),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(6),
      Q => pixbuf_y_val_V_fu_128(6),
      R => '0'
    );
\p_0_0_0_0_05241026_lcssa1052_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_05241026_lcssa1052_i_fu_920,
      D => pixbuf_y_val_V_5_fu_142(7),
      Q => pixbuf_y_val_V_fu_128(7),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(0),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(1),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(2),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(3),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(4),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(5),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(6),
      R => '0'
    );
\p_0_0_0_0_0_21073_lcssa1099_i_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      Q => p_0_0_0_0_0_21073_lcssa1099_i_fu_124(7),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(8),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(0),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(9),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(1),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(10),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(2),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(11),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(3),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(12),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(4),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(13),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(5),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(14),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(6),
      R => '0'
    );
\p_0_1_0_0_01022_lcssa1046_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(15),
      Q => p_0_1_0_0_01022_lcssa1046_i_fu_84(7),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(16),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(0),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(17),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(1),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(18),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(2),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(19),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(3),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(20),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(4),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(21),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(5),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(22),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(6),
      R => '0'
    );
\p_0_2_0_0_01024_lcssa1049_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(23),
      Q => p_0_2_0_0_01024_lcssa1049_i_fu_88(7),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(0),
      Q => p_lcssa10661084_i_fu_108(0),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(1),
      Q => p_lcssa10661084_i_fu_108(1),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(2),
      Q => p_lcssa10661084_i_fu_108(2),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(3),
      Q => p_lcssa10661084_i_fu_108(3),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(4),
      Q => p_lcssa10661084_i_fu_108(4),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(5),
      Q => p_lcssa10661084_i_fu_108(5),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(6),
      Q => p_lcssa10661084_i_fu_108(6),
      R => '0'
    );
\p_lcssa10661084_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out2_o(7),
      Q => p_lcssa10661084_i_fu_108(7),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(0),
      Q => p_lcssa10681090_i_fu_112(0),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(1),
      Q => p_lcssa10681090_i_fu_112(1),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(2),
      Q => p_lcssa10681090_i_fu_112(2),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(3),
      Q => p_lcssa10681090_i_fu_112(3),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(4),
      Q => p_lcssa10681090_i_fu_112(4),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(5),
      Q => p_lcssa10681090_i_fu_112(5),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(6),
      Q => p_lcssa10681090_i_fu_112(6),
      R => '0'
    );
\p_lcssa10681090_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(7),
      Q => p_lcssa10681090_i_fu_112(7),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(0),
      Q => p_lcssa10691093_i_fu_116(0),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(1),
      Q => p_lcssa10691093_i_fu_116(1),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(2),
      Q => p_lcssa10691093_i_fu_116(2),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(3),
      Q => p_lcssa10691093_i_fu_116(3),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(4),
      Q => p_lcssa10691093_i_fu_116(4),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(5),
      Q => p_lcssa10691093_i_fu_116(5),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(6),
      Q => p_lcssa10691093_i_fu_116(6),
      R => '0'
    );
\p_lcssa10691093_i_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(7),
      Q => p_lcssa10691093_i_fu_116(7),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(0),
      Q => p_lcssa1078_i_fu_104(0),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(1),
      Q => p_lcssa1078_i_fu_104(1),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(2),
      Q => p_lcssa1078_i_fu_104(2),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(3),
      Q => p_lcssa1078_i_fu_104(3),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(4),
      Q => p_lcssa1078_i_fu_104(4),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(5),
      Q => p_lcssa1078_i_fu_104(5),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(6),
      Q => p_lcssa1078_i_fu_104(6),
      R => '0'
    );
\p_lcssa1078_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa10681090_i_fu_1120,
      D => grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_p_out3_o(7),
      Q => p_lcssa1078_i_fu_104(7),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(0),
      Q => pixbuf_y_val_V_1_fu_132(0),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(1),
      Q => pixbuf_y_val_V_1_fu_132(1),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(2),
      Q => pixbuf_y_val_V_1_fu_132(2),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(3),
      Q => pixbuf_y_val_V_1_fu_132(3),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(4),
      Q => pixbuf_y_val_V_1_fu_132(4),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(5),
      Q => pixbuf_y_val_V_1_fu_132(5),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(6),
      Q => pixbuf_y_val_V_1_fu_132(6),
      R => '0'
    );
\pixbuf_y_val_V_1_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_1_fu_1320,
      D => pixbuf_y_val_V_11_reg_827(7),
      Q => pixbuf_y_val_V_1_fu_132(7),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(0),
      Q => pixbuf_y_val_V_2_fu_136(0),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(1),
      Q => pixbuf_y_val_V_2_fu_136(1),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(2),
      Q => pixbuf_y_val_V_2_fu_136(2),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(3),
      Q => pixbuf_y_val_V_2_fu_136(3),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(4),
      Q => pixbuf_y_val_V_2_fu_136(4),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(5),
      Q => pixbuf_y_val_V_2_fu_136(5),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(6),
      Q => pixbuf_y_val_V_2_fu_136(6),
      R => '0'
    );
\pixbuf_y_val_V_2_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_11_reg_827(7),
      Q => pixbuf_y_val_V_2_fu_136(7),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(0),
      Q => pixbuf_y_val_V_2_load_reg_462(0),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(1),
      Q => pixbuf_y_val_V_2_load_reg_462(1),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(2),
      Q => pixbuf_y_val_V_2_load_reg_462(2),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(3),
      Q => pixbuf_y_val_V_2_load_reg_462(3),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(4),
      Q => pixbuf_y_val_V_2_load_reg_462(4),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(5),
      Q => pixbuf_y_val_V_2_load_reg_462(5),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(6),
      Q => pixbuf_y_val_V_2_load_reg_462(6),
      R => '0'
    );
\pixbuf_y_val_V_2_load_reg_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_2_fu_136(7),
      Q => pixbuf_y_val_V_2_load_reg_462(7),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(0),
      Q => pixbuf_y_val_V_3_fu_140(0),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(1),
      Q => pixbuf_y_val_V_3_fu_140(1),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(2),
      Q => pixbuf_y_val_V_3_fu_140(2),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(3),
      Q => pixbuf_y_val_V_3_fu_140(3),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(4),
      Q => pixbuf_y_val_V_3_fu_140(4),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(5),
      Q => pixbuf_y_val_V_3_fu_140(5),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(6),
      Q => pixbuf_y_val_V_3_fu_140(6),
      R => '0'
    );
\pixbuf_y_val_V_3_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_12_reg_834(7),
      Q => pixbuf_y_val_V_3_fu_140(7),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(0),
      Q => pixbuf_y_val_V_3_load_reg_467(0),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(1),
      Q => pixbuf_y_val_V_3_load_reg_467(1),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(2),
      Q => pixbuf_y_val_V_3_load_reg_467(2),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(3),
      Q => pixbuf_y_val_V_3_load_reg_467(3),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(4),
      Q => pixbuf_y_val_V_3_load_reg_467(4),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(5),
      Q => pixbuf_y_val_V_3_load_reg_467(5),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(6),
      Q => pixbuf_y_val_V_3_load_reg_467(6),
      R => '0'
    );
\pixbuf_y_val_V_3_load_reg_467_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_3_fu_140(7),
      Q => pixbuf_y_val_V_3_load_reg_467(7),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(0),
      Q => pixbuf_y_val_V_4_fu_144(0),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(1),
      Q => pixbuf_y_val_V_4_fu_144(1),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(2),
      Q => pixbuf_y_val_V_4_fu_144(2),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(3),
      Q => pixbuf_y_val_V_4_fu_144(3),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(4),
      Q => pixbuf_y_val_V_4_fu_144(4),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(5),
      Q => pixbuf_y_val_V_4_fu_144(5),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(6),
      Q => pixbuf_y_val_V_4_fu_144(6),
      R => '0'
    );
\pixbuf_y_val_V_4_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_val_V_2_fu_1360,
      D => pixbuf_y_val_V_13_reg_840(7),
      Q => pixbuf_y_val_V_4_fu_144(7),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(0),
      Q => pixbuf_y_val_V_4_load_reg_472(0),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(1),
      Q => pixbuf_y_val_V_4_load_reg_472(1),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(2),
      Q => pixbuf_y_val_V_4_load_reg_472(2),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(3),
      Q => pixbuf_y_val_V_4_load_reg_472(3),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(4),
      Q => pixbuf_y_val_V_4_load_reg_472(4),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(5),
      Q => pixbuf_y_val_V_4_load_reg_472(5),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(6),
      Q => pixbuf_y_val_V_4_load_reg_472(6),
      R => '0'
    );
\pixbuf_y_val_V_4_load_reg_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => pixbuf_y_val_V_4_fu_144(7),
      Q => pixbuf_y_val_V_4_load_reg_472(7),
      R => '0'
    );
\select_ln685_reg_435[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => bPassThru_422_or_420_Out_loc_channel_dout,
      I1 => ap_CS_fsm_state2,
      I2 => \select_ln685_reg_435_reg_n_5_[1]\,
      O => \select_ln685_reg_435[1]_i_1_n_5\
    );
\select_ln685_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln685_reg_435[1]_i_1_n_5\,
      Q => \select_ln685_reg_435_reg_n_5_[1]\,
      R => '0'
    );
\y_1_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(0),
      Q => y_1_fu_72(0),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(10),
      Q => y_1_fu_72(10),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(1),
      Q => y_1_fu_72(1),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(2),
      Q => y_1_fu_72(2),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(3),
      Q => y_1_fu_72(3),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(4),
      Q => y_1_fu_72(4),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(5),
      Q => y_1_fu_72(5),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(6),
      Q => y_1_fu_72(6),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(7),
      Q => y_1_fu_72(7),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(8),
      Q => y_1_fu_72(8),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_1_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => y_2_reg_457(9),
      Q => y_1_fu_72(9),
      R => \^v_hcresampler_core_1_u0_hwreg_width_c_write\
    );
\y_2_reg_457[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_1_fu_72(0),
      O => y_2_fu_268_p2(0)
    );
\y_2_reg_457[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => y_1_fu_72(9),
      I1 => y_1_fu_72(7),
      I2 => y_1_fu_72(6),
      I3 => \y_2_reg_457[10]_i_2_n_5\,
      I4 => y_1_fu_72(8),
      I5 => y_1_fu_72(10),
      O => y_2_fu_268_p2(10)
    );
\y_2_reg_457[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => y_1_fu_72(2),
      I1 => y_1_fu_72(1),
      I2 => y_1_fu_72(0),
      I3 => y_1_fu_72(3),
      I4 => y_1_fu_72(4),
      I5 => y_1_fu_72(5),
      O => \y_2_reg_457[10]_i_2_n_5\
    );
\y_2_reg_457[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_1_fu_72(0),
      I1 => y_1_fu_72(1),
      O => y_2_fu_268_p2(1)
    );
\y_2_reg_457[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => y_1_fu_72(0),
      I1 => y_1_fu_72(1),
      I2 => y_1_fu_72(2),
      O => y_2_fu_268_p2(2)
    );
\y_2_reg_457[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => y_1_fu_72(2),
      I1 => y_1_fu_72(1),
      I2 => y_1_fu_72(0),
      I3 => y_1_fu_72(3),
      O => y_2_fu_268_p2(3)
    );
\y_2_reg_457[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => y_1_fu_72(3),
      I1 => y_1_fu_72(0),
      I2 => y_1_fu_72(1),
      I3 => y_1_fu_72(2),
      I4 => y_1_fu_72(4),
      O => y_2_fu_268_p2(4)
    );
\y_2_reg_457[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => y_1_fu_72(2),
      I1 => y_1_fu_72(1),
      I2 => y_1_fu_72(0),
      I3 => y_1_fu_72(3),
      I4 => y_1_fu_72(4),
      I5 => y_1_fu_72(5),
      O => y_2_fu_268_p2(5)
    );
\y_2_reg_457[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_2_reg_457[10]_i_2_n_5\,
      I1 => y_1_fu_72(6),
      O => y_2_fu_268_p2(6)
    );
\y_2_reg_457[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \y_2_reg_457[10]_i_2_n_5\,
      I1 => y_1_fu_72(6),
      I2 => y_1_fu_72(7),
      O => y_2_fu_268_p2(7)
    );
\y_2_reg_457[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => y_1_fu_72(7),
      I1 => y_1_fu_72(6),
      I2 => \y_2_reg_457[10]_i_2_n_5\,
      I3 => y_1_fu_72(8),
      O => y_2_fu_268_p2(8)
    );
\y_2_reg_457[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => y_1_fu_72(8),
      I1 => \y_2_reg_457[10]_i_2_n_5\,
      I2 => y_1_fu_72(6),
      I3 => y_1_fu_72(7),
      I4 => y_1_fu_72(9),
      O => y_2_fu_268_p2(9)
    );
\y_2_reg_457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(0),
      Q => y_2_reg_457(0),
      R => '0'
    );
\y_2_reg_457_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(10),
      Q => y_2_reg_457(10),
      R => '0'
    );
\y_2_reg_457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(1),
      Q => y_2_reg_457(1),
      R => '0'
    );
\y_2_reg_457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(2),
      Q => y_2_reg_457(2),
      R => '0'
    );
\y_2_reg_457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(3),
      Q => y_2_reg_457(3),
      R => '0'
    );
\y_2_reg_457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(4),
      Q => y_2_reg_457(4),
      R => '0'
    );
\y_2_reg_457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(5),
      Q => y_2_reg_457(5),
      R => '0'
    );
\y_2_reg_457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(6),
      Q => y_2_reg_457(6),
      R => '0'
    );
\y_2_reg_457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(7),
      Q => y_2_reg_457(7),
      R => '0'
    );
\y_2_reg_457_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(8),
      Q => y_2_reg_457(8),
      R => '0'
    );
\y_2_reg_457_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_2_fu_268_p2(9),
      Q => y_2_reg_457(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core is
  port (
    or_ln105_2_reg_1131 : out STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter2_reg : out STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter4_reg : out STD_LOGIC;
    or_ln105_2_reg_1131_pp0_iter6_reg : out STD_LOGIC;
    v_csc_core_U0_HwReg_width_c15_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_fu_124_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v_csc_core_U0_ap_ready : out STD_LOGIC;
    \y_fu_124_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    internal_full_n_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter9_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_reg_reg_7 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \or_ln105_1_reg_1111[0]_i_2_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \icmp_ln104_1_fu_397_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    stream_in_hresampled_empty_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    \cmp20_not_reg_632_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_csc_core_U0_ap_start : in STD_LOGIC;
    HwReg_height_c19_full_n : in STD_LOGIC;
    HwReg_width_c15_full_n : in STD_LOGIC;
    HwReg_width_c16_empty_n : in STD_LOGIC;
    HwReg_height_c20_empty_n : in STD_LOGIC;
    \cmp20_not_reg_632_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    v_hcresampler_core_1_U0_stream_csc_read : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln89_reg_614_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln89_reg_614_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_addr : in STD_LOGIC;
    \add_ln89_reg_614_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \min_val_reg_1334_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln89_1_reg_619_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \add_ln89_1_reg_619_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    shiftReg_addr_2 : in STD_LOGIC;
    \add_ln89_1_reg_619_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln89_1_fu_403_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln89_1_reg_619 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln89_1_reg_619[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln89_1_reg_619[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_1_reg_619[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_1_reg_619[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_1_reg_619[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_1_reg_619[7]_i_2_n_5\ : STD_LOGIC;
  signal add_ln89_fu_393_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln89_reg_614 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln89_reg_614[11]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln89_reg_614[3]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_reg_614[4]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_reg_614[5]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_reg_614[6]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln89_reg_614[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cmp17_not_reg_627 : STD_LOGIC;
  signal \cmp17_not_reg_627[0]_i_1_n_5\ : STD_LOGIC;
  signal cmp20_not_fu_431_p2 : STD_LOGIC;
  signal cmp20_not_reg_632 : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_1_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp20_not_reg_632_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp20_not_reg_632_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp20_not_reg_632_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_632_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cmp20_not_reg_632_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cmp20_not_reg_632_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_11 : STD_LOGIC;
  signal \^v_csc_core_u0_hwreg_width_c15_write\ : STD_LOGIC;
  signal y_fu_1240 : STD_LOGIC;
  signal \y_fu_124[0]_i_5_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \y_fu_124_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \^y_fu_124_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_124_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_124_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^y_fu_124_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp20_not_reg_632_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp20_not_reg_632_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_fu_124_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln89_1_reg_619[11]_i_3\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \add_ln89_1_reg_619[7]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \add_ln89_reg_614[11]_i_3\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \add_ln89_reg_614[7]_i_1\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair648";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \cmp17_not_reg_627[0]_i_1\ : label is "soft_lutpair647";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp20_not_reg_632_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cmp20_not_reg_632_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__41\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair647";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[8]_i_1\ : label is 11;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  v_csc_core_U0_HwReg_width_c15_write <= \^v_csc_core_u0_hwreg_width_c15_write\;
  \y_fu_124_reg[11]_0\(11 downto 0) <= \^y_fu_124_reg[11]_0\(11 downto 0);
  \y_fu_124_reg[9]_0\(0) <= \^y_fu_124_reg[9]_0\(0);
\add_ln89_1_reg_619[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => mOutPtr_1(1),
      I1 => mOutPtr_1(0),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(0),
      I3 => \add_ln89_1_reg_619_reg[11]_1\(0),
      O => add_ln89_1_fu_403_p2(0)
    );
\add_ln89_1_reg_619[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F77FF80808800"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[10]_0\(1),
      I1 => \add_ln89_1_reg_619[11]_i_3_n_5\,
      I2 => \add_ln89_1_reg_619_reg[11]_1\(9),
      I3 => \add_ln89_1_reg_619_reg[11]_0\(9),
      I4 => shiftReg_addr_2,
      I5 => \add_ln89_1_reg_619_reg[10]_0\(3),
      O => add_ln89_1_fu_403_p2(10)
    );
\add_ln89_1_reg_619[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr_2,
      I1 => \add_ln89_1_reg_619_reg[11]_0\(10),
      I2 => \add_ln89_1_reg_619_reg[11]_1\(10),
      I3 => \add_ln89_1_reg_619_reg[10]_0\(1),
      I4 => \add_ln89_1_reg_619[11]_i_3_n_5\,
      I5 => \add_ln89_1_reg_619_reg[10]_0\(2),
      O => add_ln89_1_fu_403_p2(11)
    );
\add_ln89_1_reg_619[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B00000"
    )
        port map (
      I0 => mOutPtr_1(1),
      I1 => mOutPtr_1(0),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(7),
      I3 => \add_ln89_1_reg_619_reg[11]_1\(7),
      I4 => \add_ln89_1_reg_619[7]_i_2_n_5\,
      O => \add_ln89_1_reg_619[11]_i_3_n_5\
    );
\add_ln89_1_reg_619[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[11]_0\(0),
      I1 => \add_ln89_1_reg_619_reg[11]_1\(0),
      I2 => mOutPtr_1(1),
      I3 => mOutPtr_1(0),
      I4 => \add_ln89_1_reg_619_reg[11]_0\(1),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(1),
      O => add_ln89_1_fu_403_p2(1)
    );
\add_ln89_1_reg_619[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[10]_0\(0),
      I1 => \add_ln89_1_reg_619_reg[11]_1\(1),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(1),
      I3 => shiftReg_addr_2,
      I4 => \add_ln89_1_reg_619_reg[11]_0\(2),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(2),
      O => add_ln89_1_fu_403_p2(2)
    );
\add_ln89_1_reg_619[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_1_reg_619[3]_i_2_n_5\,
      I1 => \add_ln89_1_reg_619_reg[11]_1\(2),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(2),
      I3 => shiftReg_addr_2,
      I4 => \add_ln89_1_reg_619_reg[11]_0\(3),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(3),
      O => add_ln89_1_fu_403_p2(3)
    );
\add_ln89_1_reg_619[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAA0C00A0AA0000"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[11]_0\(1),
      I1 => \add_ln89_1_reg_619_reg[11]_1\(1),
      I2 => mOutPtr_1(1),
      I3 => mOutPtr_1(0),
      I4 => \add_ln89_1_reg_619_reg[11]_0\(0),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(0),
      O => \add_ln89_1_reg_619[3]_i_2_n_5\
    );
\add_ln89_1_reg_619[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_1_reg_619[4]_i_2_n_5\,
      I1 => \add_ln89_1_reg_619_reg[11]_1\(3),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(3),
      I3 => shiftReg_addr_2,
      I4 => \add_ln89_1_reg_619_reg[11]_0\(4),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(4),
      O => add_ln89_1_fu_403_p2(4)
    );
\add_ln89_1_reg_619[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[11]_0\(2),
      I1 => \add_ln89_1_reg_619_reg[11]_1\(2),
      I2 => \add_ln89_1_reg_619_reg[10]_0\(0),
      I3 => \add_ln89_1_reg_619_reg[11]_1\(1),
      I4 => \add_ln89_1_reg_619_reg[11]_0\(1),
      I5 => shiftReg_addr_2,
      O => \add_ln89_1_reg_619[4]_i_2_n_5\
    );
\add_ln89_1_reg_619[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_1_reg_619[5]_i_2_n_5\,
      I1 => \add_ln89_1_reg_619_reg[11]_1\(4),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(4),
      I3 => shiftReg_addr_2,
      I4 => \add_ln89_1_reg_619_reg[11]_0\(5),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(5),
      O => add_ln89_1_fu_403_p2(5)
    );
\add_ln89_1_reg_619[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[11]_0\(3),
      I1 => \add_ln89_1_reg_619_reg[11]_1\(3),
      I2 => \add_ln89_1_reg_619[3]_i_2_n_5\,
      I3 => \add_ln89_1_reg_619_reg[11]_1\(2),
      I4 => \add_ln89_1_reg_619_reg[11]_0\(2),
      I5 => shiftReg_addr_2,
      O => \add_ln89_1_reg_619[5]_i_2_n_5\
    );
\add_ln89_1_reg_619[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_1_reg_619[6]_i_2_n_5\,
      I1 => \add_ln89_1_reg_619_reg[11]_1\(5),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(5),
      I3 => shiftReg_addr_2,
      I4 => \add_ln89_1_reg_619_reg[11]_0\(6),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(6),
      O => add_ln89_1_fu_403_p2(6)
    );
\add_ln89_1_reg_619[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[11]_0\(4),
      I1 => \add_ln89_1_reg_619_reg[11]_1\(4),
      I2 => \add_ln89_1_reg_619[4]_i_2_n_5\,
      I3 => \add_ln89_1_reg_619_reg[11]_1\(3),
      I4 => \add_ln89_1_reg_619_reg[11]_0\(3),
      I5 => shiftReg_addr_2,
      O => \add_ln89_1_reg_619[6]_i_2_n_5\
    );
\add_ln89_1_reg_619[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559A65AA"
    )
        port map (
      I0 => \add_ln89_1_reg_619[7]_i_2_n_5\,
      I1 => mOutPtr_1(1),
      I2 => mOutPtr_1(0),
      I3 => \add_ln89_1_reg_619_reg[11]_0\(7),
      I4 => \add_ln89_1_reg_619_reg[11]_1\(7),
      O => add_ln89_1_fu_403_p2(7)
    );
\add_ln89_1_reg_619[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_1_reg_619_reg[11]_0\(6),
      I1 => \add_ln89_1_reg_619_reg[11]_1\(6),
      I2 => \add_ln89_1_reg_619[6]_i_2_n_5\,
      I3 => \add_ln89_1_reg_619_reg[11]_1\(5),
      I4 => \add_ln89_1_reg_619_reg[11]_0\(5),
      I5 => shiftReg_addr_2,
      O => \add_ln89_1_reg_619[7]_i_2_n_5\
    );
\add_ln89_1_reg_619[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559A65AA"
    )
        port map (
      I0 => \add_ln89_1_reg_619[11]_i_3_n_5\,
      I1 => mOutPtr_1(1),
      I2 => mOutPtr_1(0),
      I3 => \add_ln89_1_reg_619_reg[11]_0\(8),
      I4 => \add_ln89_1_reg_619_reg[11]_1\(8),
      O => add_ln89_1_fu_403_p2(8)
    );
\add_ln89_1_reg_619[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_1_reg_619[11]_i_3_n_5\,
      I1 => \add_ln89_1_reg_619_reg[11]_1\(8),
      I2 => \add_ln89_1_reg_619_reg[11]_0\(8),
      I3 => shiftReg_addr_2,
      I4 => \add_ln89_1_reg_619_reg[11]_0\(9),
      I5 => \add_ln89_1_reg_619_reg[11]_1\(9),
      O => add_ln89_1_fu_403_p2(9)
    );
\add_ln89_1_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(0),
      Q => add_ln89_1_reg_619(0),
      R => '0'
    );
\add_ln89_1_reg_619_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(10),
      Q => add_ln89_1_reg_619(10),
      R => '0'
    );
\add_ln89_1_reg_619_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(11),
      Q => add_ln89_1_reg_619(11),
      R => '0'
    );
\add_ln89_1_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(1),
      Q => add_ln89_1_reg_619(1),
      R => '0'
    );
\add_ln89_1_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(2),
      Q => add_ln89_1_reg_619(2),
      R => '0'
    );
\add_ln89_1_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(3),
      Q => add_ln89_1_reg_619(3),
      R => '0'
    );
\add_ln89_1_reg_619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(4),
      Q => add_ln89_1_reg_619(4),
      R => '0'
    );
\add_ln89_1_reg_619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(5),
      Q => add_ln89_1_reg_619(5),
      R => '0'
    );
\add_ln89_1_reg_619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(6),
      Q => add_ln89_1_reg_619(6),
      R => '0'
    );
\add_ln89_1_reg_619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(7),
      Q => add_ln89_1_reg_619(7),
      R => '0'
    );
\add_ln89_1_reg_619_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(8),
      Q => add_ln89_1_reg_619(8),
      R => '0'
    );
\add_ln89_1_reg_619_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_1_fu_403_p2(9),
      Q => add_ln89_1_reg_619(9),
      R => '0'
    );
\add_ln89_reg_614[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \add_ln89_reg_614_reg[11]_0\(0),
      I3 => \add_ln89_reg_614_reg[11]_1\(0),
      O => add_ln89_fu_393_p2(0)
    );
\add_ln89_reg_614[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F77FF80808800"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[10]_0\(1),
      I1 => \add_ln89_reg_614[11]_i_3_n_5\,
      I2 => \add_ln89_reg_614_reg[11]_1\(9),
      I3 => \add_ln89_reg_614_reg[11]_0\(9),
      I4 => shiftReg_addr,
      I5 => \add_ln89_reg_614_reg[10]_0\(3),
      O => add_ln89_fu_393_p2(10)
    );
\add_ln89_reg_614[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \add_ln89_reg_614_reg[11]_0\(10),
      I2 => \add_ln89_reg_614_reg[11]_1\(10),
      I3 => \add_ln89_reg_614_reg[10]_0\(1),
      I4 => \add_ln89_reg_614[11]_i_3_n_5\,
      I5 => \add_ln89_reg_614_reg[10]_0\(2),
      O => add_ln89_fu_393_p2(11)
    );
\add_ln89_reg_614[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B00000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \add_ln89_reg_614_reg[11]_0\(7),
      I3 => \add_ln89_reg_614_reg[11]_1\(7),
      I4 => \add_ln89_reg_614[7]_i_2_n_5\,
      O => \add_ln89_reg_614[11]_i_3_n_5\
    );
\add_ln89_reg_614[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[11]_0\(0),
      I1 => \add_ln89_reg_614_reg[11]_1\(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \add_ln89_reg_614_reg[11]_0\(1),
      I5 => \add_ln89_reg_614_reg[11]_1\(1),
      O => add_ln89_fu_393_p2(1)
    );
\add_ln89_reg_614[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[10]_0\(0),
      I1 => \add_ln89_reg_614_reg[11]_1\(1),
      I2 => \add_ln89_reg_614_reg[11]_0\(1),
      I3 => shiftReg_addr,
      I4 => \add_ln89_reg_614_reg[11]_0\(2),
      I5 => \add_ln89_reg_614_reg[11]_1\(2),
      O => add_ln89_fu_393_p2(2)
    );
\add_ln89_reg_614[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_reg_614[3]_i_2_n_5\,
      I1 => \add_ln89_reg_614_reg[11]_1\(2),
      I2 => \add_ln89_reg_614_reg[11]_0\(2),
      I3 => shiftReg_addr,
      I4 => \add_ln89_reg_614_reg[11]_0\(3),
      I5 => \add_ln89_reg_614_reg[11]_1\(3),
      O => add_ln89_fu_393_p2(3)
    );
\add_ln89_reg_614[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAA0C00A0AA0000"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[11]_0\(1),
      I1 => \add_ln89_reg_614_reg[11]_1\(1),
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      I4 => \add_ln89_reg_614_reg[11]_0\(0),
      I5 => \add_ln89_reg_614_reg[11]_1\(0),
      O => \add_ln89_reg_614[3]_i_2_n_5\
    );
\add_ln89_reg_614[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_reg_614[4]_i_2_n_5\,
      I1 => \add_ln89_reg_614_reg[11]_1\(3),
      I2 => \add_ln89_reg_614_reg[11]_0\(3),
      I3 => shiftReg_addr,
      I4 => \add_ln89_reg_614_reg[11]_0\(4),
      I5 => \add_ln89_reg_614_reg[11]_1\(4),
      O => add_ln89_fu_393_p2(4)
    );
\add_ln89_reg_614[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[11]_0\(2),
      I1 => \add_ln89_reg_614_reg[11]_1\(2),
      I2 => \add_ln89_reg_614_reg[10]_0\(0),
      I3 => \add_ln89_reg_614_reg[11]_1\(1),
      I4 => \add_ln89_reg_614_reg[11]_0\(1),
      I5 => shiftReg_addr,
      O => \add_ln89_reg_614[4]_i_2_n_5\
    );
\add_ln89_reg_614[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_reg_614[5]_i_2_n_5\,
      I1 => \add_ln89_reg_614_reg[11]_1\(4),
      I2 => \add_ln89_reg_614_reg[11]_0\(4),
      I3 => shiftReg_addr,
      I4 => \add_ln89_reg_614_reg[11]_0\(5),
      I5 => \add_ln89_reg_614_reg[11]_1\(5),
      O => add_ln89_fu_393_p2(5)
    );
\add_ln89_reg_614[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[11]_0\(3),
      I1 => \add_ln89_reg_614_reg[11]_1\(3),
      I2 => \add_ln89_reg_614[3]_i_2_n_5\,
      I3 => \add_ln89_reg_614_reg[11]_1\(2),
      I4 => \add_ln89_reg_614_reg[11]_0\(2),
      I5 => shiftReg_addr,
      O => \add_ln89_reg_614[5]_i_2_n_5\
    );
\add_ln89_reg_614[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_reg_614[6]_i_2_n_5\,
      I1 => \add_ln89_reg_614_reg[11]_1\(5),
      I2 => \add_ln89_reg_614_reg[11]_0\(5),
      I3 => shiftReg_addr,
      I4 => \add_ln89_reg_614_reg[11]_0\(6),
      I5 => \add_ln89_reg_614_reg[11]_1\(6),
      O => add_ln89_fu_393_p2(6)
    );
\add_ln89_reg_614[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[11]_0\(4),
      I1 => \add_ln89_reg_614_reg[11]_1\(4),
      I2 => \add_ln89_reg_614[4]_i_2_n_5\,
      I3 => \add_ln89_reg_614_reg[11]_1\(3),
      I4 => \add_ln89_reg_614_reg[11]_0\(3),
      I5 => shiftReg_addr,
      O => \add_ln89_reg_614[6]_i_2_n_5\
    );
\add_ln89_reg_614[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559A65AA"
    )
        port map (
      I0 => \add_ln89_reg_614[7]_i_2_n_5\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \add_ln89_reg_614_reg[11]_0\(7),
      I4 => \add_ln89_reg_614_reg[11]_1\(7),
      O => add_ln89_fu_393_p2(7)
    );
\add_ln89_reg_614[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \add_ln89_reg_614_reg[11]_0\(6),
      I1 => \add_ln89_reg_614_reg[11]_1\(6),
      I2 => \add_ln89_reg_614[6]_i_2_n_5\,
      I3 => \add_ln89_reg_614_reg[11]_1\(5),
      I4 => \add_ln89_reg_614_reg[11]_0\(5),
      I5 => shiftReg_addr,
      O => \add_ln89_reg_614[7]_i_2_n_5\
    );
\add_ln89_reg_614[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"559A65AA"
    )
        port map (
      I0 => \add_ln89_reg_614[11]_i_3_n_5\,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => \add_ln89_reg_614_reg[11]_0\(8),
      I4 => \add_ln89_reg_614_reg[11]_1\(8),
      O => add_ln89_fu_393_p2(8)
    );
\add_ln89_reg_614[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \add_ln89_reg_614[11]_i_3_n_5\,
      I1 => \add_ln89_reg_614_reg[11]_1\(8),
      I2 => \add_ln89_reg_614_reg[11]_0\(8),
      I3 => shiftReg_addr,
      I4 => \add_ln89_reg_614_reg[11]_0\(9),
      I5 => \add_ln89_reg_614_reg[11]_1\(9),
      O => add_ln89_fu_393_p2(9)
    );
\add_ln89_reg_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(0),
      Q => add_ln89_reg_614(0),
      R => '0'
    );
\add_ln89_reg_614_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(10),
      Q => add_ln89_reg_614(10),
      R => '0'
    );
\add_ln89_reg_614_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(11),
      Q => add_ln89_reg_614(11),
      R => '0'
    );
\add_ln89_reg_614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(1),
      Q => add_ln89_reg_614(1),
      R => '0'
    );
\add_ln89_reg_614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(2),
      Q => add_ln89_reg_614(2),
      R => '0'
    );
\add_ln89_reg_614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(3),
      Q => add_ln89_reg_614(3),
      R => '0'
    );
\add_ln89_reg_614_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(4),
      Q => add_ln89_reg_614(4),
      R => '0'
    );
\add_ln89_reg_614_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(5),
      Q => add_ln89_reg_614(5),
      R => '0'
    );
\add_ln89_reg_614_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(6),
      Q => add_ln89_reg_614(6),
      R => '0'
    );
\add_ln89_reg_614_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(7),
      Q => add_ln89_reg_614(7),
      R => '0'
    );
\add_ln89_reg_614_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(8),
      Q => add_ln89_reg_614(8),
      R => '0'
    );
\add_ln89_reg_614_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln89_fu_393_p2(9),
      Q => add_ln89_reg_614(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^v_csc_core_u0_hwreg_width_c15_write\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^y_fu_124_reg[9]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^y_fu_124_reg[9]_0\(0),
      I1 => \^q\(1),
      O => \ap_CS_fsm[2]_i_1__3_n_5\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(9),
      I1 => add_ln89_1_reg_619(9),
      I2 => add_ln89_1_reg_619(11),
      I3 => \^y_fu_124_reg[11]_0\(11),
      I4 => add_ln89_1_reg_619(10),
      I5 => \^y_fu_124_reg[11]_0\(10),
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(6),
      I1 => add_ln89_1_reg_619(6),
      I2 => add_ln89_1_reg_619(8),
      I3 => \^y_fu_124_reg[11]_0\(8),
      I4 => add_ln89_1_reg_619(7),
      I5 => \^y_fu_124_reg[11]_0\(7),
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(3),
      I1 => add_ln89_1_reg_619(3),
      I2 => add_ln89_1_reg_619(5),
      I3 => \^y_fu_124_reg[11]_0\(5),
      I4 => add_ln89_1_reg_619(4),
      I5 => \^y_fu_124_reg[11]_0\(4),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(0),
      I1 => add_ln89_1_reg_619(0),
      I2 => add_ln89_1_reg_619(2),
      I3 => \^y_fu_124_reg[11]_0\(2),
      I4 => add_ln89_1_reg_619(1),
      I5 => \^y_fu_124_reg[11]_0\(1),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__3_n_5\,
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^y_fu_124_reg[9]_0\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_6\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_7\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_8\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_3_n_5\,
      S(2) => \ap_CS_fsm[2]_i_4_n_5\,
      S(1) => \ap_CS_fsm[2]_i_5_n_5\,
      S(0) => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\cmp17_not_reg_627[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(1),
      I2 => \^y_fu_124_reg[9]_0\(0),
      I3 => cmp17_not_reg_627,
      O => \cmp17_not_reg_627[0]_i_1_n_5\
    );
\cmp17_not_reg_627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp17_not_reg_627[0]_i_1_n_5\,
      Q => cmp17_not_reg_627,
      R => '0'
    );
\cmp20_not_reg_632[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => cmp20_not_fu_431_p2,
      I1 => \^q\(1),
      I2 => \^y_fu_124_reg[9]_0\(0),
      I3 => cmp20_not_reg_632,
      O => \cmp20_not_reg_632[0]_i_1_n_5\
    );
\cmp20_not_reg_632[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(6),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(6),
      I2 => \cmp20_not_reg_632_reg[0]_i_2_0\(7),
      I3 => \^y_fu_124_reg[11]_0\(7),
      O => \cmp20_not_reg_632[0]_i_10_n_5\
    );
\cmp20_not_reg_632[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(4),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(4),
      I2 => \cmp20_not_reg_632_reg[0]_i_2_0\(5),
      I3 => \^y_fu_124_reg[11]_0\(5),
      O => \cmp20_not_reg_632[0]_i_11_n_5\
    );
\cmp20_not_reg_632[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(2),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(2),
      I2 => \cmp20_not_reg_632_reg[0]_i_2_0\(3),
      I3 => \^y_fu_124_reg[11]_0\(3),
      O => \cmp20_not_reg_632[0]_i_12_n_5\
    );
\cmp20_not_reg_632[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(0),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(0),
      I2 => \cmp20_not_reg_632_reg[0]_i_2_0\(1),
      I3 => \^y_fu_124_reg[11]_0\(1),
      O => \cmp20_not_reg_632[0]_i_13_n_5\
    );
\cmp20_not_reg_632[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(6),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(6),
      I2 => \^y_fu_124_reg[11]_0\(7),
      I3 => \cmp20_not_reg_632_reg[0]_i_2_0\(7),
      O => \cmp20_not_reg_632[0]_i_14_n_5\
    );
\cmp20_not_reg_632[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(4),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(4),
      I2 => \^y_fu_124_reg[11]_0\(5),
      I3 => \cmp20_not_reg_632_reg[0]_i_2_0\(5),
      O => \cmp20_not_reg_632[0]_i_15_n_5\
    );
\cmp20_not_reg_632[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(2),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(2),
      I2 => \^y_fu_124_reg[11]_0\(3),
      I3 => \cmp20_not_reg_632_reg[0]_i_2_0\(3),
      O => \cmp20_not_reg_632[0]_i_16_n_5\
    );
\cmp20_not_reg_632[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(0),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(0),
      I2 => \^y_fu_124_reg[11]_0\(1),
      I3 => \cmp20_not_reg_632_reg[0]_i_2_0\(1),
      O => \cmp20_not_reg_632[0]_i_17_n_5\
    );
\cmp20_not_reg_632[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(10),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(10),
      I2 => \cmp20_not_reg_632_reg[0]_i_2_0\(11),
      I3 => \^y_fu_124_reg[11]_0\(11),
      O => \cmp20_not_reg_632[0]_i_4_n_5\
    );
\cmp20_not_reg_632[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(8),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(8),
      I2 => \cmp20_not_reg_632_reg[0]_i_2_0\(9),
      I3 => \^y_fu_124_reg[11]_0\(9),
      O => \cmp20_not_reg_632[0]_i_5_n_5\
    );
\cmp20_not_reg_632[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(10),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(10),
      I2 => \^y_fu_124_reg[11]_0\(11),
      I3 => \cmp20_not_reg_632_reg[0]_i_2_0\(11),
      O => \cmp20_not_reg_632[0]_i_8_n_5\
    );
\cmp20_not_reg_632[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(8),
      I1 => \cmp20_not_reg_632_reg[0]_i_2_0\(8),
      I2 => \^y_fu_124_reg[11]_0\(9),
      I3 => \cmp20_not_reg_632_reg[0]_i_2_0\(9),
      O => \cmp20_not_reg_632[0]_i_9_n_5\
    );
\cmp20_not_reg_632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp20_not_reg_632[0]_i_1_n_5\,
      Q => cmp20_not_reg_632,
      R => '0'
    );
\cmp20_not_reg_632_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp20_not_reg_632_reg[0]_i_3_n_5\,
      CO(3) => cmp20_not_fu_431_p2,
      CO(2) => \cmp20_not_reg_632_reg[0]_i_2_n_6\,
      CO(1) => \cmp20_not_reg_632_reg[0]_i_2_n_7\,
      CO(0) => \cmp20_not_reg_632_reg[0]_i_2_n_8\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \cmp20_not_reg_632[0]_i_4_n_5\,
      DI(0) => \cmp20_not_reg_632[0]_i_5_n_5\,
      O(3 downto 0) => \NLW_cmp20_not_reg_632_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \cmp20_not_reg_632_reg[0]_0\(1 downto 0),
      S(1) => \cmp20_not_reg_632[0]_i_8_n_5\,
      S(0) => \cmp20_not_reg_632[0]_i_9_n_5\
    );
\cmp20_not_reg_632_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp20_not_reg_632_reg[0]_i_3_n_5\,
      CO(2) => \cmp20_not_reg_632_reg[0]_i_3_n_6\,
      CO(1) => \cmp20_not_reg_632_reg[0]_i_3_n_7\,
      CO(0) => \cmp20_not_reg_632_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3) => \cmp20_not_reg_632[0]_i_10_n_5\,
      DI(2) => \cmp20_not_reg_632[0]_i_11_n_5\,
      DI(1) => \cmp20_not_reg_632[0]_i_12_n_5\,
      DI(0) => \cmp20_not_reg_632[0]_i_13_n_5\,
      O(3 downto 0) => \NLW_cmp20_not_reg_632_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cmp20_not_reg_632[0]_i_14_n_5\,
      S(2) => \cmp20_not_reg_632[0]_i_15_n_5\,
      S(1) => \cmp20_not_reg_632[0]_i_16_n_5\,
      S(0) => \cmp20_not_reg_632[0]_i_17_n_5\
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      C(9 downto 0) => C(9 downto 0),
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      DI(1 downto 0) => DI(1 downto 0),
      E(0) => E(0),
      Q(11 downto 0) => add_ln89_reg_614(11 downto 0),
      S(1 downto 0) => S(1 downto 0),
      SS(0) => SS(0),
      \ap_CS_fsm_reg[1]\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[1]\(0) => \^q\(0),
      \ap_CS_fsm_reg[1]_0\ => \^v_csc_core_u0_hwreg_width_c15_write\,
      \ap_CS_fsm_reg[2]\ => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_11,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter9_reg_0(0) => ap_enable_reg_pp0_iter9_reg(0),
      ap_rst_n => ap_rst_n,
      cmp17_not_reg_627 => cmp17_not_reg_627,
      cmp20_not_reg_632 => cmp20_not_reg_632,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      \icmp_ln104_1_fu_397_p2_carry__0_0\(11 downto 0) => \icmp_ln104_1_fu_397_p2_carry__0\(11 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      internal_empty_n_reg => internal_empty_n_reg,
      internal_full_n => internal_full_n,
      internal_full_n_reg => internal_full_n_reg,
      mOutPtr110_out => mOutPtr110_out,
      mOutPtr110_out_0 => mOutPtr110_out_0,
      \mOutPtr_reg[4]\ => \mOutPtr_reg[4]\,
      \max_val_reg_1326_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \min_val_reg_1334_reg[7]_0\(7 downto 0) => \min_val_reg_1334_reg[7]\(7 downto 0),
      \or_ln105_1_reg_1111[0]_i_2\(12 downto 0) => \or_ln105_1_reg_1111[0]_i_2\(12 downto 0),
      \or_ln105_1_reg_1111[0]_i_2_0\(1 downto 0) => \or_ln105_1_reg_1111[0]_i_2_0\(1 downto 0),
      \or_ln105_1_reg_1111[0]_i_2_1\(1 downto 0) => \or_ln105_1_reg_1111[0]_i_2_1\(1 downto 0),
      \or_ln105_1_reg_1111[0]_i_2_2\(1 downto 0) => \or_ln105_1_reg_1111[0]_i_2_2\(1 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      or_ln105_2_reg_1131_pp0_iter6_reg => or_ln105_2_reg_1131_pp0_iter6_reg,
      \out\(23 downto 0) => \out\(23 downto 0),
      p_reg_reg(15 downto 0) => p_reg_reg(15 downto 0),
      p_reg_reg_0(15 downto 0) => p_reg_reg_0(15 downto 0),
      p_reg_reg_1(15 downto 0) => p_reg_reg_1(15 downto 0),
      p_reg_reg_2(15 downto 0) => p_reg_reg_2(15 downto 0),
      p_reg_reg_3(9 downto 0) => p_reg_reg_3(9 downto 0),
      p_reg_reg_4(15 downto 0) => p_reg_reg_4(15 downto 0),
      p_reg_reg_5(15 downto 0) => p_reg_reg_5(15 downto 0),
      p_reg_reg_6(15 downto 0) => p_reg_reg_6(15 downto 0),
      p_reg_reg_7(9 downto 0) => p_reg_reg_7(9 downto 0),
      shiftReg_ce => shiftReg_ce,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      v_hcresampler_core_1_U0_stream_csc_read => v_hcresampler_core_1_U0_stream_csc_read
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_11,
      Q => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      R => SS(0)
    );
\internal_empty_n_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^v_csc_core_u0_hwreg_width_c15_write\,
      I1 => HwReg_width_c15_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^v_csc_core_u0_hwreg_width_c15_write\,
      I1 => HwReg_height_c19_full_n,
      O => internal_full_n_reg_1
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^y_fu_124_reg[9]_0\(0),
      O => v_csc_core_U0_ap_ready
    );
\y_fu_124[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_csc_core_U0_ap_start,
      I2 => HwReg_height_c19_full_n,
      I3 => HwReg_width_c15_full_n,
      I4 => HwReg_width_c16_empty_n,
      I5 => HwReg_height_c20_empty_n,
      O => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^y_fu_124_reg[9]_0\(0),
      O => y_fu_1240
    );
\y_fu_124[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_124_reg[11]_0\(0),
      O => \y_fu_124[0]_i_5_n_5\
    );
\y_fu_124_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[0]_i_3_n_12\,
      Q => \^y_fu_124_reg[11]_0\(0),
      S => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_fu_124_reg[0]_i_3_n_5\,
      CO(2) => \y_fu_124_reg[0]_i_3_n_6\,
      CO(1) => \y_fu_124_reg[0]_i_3_n_7\,
      CO(0) => \y_fu_124_reg[0]_i_3_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \y_fu_124_reg[0]_i_3_n_9\,
      O(2) => \y_fu_124_reg[0]_i_3_n_10\,
      O(1) => \y_fu_124_reg[0]_i_3_n_11\,
      O(0) => \y_fu_124_reg[0]_i_3_n_12\,
      S(3 downto 1) => \^y_fu_124_reg[11]_0\(3 downto 1),
      S(0) => \y_fu_124[0]_i_5_n_5\
    );
\y_fu_124_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[8]_i_1_n_10\,
      Q => \^y_fu_124_reg[11]_0\(10),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[8]_i_1_n_9\,
      Q => \^y_fu_124_reg[11]_0\(11),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[0]_i_3_n_11\,
      Q => \^y_fu_124_reg[11]_0\(1),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[0]_i_3_n_10\,
      Q => \^y_fu_124_reg[11]_0\(2),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[0]_i_3_n_9\,
      Q => \^y_fu_124_reg[11]_0\(3),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[4]_i_1_n_12\,
      Q => \^y_fu_124_reg[11]_0\(4),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_124_reg[0]_i_3_n_5\,
      CO(3) => \y_fu_124_reg[4]_i_1_n_5\,
      CO(2) => \y_fu_124_reg[4]_i_1_n_6\,
      CO(1) => \y_fu_124_reg[4]_i_1_n_7\,
      CO(0) => \y_fu_124_reg[4]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_124_reg[4]_i_1_n_9\,
      O(2) => \y_fu_124_reg[4]_i_1_n_10\,
      O(1) => \y_fu_124_reg[4]_i_1_n_11\,
      O(0) => \y_fu_124_reg[4]_i_1_n_12\,
      S(3 downto 0) => \^y_fu_124_reg[11]_0\(7 downto 4)
    );
\y_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[4]_i_1_n_11\,
      Q => \^y_fu_124_reg[11]_0\(5),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[4]_i_1_n_10\,
      Q => \^y_fu_124_reg[11]_0\(6),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[4]_i_1_n_9\,
      Q => \^y_fu_124_reg[11]_0\(7),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[8]_i_1_n_12\,
      Q => \^y_fu_124_reg[11]_0\(8),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
\y_fu_124_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_fu_124_reg[4]_i_1_n_5\,
      CO(3) => \NLW_y_fu_124_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \y_fu_124_reg[8]_i_1_n_6\,
      CO(1) => \y_fu_124_reg[8]_i_1_n_7\,
      CO(0) => \y_fu_124_reg[8]_i_1_n_8\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \y_fu_124_reg[8]_i_1_n_9\,
      O(2) => \y_fu_124_reg[8]_i_1_n_10\,
      O(1) => \y_fu_124_reg[8]_i_1_n_11\,
      O(0) => \y_fu_124_reg[8]_i_1_n_12\,
      S(3 downto 0) => \^y_fu_124_reg[11]_0\(11 downto 8)
    );
\y_fu_124_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_fu_1240,
      D => \y_fu_124_reg[8]_i_1_n_11\,
      Q => \^y_fu_124_reg[11]_0\(9),
      R => \^v_csc_core_u0_hwreg_width_c15_write\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc : entity is 9;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXIvideo2MultiPixStream_U0_HwReg_width_c17_write : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_38 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_41 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_42 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_6 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_9 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_stream_in_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal BOffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal BOffset_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_done : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_ready : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_15 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_16 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_17 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_19 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_24 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_25 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_26 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_27 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_28 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_29 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_30 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_31 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_33 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_34 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_35 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_36 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Block_entry3_proc_U0_ap_return_37 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Block_entry3_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_start : STD_LOGIC;
  signal C : STD_LOGIC_VECTOR ( 21 downto 12 );
  signal CTRL_s_axi_U_n_76 : STD_LOGIC;
  signal CTRL_s_axi_U_n_78 : STD_LOGIC;
  signal ClampMin : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClampMin_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClipMax : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClipMax_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColEnd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ColStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal GOffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal GOffset_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_BOffset_2_V_channel_U_n_5 : STD_LOGIC;
  signal HwReg_BOffset_2_V_channel_U_n_7 : STD_LOGIC;
  signal HwReg_BOffset_2_V_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_BOffset_2_V_channel_empty_n : STD_LOGIC;
  signal HwReg_BOffset_2_V_channel_full_n : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_10 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_11 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_12 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_13 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_14 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_15 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_16 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_17 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_18 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_5 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_6 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_U_n_9 : STD_LOGIC;
  signal HwReg_BOffset_V_channel_full_n : STD_LOGIC;
  signal HwReg_ClampMin_2_V_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ClampMin_2_V_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClampMin_2_V_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_2_V_channel_full_n : STD_LOGIC;
  signal HwReg_ClampMin_V_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ClampMin_V_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_V_channel_full_n : STD_LOGIC;
  signal HwReg_ClipMax_2_V_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClipMax_2_V_channel_empty_n : STD_LOGIC;
  signal HwReg_ClipMax_2_V_channel_full_n : STD_LOGIC;
  signal HwReg_ClipMax_V_channel_empty_n : STD_LOGIC;
  signal HwReg_ClipMax_V_channel_full_n : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_19 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_20 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_21 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_25 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_26 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_6 : STD_LOGIC;
  signal HwReg_ColEnd_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_ColEnd_channel_empty_n : STD_LOGIC;
  signal HwReg_ColEnd_channel_full_n : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_20 : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_24 : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_25 : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_6 : STD_LOGIC;
  signal HwReg_ColStart_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_ColStart_channel_empty_n : STD_LOGIC;
  signal HwReg_ColStart_channel_full_n : STD_LOGIC;
  signal HwReg_GOffset_2_V_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_GOffset_2_V_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_2_V_channel_full_n : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_10 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_11 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_12 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_13 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_14 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_15 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_16 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_17 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_8 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_U_n_9 : STD_LOGIC;
  signal HwReg_GOffset_V_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_V_channel_full_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_8 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_9 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_empty_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_K11_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K11_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K11_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_2_channel_full_n : STD_LOGIC;
  signal HwReg_K11_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_channel_full_n : STD_LOGIC;
  signal HwReg_K12_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K12_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_2_channel_full_n : STD_LOGIC;
  signal HwReg_K12_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_channel_full_n : STD_LOGIC;
  signal HwReg_K13_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K13_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K13_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K13_2_channel_full_n : STD_LOGIC;
  signal HwReg_K13_channel_empty_n : STD_LOGIC;
  signal HwReg_K13_channel_full_n : STD_LOGIC;
  signal HwReg_K21_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K21_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K21_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_2_channel_full_n : STD_LOGIC;
  signal HwReg_K21_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K21_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_channel_full_n : STD_LOGIC;
  signal HwReg_K22_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K22_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K22_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K22_2_channel_full_n : STD_LOGIC;
  signal HwReg_K22_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K22_channel_empty_n : STD_LOGIC;
  signal HwReg_K22_channel_full_n : STD_LOGIC;
  signal HwReg_K23_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K23_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K23_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_2_channel_full_n : STD_LOGIC;
  signal HwReg_K23_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K23_channel_U_n_6 : STD_LOGIC;
  signal HwReg_K23_channel_full_n : STD_LOGIC;
  signal HwReg_K31_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K31_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K31_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K31_2_channel_full_n : STD_LOGIC;
  signal HwReg_K31_channel_empty_n : STD_LOGIC;
  signal HwReg_K31_channel_full_n : STD_LOGIC;
  signal HwReg_K32_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K32_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_2_channel_full_n : STD_LOGIC;
  signal HwReg_K32_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_24 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K32_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_channel_full_n : STD_LOGIC;
  signal HwReg_K33_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K33_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K33_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K33_2_channel_full_n : STD_LOGIC;
  signal HwReg_K33_channel_empty_n : STD_LOGIC;
  signal HwReg_K33_channel_full_n : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_U_n_7 : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_ROffset_2_V_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ROffset_2_V_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ROffset_2_V_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_ROffset_2_V_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_2_V_channel_full_n : STD_LOGIC;
  signal HwReg_ROffset_V_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ROffset_V_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_V_channel_full_n : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_10 : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_5 : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_6 : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_9 : STD_LOGIC;
  signal HwReg_RowEnd_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_RowEnd_channel_full_n : STD_LOGIC;
  signal HwReg_RowStart_channel_empty_n : STD_LOGIC;
  signal HwReg_RowStart_channel_full_n : STD_LOGIC;
  signal HwReg_height_c19_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c19_empty_n : STD_LOGIC;
  signal HwReg_height_c19_full_n : STD_LOGIC;
  signal HwReg_height_c20_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c20_empty_n : STD_LOGIC;
  signal HwReg_height_c20_full_n : STD_LOGIC;
  signal HwReg_height_c21_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c21_empty_n : STD_LOGIC;
  signal HwReg_height_c21_full_n : STD_LOGIC;
  signal HwReg_height_c22_channel_U_n_18 : STD_LOGIC;
  signal HwReg_height_c22_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c22_channel_empty_n : STD_LOGIC;
  signal HwReg_height_c22_channel_full_n : STD_LOGIC;
  signal HwReg_height_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_height_c_empty_n : STD_LOGIC;
  signal HwReg_height_c_full_n : STD_LOGIC;
  signal HwReg_width_c15_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c15_empty_n : STD_LOGIC;
  signal HwReg_width_c15_full_n : STD_LOGIC;
  signal HwReg_width_c16_U_n_44 : STD_LOGIC;
  signal HwReg_width_c16_U_n_7 : STD_LOGIC;
  signal HwReg_width_c16_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c16_empty_n : STD_LOGIC;
  signal HwReg_width_c16_full_n : STD_LOGIC;
  signal HwReg_width_c17_U_n_19 : STD_LOGIC;
  signal HwReg_width_c17_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c17_empty_n : STD_LOGIC;
  signal HwReg_width_c17_full_n : STD_LOGIC;
  signal HwReg_width_c18_channel_U_n_18 : STD_LOGIC;
  signal HwReg_width_c18_channel_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c18_channel_empty_n : STD_LOGIC;
  signal HwReg_width_c18_channel_full_n : STD_LOGIC;
  signal HwReg_width_c_U_n_19 : STD_LOGIC;
  signal HwReg_width_c_U_n_7 : STD_LOGIC;
  signal HwReg_width_c_dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal HwReg_width_c_empty_n : STD_LOGIC;
  signal HwReg_width_c_full_n : STD_LOGIC;
  signal HwReg_width_read_reg_410 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal HwReg_width_read_reg_429 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal InVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal K11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K11_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K32 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K32_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MultiPixStream2AXIvideo_U0_WidthOut_read : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_12 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_14 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_15 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_17 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_5 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_7 : STD_LOGIC;
  signal OutVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ROffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ROffset_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RowEnd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RowStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[0]_7\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[1]_8\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_18 : STD_LOGIC;
  signal ap_CS_fsm_state1_21 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state3_22 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_10_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_11_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_12_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_13_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_14_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_15_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_16_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_17_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_18_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_19_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_20_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_21_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_22_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_23_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_24_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_25_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_26_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_27_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_28_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_29_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_30_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_31_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_32_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_33_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_34_preg : STD_LOGIC;
  signal ap_return_35_preg : STD_LOGIC;
  signal ap_return_36_preg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_return_37_preg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_5_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_6_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_7_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_8_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_9_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_2_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_2_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_2_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_2_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_2_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_2_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColEnd_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColEnd_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColStart_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColStart_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_2_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_2_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_InVideoFormat_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_2_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_2_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_2_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_V_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_V_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowEnd_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowEnd_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowStart_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowStart_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_height_c22_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_height_c22_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_width_c18_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_width_c18_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ColEnd_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ColStart_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_V_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_RowEnd_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_RowStart_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_height_c22_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_width_c18_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_U_n_11 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_U_n_12 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_U_n_9 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_dout : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_full_n : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_U_n_10 : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_U_n_9 : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_dout : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_full_n : STD_LOGIC;
  signal cmp17_not_fu_426_p2 : STD_LOGIC;
  signal coef11_fu_472_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef13_fu_535_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef21_fu_482_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef23_fu_540_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef31_fu_492_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef33_fu_545_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_block_pp0_stage0_110015\ : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal icmp_ln496_fu_269_p2 : STD_LOGIC;
  signal icmp_ln722_fu_250_p2 : STD_LOGIC;
  signal icmp_ln722_fu_263_p2 : STD_LOGIC;
  signal icmp_ln89_fu_421_p2 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_12 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_0 : STD_LOGIC;
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal mOutPtr110_out_10 : STD_LOGIC;
  signal mOutPtr110_out_11 : STD_LOGIC;
  signal mOutPtr110_out_13 : STD_LOGIC;
  signal mOutPtr110_out_15 : STD_LOGIC;
  signal mOutPtr110_out_17 : STD_LOGIC;
  signal mOutPtr110_out_2 : STD_LOGIC;
  signal mOutPtr110_out_20 : STD_LOGIC;
  signal mOutPtr_9 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal max_val_fu_682_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal min_val_fu_687_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln105_2_reg_1131 : STD_LOGIC;
  signal or_ln105_2_reg_1131_pp0_iter2_reg : STD_LOGIC;
  signal or_ln105_2_reg_1131_pp0_iter4_reg : STD_LOGIC;
  signal or_ln105_2_reg_1131_pp0_iter6_reg : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln720_fu_233_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal shiftReg_addr : STD_LOGIC;
  signal shiftReg_addr_6 : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_14 : STD_LOGIC;
  signal shiftReg_ce_16 : STD_LOGIC;
  signal shiftReg_ce_19 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal stream_csc_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_csc_empty_n : STD_LOGIC;
  signal stream_csc_full_n : STD_LOGIC;
  signal stream_in_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_empty_n : STD_LOGIC;
  signal stream_in_full_n : STD_LOGIC;
  signal stream_in_hresampled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_hresampled_empty_n : STD_LOGIC;
  signal stream_in_hresampled_full_n : STD_LOGIC;
  signal stream_out_hresampled_U_n_10 : STD_LOGIC;
  signal stream_out_hresampled_U_n_11 : STD_LOGIC;
  signal stream_out_hresampled_U_n_12 : STD_LOGIC;
  signal stream_out_hresampled_U_n_13 : STD_LOGIC;
  signal stream_out_hresampled_U_n_14 : STD_LOGIC;
  signal stream_out_hresampled_U_n_7 : STD_LOGIC;
  signal stream_out_hresampled_U_n_8 : STD_LOGIC;
  signal stream_out_hresampled_U_n_9 : STD_LOGIC;
  signal stream_out_hresampled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_out_hresampled_empty_n : STD_LOGIC;
  signal stream_out_hresampled_full_n : STD_LOGIC;
  signal v_csc_core_U0_HwReg_width_c15_write : STD_LOGIC;
  signal v_csc_core_U0_ap_ready : STD_LOGIC;
  signal v_csc_core_U0_ap_start : STD_LOGIC;
  signal v_csc_core_U0_n_26 : STD_LOGIC;
  signal v_csc_core_U0_n_27 : STD_LOGIC;
  signal v_csc_core_U0_n_29 : STD_LOGIC;
  signal v_csc_core_U0_n_30 : STD_LOGIC;
  signal v_csc_core_U0_n_33 : STD_LOGIC;
  signal v_csc_core_U0_n_34 : STD_LOGIC;
  signal v_csc_core_U0_n_35 : STD_LOGIC;
  signal v_csc_core_U0_stream_csc_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_hcresampler_core_1_U0_HwReg_width_c_write : STD_LOGIC;
  signal v_hcresampler_core_1_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_1_U0_n_36 : STD_LOGIC;
  signal v_hcresampler_core_1_U0_stream_csc_read : STD_LOGIC;
  signal v_hcresampler_core_1_U0_stream_out_hresampled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_hcresampler_core_U0_HwReg_width_c16_write : STD_LOGIC;
  signal v_hcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_U0_n_38 : STD_LOGIC;
  signal v_hcresampler_core_U0_stream_in_hresampled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_hcresampler_core_U0_stream_in_read : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_fu_124_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c17_write => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      CO(0) => icmp_ln496_fu_269_p2,
      D(0) => ap_NS_fsm(1),
      E(0) => AXIvideo2MultiPixStream_U0_n_38,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_height_c21_full_n => HwReg_height_c21_full_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_height_c22_channel_full_n => HwReg_height_c22_channel_full_n,
      HwReg_width_c17_full_n => HwReg_width_c17_full_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      HwReg_width_c18_channel_full_n => HwReg_width_c18_channel_full_n,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => AXIvideo2MultiPixStream_U0_n_9,
      \ap_CS_fsm_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_42,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_height_c22_channel => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      ap_sync_reg_channel_write_HwReg_width_c18_channel => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      \cond_reg_339_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_6,
      \cond_reg_339_reg[0]_1\ => HwReg_InVideoFormat_channel_U_n_8,
      \d_read_reg_22_reg[10]\(10 downto 0) => HwReg_width_c18_channel_dout(10 downto 0),
      \d_read_reg_22_reg[10]_0\(10 downto 0) => HwReg_height_c22_channel_dout(10 downto 0),
      \icmp_ln500_reg_349_reg[0]\ => AXIvideo2MultiPixStream_U0_n_41,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      mOutPtr110_out => mOutPtr110_out_2,
      mOutPtr110_out_0 => mOutPtr110_out_1,
      mOutPtr110_out_1 => mOutPtr110_out_0,
      mOutPtr110_out_2 => mOutPtr110_out,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
Block_entry3_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_Block_entry3_proc
     port map (
      Block_entry3_proc_U0_ap_ready => Block_entry3_proc_U0_ap_ready,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      Q(7 downto 0) => InVideoFormat(7 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => CTRL_s_axi_U_n_78,
      ap_return_0_preg(7 downto 0) => ap_return_0_preg(7 downto 0),
      ap_return_10_preg(15 downto 0) => ap_return_10_preg(15 downto 0),
      \ap_return_10_preg_reg[15]_0\(15 downto 0) => K22(15 downto 0),
      ap_return_11_preg(15 downto 0) => ap_return_11_preg(15 downto 0),
      \ap_return_11_preg_reg[15]_0\(15 downto 0) => K23(15 downto 0),
      ap_return_12_preg(15 downto 0) => ap_return_12_preg(15 downto 0),
      \ap_return_12_preg_reg[15]_0\(15 downto 0) => K31(15 downto 0),
      ap_return_13_preg(15 downto 0) => ap_return_13_preg(15 downto 0),
      \ap_return_13_preg_reg[15]_0\(15 downto 0) => K32(15 downto 0),
      ap_return_14_preg(15 downto 0) => ap_return_14_preg(15 downto 0),
      \ap_return_14_preg_reg[15]_0\(15 downto 0) => K33(15 downto 0),
      ap_return_15_preg(9 downto 0) => ap_return_15_preg(9 downto 0),
      \ap_return_15_preg_reg[9]_0\(9 downto 0) => ROffset(9 downto 0),
      ap_return_16_preg(9 downto 0) => ap_return_16_preg(9 downto 0),
      \ap_return_16_preg_reg[9]_0\(9 downto 0) => GOffset(9 downto 0),
      ap_return_17_preg(9 downto 0) => ap_return_17_preg(9 downto 0),
      \ap_return_17_preg_reg[9]_0\(9 downto 0) => BOffset(9 downto 0),
      ap_return_18_preg(7 downto 0) => ap_return_18_preg(7 downto 0),
      \ap_return_18_preg_reg[7]_0\(7 downto 0) => ClampMin(7 downto 0),
      ap_return_19_preg(7 downto 0) => ap_return_19_preg(7 downto 0),
      \ap_return_19_preg_reg[7]_0\(7 downto 0) => ClipMax(7 downto 0),
      ap_return_1_preg(7 downto 0) => ap_return_1_preg(7 downto 0),
      \ap_return_1_preg_reg[7]_0\(7 downto 0) => OutVideoFormat(7 downto 0),
      ap_return_20_preg(15 downto 0) => ap_return_20_preg(15 downto 0),
      \ap_return_20_preg_reg[15]_0\(15 downto 0) => K11_2(15 downto 0),
      ap_return_21_preg(15 downto 0) => ap_return_21_preg(15 downto 0),
      \ap_return_21_preg_reg[15]_0\(15 downto 0) => K12_2(15 downto 0),
      ap_return_22_preg(15 downto 0) => ap_return_22_preg(15 downto 0),
      \ap_return_22_preg_reg[15]_0\(15 downto 0) => K13_2(15 downto 0),
      ap_return_23_preg(15 downto 0) => ap_return_23_preg(15 downto 0),
      \ap_return_23_preg_reg[15]_0\(15 downto 0) => K21_2(15 downto 0),
      ap_return_24_preg(15 downto 0) => ap_return_24_preg(15 downto 0),
      \ap_return_24_preg_reg[15]_0\(15 downto 0) => K22_2(15 downto 0),
      ap_return_25_preg(15 downto 0) => ap_return_25_preg(15 downto 0),
      \ap_return_25_preg_reg[15]_0\(15 downto 0) => K23_2(15 downto 0),
      ap_return_26_preg(15 downto 0) => ap_return_26_preg(15 downto 0),
      \ap_return_26_preg_reg[15]_0\(15 downto 0) => K31_2(15 downto 0),
      ap_return_27_preg(15 downto 0) => ap_return_27_preg(15 downto 0),
      \ap_return_27_preg_reg[15]_0\(15 downto 0) => K32_2(15 downto 0),
      ap_return_28_preg(15 downto 0) => ap_return_28_preg(15 downto 0),
      \ap_return_28_preg_reg[15]_0\(15 downto 0) => K33_2(15 downto 0),
      ap_return_29_preg(9 downto 0) => ap_return_29_preg(9 downto 0),
      \ap_return_29_preg_reg[9]_0\(9 downto 0) => ROffset_2(9 downto 0),
      ap_return_2_preg(15 downto 0) => ap_return_2_preg(15 downto 0),
      \ap_return_2_preg_reg[15]_0\(15 downto 0) => ColStart(15 downto 0),
      ap_return_30_preg(9 downto 0) => ap_return_30_preg(9 downto 0),
      \ap_return_30_preg_reg[9]_0\(9 downto 0) => GOffset_2(9 downto 0),
      ap_return_31_preg(9 downto 0) => ap_return_31_preg(9 downto 0),
      \ap_return_31_preg_reg[9]_0\(9 downto 0) => BOffset_2(9 downto 0),
      ap_return_32_preg(7 downto 0) => ap_return_32_preg(7 downto 0),
      \ap_return_32_preg_reg[7]_0\(7 downto 0) => ClampMin_2(7 downto 0),
      ap_return_33_preg(7 downto 0) => ap_return_33_preg(7 downto 0),
      \ap_return_33_preg_reg[7]_0\(7 downto 0) => ClipMax_2(7 downto 0),
      ap_return_34_preg => ap_return_34_preg,
      ap_return_35_preg => ap_return_35_preg,
      \ap_return_35_preg_reg[0]_0\(0) => Block_entry3_proc_U0_ap_return_35,
      ap_return_36_preg(10 downto 0) => ap_return_36_preg(10 downto 0),
      \ap_return_36_preg_reg[10]_0\(10 downto 0) => width(10 downto 0),
      ap_return_37_preg(10 downto 0) => ap_return_37_preg(10 downto 0),
      \ap_return_37_preg_reg[10]_0\(10 downto 0) => height(10 downto 0),
      ap_return_3_preg(15 downto 0) => ap_return_3_preg(15 downto 0),
      \ap_return_3_preg_reg[15]_0\(15 downto 0) => ColEnd(15 downto 0),
      ap_return_4_preg(15 downto 0) => ap_return_4_preg(15 downto 0),
      \ap_return_4_preg_reg[15]_0\(15 downto 0) => RowStart(15 downto 0),
      ap_return_5_preg(15 downto 0) => ap_return_5_preg(15 downto 0),
      \ap_return_5_preg_reg[15]_0\(15 downto 0) => RowEnd(15 downto 0),
      ap_return_6_preg(15 downto 0) => ap_return_6_preg(15 downto 0),
      \ap_return_6_preg_reg[15]_0\(15 downto 0) => K11(15 downto 0),
      ap_return_7_preg(15 downto 0) => ap_return_7_preg(15 downto 0),
      \ap_return_7_preg_reg[15]_0\(15 downto 0) => K12(15 downto 0),
      ap_return_8_preg(15 downto 0) => ap_return_8_preg(15 downto 0),
      \ap_return_8_preg_reg[15]_0\(15 downto 0) => K13(15 downto 0),
      ap_return_9_preg(15 downto 0) => ap_return_9_preg(15 downto 0),
      \ap_return_9_preg_reg[15]_0\(15 downto 0) => K21(15 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
      ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      if_din(0) => Block_entry3_proc_U0_ap_return_34
    );
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_CTRL_s_axi
     port map (
      BOffset(9 downto 0) => BOffset(9 downto 0),
      BOffset_2(9 downto 0) => BOffset_2(9 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_ready => Block_entry3_proc_U0_ap_ready,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      ClampMin(7 downto 0) => ClampMin(7 downto 0),
      ClampMin_2(7 downto 0) => ClampMin_2(7 downto 0),
      ClipMax(7 downto 0) => ClipMax(7 downto 0),
      ClipMax_2(7 downto 0) => ClipMax_2(7 downto 0),
      ColEnd(15 downto 0) => ColEnd(15 downto 0),
      ColStart(15 downto 0) => ColStart(15 downto 0),
      D(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      GOffset(9 downto 0) => GOffset(9 downto 0),
      GOffset_2(9 downto 0) => GOffset_2(9 downto 0),
      HwReg_BOffset_2_V_channel_full_n => HwReg_BOffset_2_V_channel_full_n,
      HwReg_BOffset_V_channel_full_n => HwReg_BOffset_V_channel_full_n,
      HwReg_ClampMin_2_V_channel_full_n => HwReg_ClampMin_2_V_channel_full_n,
      HwReg_ClampMin_V_channel_full_n => HwReg_ClampMin_V_channel_full_n,
      HwReg_ClipMax_2_V_channel_full_n => HwReg_ClipMax_2_V_channel_full_n,
      HwReg_ClipMax_V_channel_full_n => HwReg_ClipMax_V_channel_full_n,
      HwReg_ColEnd_channel_full_n => HwReg_ColEnd_channel_full_n,
      HwReg_ColStart_channel_full_n => HwReg_ColStart_channel_full_n,
      HwReg_GOffset_2_V_channel_full_n => HwReg_GOffset_2_V_channel_full_n,
      HwReg_GOffset_V_channel_full_n => HwReg_GOffset_V_channel_full_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_K11_2_channel_full_n => HwReg_K11_2_channel_full_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_2_channel_full_n => HwReg_K12_2_channel_full_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_2_channel_full_n => HwReg_K13_2_channel_full_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      HwReg_K21_2_channel_full_n => HwReg_K21_2_channel_full_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      HwReg_K22_2_channel_full_n => HwReg_K22_2_channel_full_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      HwReg_K23_2_channel_full_n => HwReg_K23_2_channel_full_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_2_channel_full_n => HwReg_K31_2_channel_full_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      HwReg_K32_2_channel_full_n => HwReg_K32_2_channel_full_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_2_channel_full_n => HwReg_K33_2_channel_full_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      HwReg_ROffset_2_V_channel_full_n => HwReg_ROffset_2_V_channel_full_n,
      HwReg_ROffset_V_channel_full_n => HwReg_ROffset_V_channel_full_n,
      HwReg_RowEnd_channel_full_n => HwReg_RowEnd_channel_full_n,
      HwReg_RowStart_channel_full_n => HwReg_RowStart_channel_full_n,
      HwReg_height_c22_channel_full_n => HwReg_height_c22_channel_full_n,
      HwReg_width_c18_channel_full_n => HwReg_width_c18_channel_full_n,
      InVideoFormat(7 downto 0) => InVideoFormat(7 downto 0),
      K11(15 downto 0) => K11(15 downto 0),
      K11_2(15 downto 0) => K11_2(15 downto 0),
      K12(15 downto 0) => K12(15 downto 0),
      K12_2(15 downto 0) => K12_2(15 downto 0),
      K13(15 downto 0) => K13(15 downto 0),
      K13_2(15 downto 0) => K13_2(15 downto 0),
      K21(15 downto 0) => K21(15 downto 0),
      K21_2(15 downto 0) => K21_2(15 downto 0),
      K22(15 downto 0) => K22(15 downto 0),
      K22_2(15 downto 0) => K22_2(15 downto 0),
      K23(15 downto 0) => K23(15 downto 0),
      K23_2(15 downto 0) => K23_2(15 downto 0),
      K31(15 downto 0) => K31(15 downto 0),
      K31_2(15 downto 0) => K31_2(15 downto 0),
      K32(15 downto 0) => K32(15 downto 0),
      K32_2(15 downto 0) => K32_2(15 downto 0),
      K33(15 downto 0) => K33(15 downto 0),
      K33_2(15 downto 0) => K33_2(15 downto 0),
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      OutVideoFormat(7 downto 0) => OutVideoFormat(7 downto 0),
      ROffset(9 downto 0) => ROffset(9 downto 0),
      ROffset_2(9 downto 0) => ROffset_2(9 downto 0),
      RowEnd(15 downto 0) => RowEnd(15 downto 0),
      RowStart(15 downto 0) => RowStart(15 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2_0 => HwReg_K13_2_channel_U_n_5,
      ap_done_reg_i_2_1 => HwReg_K21_channel_U_n_5,
      ap_done_reg_i_2_2 => HwReg_K31_2_channel_U_n_5,
      ap_done_reg_i_2_3 => HwReg_K32_channel_U_n_5,
      ap_done_reg_i_2_4 => HwReg_ROffset_2_V_channel_U_n_7,
      ap_done_reg_i_2_5 => HwReg_width_c18_channel_U_n_18,
      ap_done_reg_reg => CTRL_s_axi_U_n_78,
      ap_idle => ap_idle,
      ap_return_0_preg(7 downto 0) => ap_return_0_preg(7 downto 0),
      ap_return_10_preg(15 downto 0) => ap_return_10_preg(15 downto 0),
      ap_return_11_preg(15 downto 0) => ap_return_11_preg(15 downto 0),
      ap_return_12_preg(15 downto 0) => ap_return_12_preg(15 downto 0),
      ap_return_13_preg(15 downto 0) => ap_return_13_preg(15 downto 0),
      ap_return_14_preg(15 downto 0) => ap_return_14_preg(15 downto 0),
      ap_return_15_preg(9 downto 0) => ap_return_15_preg(9 downto 0),
      ap_return_16_preg(9 downto 0) => ap_return_16_preg(9 downto 0),
      ap_return_17_preg(9 downto 0) => ap_return_17_preg(9 downto 0),
      ap_return_18_preg(7 downto 0) => ap_return_18_preg(7 downto 0),
      ap_return_19_preg(7 downto 0) => ap_return_19_preg(7 downto 0),
      ap_return_1_preg(7 downto 0) => ap_return_1_preg(7 downto 0),
      ap_return_20_preg(15 downto 0) => ap_return_20_preg(15 downto 0),
      ap_return_21_preg(15 downto 0) => ap_return_21_preg(15 downto 0),
      ap_return_22_preg(15 downto 0) => ap_return_22_preg(15 downto 0),
      ap_return_23_preg(15 downto 0) => ap_return_23_preg(15 downto 0),
      ap_return_24_preg(15 downto 0) => ap_return_24_preg(15 downto 0),
      ap_return_25_preg(15 downto 0) => ap_return_25_preg(15 downto 0),
      ap_return_26_preg(15 downto 0) => ap_return_26_preg(15 downto 0),
      ap_return_27_preg(15 downto 0) => ap_return_27_preg(15 downto 0),
      ap_return_28_preg(15 downto 0) => ap_return_28_preg(15 downto 0),
      ap_return_29_preg(9 downto 0) => ap_return_29_preg(9 downto 0),
      ap_return_2_preg(15 downto 0) => ap_return_2_preg(15 downto 0),
      ap_return_30_preg(9 downto 0) => ap_return_30_preg(9 downto 0),
      ap_return_31_preg(9 downto 0) => ap_return_31_preg(9 downto 0),
      ap_return_32_preg(7 downto 0) => ap_return_32_preg(7 downto 0),
      ap_return_33_preg(7 downto 0) => ap_return_33_preg(7 downto 0),
      ap_return_34_preg => ap_return_34_preg,
      \ap_return_34_preg_reg[0]\(0) => Block_entry3_proc_U0_ap_return_34,
      ap_return_35_preg => ap_return_35_preg,
      ap_return_36_preg(10 downto 0) => ap_return_36_preg(10 downto 0),
      ap_return_37_preg(10 downto 0) => ap_return_37_preg(10 downto 0),
      ap_return_3_preg(15 downto 0) => ap_return_3_preg(15 downto 0),
      ap_return_4_preg(15 downto 0) => ap_return_4_preg(15 downto 0),
      ap_return_5_preg(15 downto 0) => ap_return_5_preg(15 downto 0),
      ap_return_6_preg(15 downto 0) => ap_return_6_preg(15 downto 0),
      ap_return_7_preg(15 downto 0) => ap_return_7_preg(15 downto 0),
      ap_return_8_preg(15 downto 0) => ap_return_8_preg(15 downto 0),
      ap_return_9_preg(15 downto 0) => ap_return_9_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_BOffset_2_V_channel0 => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      ap_sync_channel_write_HwReg_BOffset_V_channel0 => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      ap_sync_channel_write_HwReg_ClampMin_2_V_channel0 => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      ap_sync_channel_write_HwReg_ClampMin_V_channel0 => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      ap_sync_channel_write_HwReg_ClipMax_2_V_channel0 => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      ap_sync_channel_write_HwReg_ClipMax_V_channel0 => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      ap_sync_channel_write_HwReg_ColEnd_channel0 => ap_sync_channel_write_HwReg_ColEnd_channel0,
      ap_sync_channel_write_HwReg_ColStart_channel0 => ap_sync_channel_write_HwReg_ColStart_channel0,
      ap_sync_channel_write_HwReg_GOffset_2_V_channel0 => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      ap_sync_channel_write_HwReg_GOffset_V_channel0 => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      ap_sync_channel_write_HwReg_InVideoFormat_channel0 => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      ap_sync_channel_write_HwReg_K11_2_channel0 => ap_sync_channel_write_HwReg_K11_2_channel0,
      ap_sync_channel_write_HwReg_K11_channel0 => ap_sync_channel_write_HwReg_K11_channel0,
      ap_sync_channel_write_HwReg_K12_2_channel0 => ap_sync_channel_write_HwReg_K12_2_channel0,
      ap_sync_channel_write_HwReg_K12_channel0 => ap_sync_channel_write_HwReg_K12_channel0,
      ap_sync_channel_write_HwReg_K13_2_channel0 => ap_sync_channel_write_HwReg_K13_2_channel0,
      ap_sync_channel_write_HwReg_K13_channel0 => ap_sync_channel_write_HwReg_K13_channel0,
      ap_sync_channel_write_HwReg_K21_2_channel0 => ap_sync_channel_write_HwReg_K21_2_channel0,
      ap_sync_channel_write_HwReg_K21_channel0 => ap_sync_channel_write_HwReg_K21_channel0,
      ap_sync_channel_write_HwReg_K22_2_channel0 => ap_sync_channel_write_HwReg_K22_2_channel0,
      ap_sync_channel_write_HwReg_K22_channel0 => ap_sync_channel_write_HwReg_K22_channel0,
      ap_sync_channel_write_HwReg_K23_2_channel0 => ap_sync_channel_write_HwReg_K23_2_channel0,
      ap_sync_channel_write_HwReg_K23_channel0 => ap_sync_channel_write_HwReg_K23_channel0,
      ap_sync_channel_write_HwReg_K31_2_channel0 => ap_sync_channel_write_HwReg_K31_2_channel0,
      ap_sync_channel_write_HwReg_K31_channel0 => ap_sync_channel_write_HwReg_K31_channel0,
      ap_sync_channel_write_HwReg_K32_2_channel0 => ap_sync_channel_write_HwReg_K32_2_channel0,
      ap_sync_channel_write_HwReg_K32_channel0 => ap_sync_channel_write_HwReg_K32_channel0,
      ap_sync_channel_write_HwReg_K33_2_channel0 => ap_sync_channel_write_HwReg_K33_2_channel0,
      ap_sync_channel_write_HwReg_K33_channel0 => ap_sync_channel_write_HwReg_K33_channel0,
      ap_sync_channel_write_HwReg_ROffset_2_V_channel0 => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      ap_sync_channel_write_HwReg_ROffset_V_channel0 => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      ap_sync_channel_write_HwReg_RowEnd_channel0 => ap_sync_channel_write_HwReg_RowEnd_channel0,
      ap_sync_channel_write_HwReg_RowStart_channel0 => ap_sync_channel_write_HwReg_RowStart_channel0,
      ap_sync_channel_write_HwReg_height_c22_channel0 => ap_sync_channel_write_HwReg_height_c22_channel0,
      ap_sync_channel_write_HwReg_width_c18_channel0 => ap_sync_channel_write_HwReg_width_c18_channel0,
      ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_V_channel => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_V_channel => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_V_channel => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      ap_sync_reg_channel_write_HwReg_ColStart_channel => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_V_channel => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_K11_2_channel => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K12_2_channel => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K23_2_channel => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_V_channel => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      ap_sync_reg_channel_write_HwReg_RowStart_channel => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      ap_sync_reg_channel_write_HwReg_height_c22_channel => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      ap_sync_reg_channel_write_HwReg_width_c18_channel => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg => HwReg_BOffset_2_V_channel_U_n_7,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0 => HwReg_InVideoFormat_channel_U_n_9,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1 => HwReg_ColEnd_channel_U_n_21,
      height(10 downto 0) => height(10 downto 0),
      if_din(0) => Block_entry3_proc_U0_ap_return_35,
      \int_BOffset_2_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_31(9 downto 0),
      \int_BOffset_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_17(9 downto 0),
      \int_ClampMin_2_reg[7]_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_32(7 downto 0),
      \int_ClampMin_reg[7]_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_18(7 downto 0),
      \int_ClipMax_2_reg[7]_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_33(7 downto 0),
      \int_ClipMax_reg[7]_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_19(7 downto 0),
      \int_ColEnd_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      \int_ColStart_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      \int_GOffset_2_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_30(9 downto 0),
      \int_GOffset_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_16(9 downto 0),
      \int_K11_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_20(15 downto 0),
      \int_K11_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      \int_K12_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_21(15 downto 0),
      \int_K12_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      \int_K13_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_22(15 downto 0),
      \int_K13_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_8(15 downto 0),
      \int_K21_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_23(15 downto 0),
      \int_K21_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      \int_K22_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_24(15 downto 0),
      \int_K22_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      \int_K23_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_25(15 downto 0),
      \int_K23_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_11(15 downto 0),
      \int_K31_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_26(15 downto 0),
      \int_K31_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_12(15 downto 0),
      \int_K32_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_27(15 downto 0),
      \int_K32_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_13(15 downto 0),
      \int_K33_2_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_28(15 downto 0),
      \int_K33_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_14(15 downto 0),
      \int_OutVideoFormat_reg[7]_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      \int_ROffset_2_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_29(9 downto 0),
      \int_ROffset_reg[9]_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_15(9 downto 0),
      \int_RowEnd_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      \int_RowStart_reg[15]_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      int_ap_start_reg_0 => CTRL_s_axi_U_n_76,
      \int_height_reg[10]_0\(10 downto 0) => Block_entry3_proc_U0_ap_return_37(10 downto 0),
      \int_width_reg[10]_0\(10 downto 0) => Block_entry3_proc_U0_ap_return_36(10 downto 0),
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(8 downto 0) => s_axi_CTRL_ARADDR(8 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(8 downto 0) => s_axi_CTRL_AWADDR(8 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      shiftReg_ce => shiftReg_ce_3,
      width(10 downto 0) => width(10 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_BOffset_2_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_BOffset_2_V_channel_empty_n => HwReg_BOffset_2_V_channel_empty_n,
      HwReg_BOffset_2_V_channel_full_n => HwReg_BOffset_2_V_channel_full_n,
      HwReg_ClampMin_2_V_channel_empty_n => HwReg_ClampMin_2_V_channel_empty_n,
      HwReg_ClipMax_2_V_channel_empty_n => HwReg_ClipMax_2_V_channel_empty_n,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_GOffset_2_V_channel_empty_n => HwReg_GOffset_2_V_channel_empty_n,
      HwReg_ROffset_2_V_channel_empty_n => HwReg_ROffset_2_V_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      ap_done_reg_i_2_0 => HwReg_ClampMin_2_V_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_BOffset_2_V_channel => ap_sync_channel_write_HwReg_BOffset_2_V_channel,
      ap_sync_channel_write_HwReg_BOffset_2_V_channel0 => ap_sync_channel_write_HwReg_BOffset_2_V_channel0,
      ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_31(9 downto 0),
      internal_empty_n_reg_0 => HwReg_BOffset_2_V_channel_U_n_5,
      internal_full_n_reg_0 => HwReg_BOffset_2_V_channel_U_n_7,
      \out\(9 downto 0) => HwReg_BOffset_2_V_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_BOffset_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_0
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      C(9) => HwReg_BOffset_V_channel_U_n_9,
      C(8) => HwReg_BOffset_V_channel_U_n_10,
      C(7) => HwReg_BOffset_V_channel_U_n_11,
      C(6) => HwReg_BOffset_V_channel_U_n_12,
      C(5) => HwReg_BOffset_V_channel_U_n_13,
      C(4) => HwReg_BOffset_V_channel_U_n_14,
      C(3) => HwReg_BOffset_V_channel_U_n_15,
      C(2) => HwReg_BOffset_V_channel_U_n_16,
      C(1) => HwReg_BOffset_V_channel_U_n_17,
      C(0) => HwReg_BOffset_V_channel_U_n_18,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_BOffset_V_channel_full_n => HwReg_BOffset_V_channel_full_n,
      HwReg_ClampMin_V_channel_empty_n => HwReg_ClampMin_V_channel_empty_n,
      HwReg_ClipMax_V_channel_empty_n => HwReg_ClipMax_V_channel_empty_n,
      HwReg_GOffset_V_channel_empty_n => HwReg_GOffset_V_channel_empty_n,
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      HwReg_ROffset_V_channel_empty_n => HwReg_ROffset_V_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_BOffset_V_channel => ap_sync_channel_write_HwReg_BOffset_V_channel,
      ap_sync_channel_write_HwReg_BOffset_V_channel0 => ap_sync_channel_write_HwReg_BOffset_V_channel0,
      ap_sync_reg_channel_write_HwReg_BOffset_V_channel => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_17(9 downto 0),
      internal_empty_n_reg_0 => HwReg_BOffset_V_channel_U_n_5,
      internal_empty_n_reg_1 => HwReg_BOffset_V_channel_U_n_6,
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      \out\(9 downto 0) => HwReg_BOffset_2_V_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClampMin_2_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_BOffset_V_channel_full_n => HwReg_BOffset_V_channel_full_n,
      HwReg_ClampMin_2_V_channel_empty_n => HwReg_ClampMin_2_V_channel_empty_n,
      HwReg_ClampMin_2_V_channel_full_n => HwReg_ClampMin_2_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_3 => HwReg_ClampMin_V_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ClampMin_2_V_channel => ap_sync_channel_write_HwReg_ClampMin_2_V_channel,
      ap_sync_channel_write_HwReg_ClampMin_2_V_channel0 => ap_sync_channel_write_HwReg_ClampMin_2_V_channel0,
      ap_sync_reg_channel_write_HwReg_BOffset_V_channel => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_32(7 downto 0),
      internal_full_n_reg_0 => HwReg_ClampMin_2_V_channel_U_n_5,
      \out\(7 downto 0) => HwReg_ClampMin_2_V_channel_dout(7 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClampMin_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_1
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      D(7 downto 0) => min_val_fu_687_p3(7 downto 0),
      HwReg_ClampMin_V_channel_empty_n => HwReg_ClampMin_V_channel_empty_n,
      HwReg_ClampMin_V_channel_full_n => HwReg_ClampMin_V_channel_full_n,
      HwReg_ClipMax_2_V_channel_full_n => HwReg_ClipMax_2_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ClampMin_V_channel => ap_sync_channel_write_HwReg_ClampMin_V_channel,
      ap_sync_channel_write_HwReg_ClampMin_V_channel0 => ap_sync_channel_write_HwReg_ClampMin_V_channel0,
      ap_sync_reg_channel_write_HwReg_ClampMin_V_channel => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg => HwReg_ClampMin_V_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_18(7 downto 0),
      or_ln105_2_reg_1131_pp0_iter6_reg => or_ln105_2_reg_1131_pp0_iter6_reg,
      \out\(7 downto 0) => HwReg_ClampMin_2_V_channel_dout(7 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClipMax_2_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_2
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_ClipMax_2_V_channel_empty_n => HwReg_ClipMax_2_V_channel_empty_n,
      HwReg_ClipMax_2_V_channel_full_n => HwReg_ClipMax_2_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ClipMax_2_V_channel => ap_sync_channel_write_HwReg_ClipMax_2_V_channel,
      ap_sync_channel_write_HwReg_ClipMax_2_V_channel0 => ap_sync_channel_write_HwReg_ClipMax_2_V_channel0,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_33(7 downto 0),
      \out\(7 downto 0) => HwReg_ClipMax_2_V_channel_dout(7 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ClipMax_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d4_S_3
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      D(7 downto 0) => max_val_fu_682_p3(7 downto 0),
      HwReg_ClipMax_V_channel_empty_n => HwReg_ClipMax_V_channel_empty_n,
      HwReg_ClipMax_V_channel_full_n => HwReg_ClipMax_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ClipMax_V_channel => ap_sync_channel_write_HwReg_ClipMax_V_channel,
      ap_sync_channel_write_HwReg_ClipMax_V_channel0 => ap_sync_channel_write_HwReg_ClipMax_V_channel0,
      ap_sync_reg_channel_write_HwReg_ClipMax_V_channel => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_19(7 downto 0),
      or_ln105_2_reg_1131_pp0_iter6_reg => or_ln105_2_reg_1131_pp0_iter6_reg,
      \out\(7 downto 0) => HwReg_ClipMax_2_V_channel_dout(7 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ColEnd_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      DI(1) => HwReg_ColEnd_channel_U_n_5,
      DI(0) => HwReg_ColEnd_channel_U_n_6,
      HwReg_ClipMax_V_channel_full_n => HwReg_ClipMax_V_channel_full_n,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      HwReg_ColEnd_channel_full_n => HwReg_ColEnd_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      S(1) => HwReg_ColEnd_channel_U_n_19,
      S(0) => HwReg_ColEnd_channel_U_n_20,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_clk_0(1) => HwReg_ColEnd_channel_U_n_25,
      ap_clk_0(0) => HwReg_ColEnd_channel_U_n_26,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => HwReg_ColStart_channel_U_n_20,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ColEnd_channel => ap_sync_channel_write_HwReg_ColEnd_channel,
      ap_sync_channel_write_HwReg_ColEnd_channel0 => ap_sync_channel_write_HwReg_ColEnd_channel0,
      ap_sync_reg_channel_write_HwReg_ClipMax_V_channel => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      internal_full_n_reg_0 => HwReg_ColEnd_channel_U_n_21,
      \out\(11 downto 0) => HwReg_ColEnd_channel_dout(11 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ColStart_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_4
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_ColStart_channel_full_n => HwReg_ColStart_channel_full_n,
      HwReg_GOffset_2_V_channel_full_n => HwReg_GOffset_2_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      S(1) => HwReg_ColStart_channel_U_n_5,
      S(0) => HwReg_ColStart_channel_U_n_6,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_clk_0(1) => HwReg_ColStart_channel_U_n_24,
      ap_clk_0(0) => HwReg_ColStart_channel_U_n_25,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ColStart_channel => ap_sync_channel_write_HwReg_ColStart_channel,
      ap_sync_channel_write_HwReg_ColStart_channel0 => ap_sync_channel_write_HwReg_ColStart_channel0,
      ap_sync_reg_channel_write_HwReg_ColStart_channel => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      ap_sync_reg_channel_write_HwReg_ColStart_channel_reg => HwReg_ColStart_channel_U_n_20,
      ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      \out\(12) => HwReg_ColStart_channel_dout(15),
      \out\(11 downto 0) => HwReg_ColStart_channel_dout(11 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_GOffset_2_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_5
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_GOffset_2_V_channel_empty_n => HwReg_GOffset_2_V_channel_empty_n,
      HwReg_GOffset_2_V_channel_full_n => HwReg_GOffset_2_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_GOffset_2_V_channel => ap_sync_channel_write_HwReg_GOffset_2_V_channel,
      ap_sync_channel_write_HwReg_GOffset_2_V_channel0 => ap_sync_channel_write_HwReg_GOffset_2_V_channel0,
      ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_30(9 downto 0),
      \out\(9 downto 0) => HwReg_GOffset_2_V_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_GOffset_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_6
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      C(9) => HwReg_GOffset_V_channel_U_n_8,
      C(8) => HwReg_GOffset_V_channel_U_n_9,
      C(7) => HwReg_GOffset_V_channel_U_n_10,
      C(6) => HwReg_GOffset_V_channel_U_n_11,
      C(5) => HwReg_GOffset_V_channel_U_n_12,
      C(4) => HwReg_GOffset_V_channel_U_n_13,
      C(3) => HwReg_GOffset_V_channel_U_n_14,
      C(2) => HwReg_GOffset_V_channel_U_n_15,
      C(1) => HwReg_GOffset_V_channel_U_n_16,
      C(0) => HwReg_GOffset_V_channel_U_n_17,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_GOffset_V_channel_empty_n => HwReg_GOffset_V_channel_empty_n,
      HwReg_GOffset_V_channel_full_n => HwReg_GOffset_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_GOffset_V_channel => ap_sync_channel_write_HwReg_GOffset_V_channel,
      ap_sync_channel_write_HwReg_GOffset_V_channel0 => ap_sync_channel_write_HwReg_GOffset_V_channel0,
      ap_sync_reg_channel_write_HwReg_GOffset_V_channel => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_16(9 downto 0),
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      \out\(9 downto 0) => HwReg_GOffset_2_V_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_InVideoFormat_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c17_write => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln496_fu_269_p2,
      D(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      HwReg_GOffset_V_channel_full_n => HwReg_GOffset_V_channel_full_n,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_height_c21_full_n => HwReg_height_c21_full_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_width_c17_full_n => HwReg_width_c17_full_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => AXIvideo2MultiPixStream_U0_n_9,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\ => HwReg_InVideoFormat_channel_U_n_8,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => HwReg_K11_2_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_InVideoFormat_channel => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_channel_write_HwReg_InVideoFormat_channel0 => ap_sync_channel_write_HwReg_InVideoFormat_channel0,
      ap_sync_reg_channel_write_HwReg_GOffset_V_channel => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      \cond_reg_339_reg[0]\ => AXIvideo2MultiPixStream_U0_n_6,
      internal_full_n_reg_0 => HwReg_InVideoFormat_channel_U_n_9,
      mOutPtr110_out => mOutPtr110_out_2
    );
HwReg_K11_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_7
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      HwReg_K11_2_channel_full_n => HwReg_K11_2_channel_full_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K11_2_channel => ap_sync_channel_write_HwReg_K11_2_channel,
      ap_sync_channel_write_HwReg_K11_2_channel0 => ap_sync_channel_write_HwReg_K11_2_channel0,
      ap_sync_reg_channel_write_HwReg_K11_2_channel => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      ap_sync_reg_channel_write_HwReg_K11_2_channel_reg => HwReg_K11_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_20(15 downto 0),
      \out\(15 downto 0) => HwReg_K11_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K11_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_8
     port map (
      B(15 downto 0) => coef11_fu_472_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K11_channel => ap_sync_channel_write_HwReg_K11_channel,
      ap_sync_channel_write_HwReg_K11_channel0 => ap_sync_channel_write_HwReg_K11_channel0,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => HwReg_K11_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K12_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_9
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K12_2_channel_full_n => HwReg_K12_2_channel_full_n,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K12_2_channel => ap_sync_channel_write_HwReg_K12_2_channel,
      ap_sync_channel_write_HwReg_K12_2_channel0 => ap_sync_channel_write_HwReg_K12_2_channel0,
      ap_sync_reg_channel_write_HwReg_K12_2_channel => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_21(15 downto 0),
      \out\(15 downto 0) => HwReg_K12_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      \y_fu_124_reg[0]\ => HwReg_K23_2_channel_U_n_5,
      \y_fu_124_reg[0]_0\ => HwReg_BOffset_2_V_channel_U_n_5,
      \y_fu_124_reg[0]_1\ => HwReg_RowEnd_channel_U_n_6,
      \y_fu_124_reg[0]_2\ => HwReg_K23_channel_U_n_6,
      \y_fu_124_reg[0]_3\ => HwReg_BOffset_V_channel_U_n_6
    );
HwReg_K12_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_10
     port map (
      A(15 downto 0) => A(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K12_channel => ap_sync_channel_write_HwReg_K12_channel,
      ap_sync_channel_write_HwReg_K12_channel0 => ap_sync_channel_write_HwReg_K12_channel0,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => HwReg_K12_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K13_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_11
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K13_2_channel_full_n => HwReg_K13_2_channel_full_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K13_2_channel => ap_sync_channel_write_HwReg_K13_2_channel,
      ap_sync_channel_write_HwReg_K13_2_channel0 => ap_sync_channel_write_HwReg_K13_2_channel0,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      ap_sync_reg_channel_write_HwReg_K13_2_channel_reg => HwReg_K13_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_22(15 downto 0),
      \out\(15 downto 0) => HwReg_K13_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K13_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_12
     port map (
      B(15 downto 0) => coef13_fu_535_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K13_channel => ap_sync_channel_write_HwReg_K13_channel,
      ap_sync_channel_write_HwReg_K13_channel0 => ap_sync_channel_write_HwReg_K13_channel0,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_8(15 downto 0),
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K13_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K21_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_13
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K21_2_channel_full_n => HwReg_K21_2_channel_full_n,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K21_2_channel => ap_sync_channel_write_HwReg_K21_2_channel,
      ap_sync_channel_write_HwReg_K21_2_channel0 => ap_sync_channel_write_HwReg_K21_2_channel0,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_23(15 downto 0),
      internal_empty_n_reg_0 => HwReg_K21_2_channel_U_n_5,
      \out\(15 downto 0) => HwReg_K21_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K21_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_14
     port map (
      B(15 downto 0) => coef21_fu_482_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K21_2_channel_full_n => HwReg_K21_2_channel_full_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_8 => HwReg_K22_2_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K21_channel => ap_sync_channel_write_HwReg_K21_channel,
      ap_sync_channel_write_HwReg_K21_channel0 => ap_sync_channel_write_HwReg_K21_channel0,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      internal_full_n_reg_0 => HwReg_K21_channel_U_n_5,
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => HwReg_K21_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K22_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_15
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K22_2_channel_full_n => HwReg_K22_2_channel_full_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K22_2_channel => ap_sync_channel_write_HwReg_K22_2_channel,
      ap_sync_channel_write_HwReg_K22_2_channel0 => ap_sync_channel_write_HwReg_K22_2_channel0,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      ap_sync_reg_channel_write_HwReg_K22_2_channel_reg => HwReg_K22_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_24(15 downto 0),
      \out\(15 downto 0) => HwReg_K22_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K22_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_16
     port map (
      A(15) => HwReg_K22_channel_U_n_8,
      A(14) => HwReg_K22_channel_U_n_9,
      A(13) => HwReg_K22_channel_U_n_10,
      A(12) => HwReg_K22_channel_U_n_11,
      A(11) => HwReg_K22_channel_U_n_12,
      A(10) => HwReg_K22_channel_U_n_13,
      A(9) => HwReg_K22_channel_U_n_14,
      A(8) => HwReg_K22_channel_U_n_15,
      A(7) => HwReg_K22_channel_U_n_16,
      A(6) => HwReg_K22_channel_U_n_17,
      A(5) => HwReg_K22_channel_U_n_18,
      A(4) => HwReg_K22_channel_U_n_19,
      A(3) => HwReg_K22_channel_U_n_20,
      A(2) => HwReg_K22_channel_U_n_21,
      A(1) => HwReg_K22_channel_U_n_22,
      A(0) => HwReg_K22_channel_U_n_23,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K22_channel => ap_sync_channel_write_HwReg_K22_channel,
      ap_sync_channel_write_HwReg_K22_channel0 => ap_sync_channel_write_HwReg_K22_channel0,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => HwReg_K22_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K23_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_17
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_K23_2_channel_full_n => HwReg_K23_2_channel_full_n,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K23_2_channel => ap_sync_channel_write_HwReg_K23_2_channel,
      ap_sync_channel_write_HwReg_K23_2_channel0 => ap_sync_channel_write_HwReg_K23_2_channel0,
      ap_sync_reg_channel_write_HwReg_K23_2_channel => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_25(15 downto 0),
      internal_empty_n_reg_0 => HwReg_K23_2_channel_U_n_5,
      \out\(15 downto 0) => HwReg_K23_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K23_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_18
     port map (
      B(15 downto 0) => coef23_fu_540_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K23_channel => ap_sync_channel_write_HwReg_K23_channel,
      ap_sync_channel_write_HwReg_K23_channel0 => ap_sync_channel_write_HwReg_K23_channel0,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_11(15 downto 0),
      internal_empty_n_reg_0 => HwReg_K23_channel_U_n_5,
      internal_empty_n_reg_1 => HwReg_K23_channel_U_n_6,
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K23_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K31_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_19
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      HwReg_K31_2_channel_full_n => HwReg_K31_2_channel_full_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K31_2_channel => ap_sync_channel_write_HwReg_K31_2_channel,
      ap_sync_channel_write_HwReg_K31_2_channel0 => ap_sync_channel_write_HwReg_K31_2_channel0,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel_reg => HwReg_K31_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_26(15 downto 0),
      \out\(15 downto 0) => HwReg_K31_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K31_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_20
     port map (
      B(15 downto 0) => coef31_fu_492_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K31_channel => ap_sync_channel_write_HwReg_K31_channel,
      ap_sync_channel_write_HwReg_K31_channel0 => ap_sync_channel_write_HwReg_K31_channel0,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_12(15 downto 0),
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => HwReg_K31_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K32_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_21
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K32_2_channel_full_n => HwReg_K32_2_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K32_2_channel => ap_sync_channel_write_HwReg_K32_2_channel,
      ap_sync_channel_write_HwReg_K32_2_channel0 => ap_sync_channel_write_HwReg_K32_2_channel0,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_27(15 downto 0),
      \out\(15 downto 0) => HwReg_K32_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K32_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_22
     port map (
      A(15) => HwReg_K32_channel_U_n_9,
      A(14) => HwReg_K32_channel_U_n_10,
      A(13) => HwReg_K32_channel_U_n_11,
      A(12) => HwReg_K32_channel_U_n_12,
      A(11) => HwReg_K32_channel_U_n_13,
      A(10) => HwReg_K32_channel_U_n_14,
      A(9) => HwReg_K32_channel_U_n_15,
      A(8) => HwReg_K32_channel_U_n_16,
      A(7) => HwReg_K32_channel_U_n_17,
      A(6) => HwReg_K32_channel_U_n_18,
      A(5) => HwReg_K32_channel_U_n_19,
      A(4) => HwReg_K32_channel_U_n_20,
      A(3) => HwReg_K32_channel_U_n_21,
      A(2) => HwReg_K32_channel_U_n_22,
      A(1) => HwReg_K32_channel_U_n_23,
      A(0) => HwReg_K32_channel_U_n_24,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K32_2_channel_full_n => HwReg_K32_2_channel_full_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_4 => HwReg_K33_2_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K32_channel => ap_sync_channel_write_HwReg_K32_channel,
      ap_sync_channel_write_HwReg_K32_channel0 => ap_sync_channel_write_HwReg_K32_channel0,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_13(15 downto 0),
      internal_full_n_reg_0 => HwReg_K32_channel_U_n_5,
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      \out\(15 downto 0) => HwReg_K32_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K33_2_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_23
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      HwReg_K33_2_channel_full_n => HwReg_K33_2_channel_full_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K33_2_channel => ap_sync_channel_write_HwReg_K33_2_channel,
      ap_sync_channel_write_HwReg_K33_2_channel0 => ap_sync_channel_write_HwReg_K33_2_channel0,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      ap_sync_reg_channel_write_HwReg_K33_2_channel_reg => HwReg_K33_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_28(15 downto 0),
      \out\(15 downto 0) => HwReg_K33_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_K33_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_24
     port map (
      B(15 downto 0) => coef33_fu_545_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_K33_channel => ap_sync_channel_write_HwReg_K33_channel,
      ap_sync_channel_write_HwReg_K33_channel0 => ap_sync_channel_write_HwReg_K33_channel0,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_14(15 downto 0),
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K33_2_channel_dout(15 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_OutVideoFormat_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w8_d6_S
     port map (
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      E(0) => MultiPixStream2AXIvideo_U0_n_12,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_clk_0 => HwReg_OutVideoFormat_channel_U_n_7,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_OutVideoFormat_channel => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      mOutPtr110_out => mOutPtr110_out_11,
      shiftReg_ce => shiftReg_ce_3
    );
HwReg_ROffset_2_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_25
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_BOffset_2_V_channel_empty_n => HwReg_BOffset_2_V_channel_empty_n,
      HwReg_ClampMin_2_V_channel_empty_n => HwReg_ClampMin_2_V_channel_empty_n,
      HwReg_GOffset_2_V_channel_empty_n => HwReg_GOffset_2_V_channel_empty_n,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      HwReg_ROffset_2_V_channel_empty_n => HwReg_ROffset_2_V_channel_empty_n,
      HwReg_ROffset_2_V_channel_full_n => HwReg_ROffset_2_V_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_5 => HwReg_ROffset_V_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ROffset_2_V_channel => ap_sync_channel_write_HwReg_ROffset_2_V_channel,
      ap_sync_channel_write_HwReg_ROffset_2_V_channel0 => ap_sync_channel_write_HwReg_ROffset_2_V_channel0,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_29(9 downto 0),
      internal_empty_n_reg_0 => HwReg_ROffset_2_V_channel_U_n_5,
      internal_full_n_reg_0 => HwReg_ROffset_2_V_channel_U_n_7,
      \out\(9 downto 0) => HwReg_ROffset_2_V_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_ROffset_V_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w10_d4_S_26
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      C(9 downto 0) => C(21 downto 12),
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_ROffset_V_channel_empty_n => HwReg_ROffset_V_channel_empty_n,
      HwReg_ROffset_V_channel_full_n => HwReg_ROffset_V_channel_full_n,
      HwReg_RowEnd_channel_full_n => HwReg_RowEnd_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_ROffset_V_channel => ap_sync_channel_write_HwReg_ROffset_V_channel,
      ap_sync_channel_write_HwReg_ROffset_V_channel0 => ap_sync_channel_write_HwReg_ROffset_V_channel0,
      ap_sync_reg_channel_write_HwReg_ROffset_V_channel => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg => HwReg_ROffset_V_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_15(9 downto 0),
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      \out\(9 downto 0) => HwReg_ROffset_2_V_channel_dout(9 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_RowEnd_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_27
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln89_fu_421_p2,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_RowEnd_channel_full_n => HwReg_RowEnd_channel_full_n,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      Q(0) => ap_CS_fsm_state2,
      S(1) => HwReg_RowEnd_channel_U_n_9,
      S(0) => HwReg_RowEnd_channel_U_n_10,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_RowEnd_channel => ap_sync_channel_write_HwReg_RowEnd_channel,
      ap_sync_channel_write_HwReg_RowEnd_channel0 => ap_sync_channel_write_HwReg_RowEnd_channel0,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      int_ap_idle_reg => HwReg_height_c22_channel_U_n_18,
      int_ap_idle_reg_0 => HwReg_ROffset_2_V_channel_U_n_5,
      int_ap_idle_reg_1 => HwReg_K21_2_channel_U_n_5,
      internal_empty_n_reg_0 => HwReg_RowEnd_channel_U_n_5,
      internal_empty_n_reg_1 => HwReg_RowEnd_channel_U_n_6,
      \out\(11 downto 0) => HwReg_RowEnd_channel_dout(11 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
HwReg_RowStart_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w16_d4_S_28
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => cmp17_not_fu_426_p2,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      HwReg_RowStart_channel_full_n => HwReg_RowStart_channel_full_n,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_RowStart_channel => ap_sync_channel_write_HwReg_RowStart_channel,
      ap_sync_channel_write_HwReg_RowStart_channel0 => ap_sync_channel_write_HwReg_RowStart_channel0,
      ap_sync_reg_channel_write_HwReg_RowStart_channel => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      \mOutPtr_reg[1]_0\(0) => icmp_ln89_fu_421_p2,
      \out\(11 downto 0) => y_fu_124_reg(11 downto 0),
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready
    );
HwReg_height_c19_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S
     port map (
      D(10 downto 0) => HwReg_height_c19_dout(10 downto 0),
      HwReg_height_c19_empty_n => HwReg_height_c19_empty_n,
      HwReg_height_c19_full_n => HwReg_height_c19_full_n,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_height_c20_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => v_csc_core_U0_n_35,
      v_csc_core_U0_HwReg_width_c15_write => v_csc_core_U0_HwReg_width_c15_write,
      v_hcresampler_core_1_U0_HwReg_width_c_write => v_hcresampler_core_1_U0_HwReg_width_c_write
    );
HwReg_height_c20_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_29
     port map (
      D(10 downto 0) => HwReg_height_c21_dout(10 downto 0),
      HwReg_height_c20_empty_n => HwReg_height_c20_empty_n,
      HwReg_height_c20_full_n => HwReg_height_c20_full_n,
      HwReg_height_c21_empty_n => HwReg_height_c21_empty_n,
      HwReg_width_c16_full_n => HwReg_width_c16_full_n,
      HwReg_width_c17_empty_n => HwReg_width_c17_empty_n,
      Q(0) => ap_CS_fsm_state1_21,
      \SRL_SIG_reg[0][10]\(10 downto 0) => \SRL_SIG_reg[0]_4\(10 downto 0),
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_height_c20_dout(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1]_5\(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => HwReg_width_c16_U_n_44,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      shiftReg_addr => shiftReg_addr,
      v_csc_core_U0_HwReg_width_c15_write => v_csc_core_U0_HwReg_width_c15_write,
      v_hcresampler_core_U0_HwReg_width_c16_write => v_hcresampler_core_U0_HwReg_width_c16_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
HwReg_height_c21_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_30
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c17_write => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      D(10 downto 0) => HwReg_height_c21_dout(10 downto 0),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c21_empty_n => HwReg_height_c21_empty_n,
      HwReg_height_c21_full_n => HwReg_height_c21_full_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_width_c17_full_n => HwReg_width_c17_full_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      Q(0) => AXIvideo2MultiPixStream_U0_n_9,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_height_c22_channel_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => HwReg_width_c17_U_n_19,
      v_hcresampler_core_U0_HwReg_width_c16_write => v_hcresampler_core_U0_HwReg_width_c16_write
    );
HwReg_height_c22_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_31
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln496_fu_269_p2,
      D(10 downto 0) => Block_entry3_proc_U0_ap_return_37(10 downto 0),
      HwReg_ClipMax_2_V_channel_empty_n => HwReg_ClipMax_2_V_channel_empty_n,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_height_c22_channel_full_n => HwReg_height_c22_channel_full_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state5,
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_height_c22_channel_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_height_c22_channel => ap_sync_channel_write_HwReg_height_c22_channel,
      ap_sync_channel_write_HwReg_height_c22_channel0 => ap_sync_channel_write_HwReg_height_c22_channel0,
      ap_sync_reg_channel_write_HwReg_height_c22_channel => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      internal_empty_n_reg_0 => HwReg_height_c22_channel_U_n_18,
      mOutPtr110_out => mOutPtr110_out_0
    );
HwReg_height_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_32
     port map (
      D(10 downto 0) => HwReg_height_c_dout(10 downto 0),
      HwReg_height_c19_empty_n => HwReg_height_c19_empty_n,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c15_empty_n => HwReg_width_c15_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      MultiPixStream2AXIvideo_U0_WidthOut_read => MultiPixStream2AXIvideo_U0_WidthOut_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_18,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_height_c19_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => HwReg_width_c_U_n_19,
      internal_full_n_reg_0(0) => MultiPixStream2AXIvideo_U0_n_7,
      v_hcresampler_core_1_U0_HwReg_width_c_write => v_hcresampler_core_1_U0_HwReg_width_c_write,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
HwReg_width_c15_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_33
     port map (
      D(10 downto 0) => HwReg_width_c15_dout(10 downto 0),
      HwReg_width_c15_empty_n => HwReg_width_c15_empty_n,
      HwReg_width_c15_full_n => HwReg_width_c15_full_n,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_width_c16_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => v_csc_core_U0_n_34,
      v_csc_core_U0_HwReg_width_c15_write => v_csc_core_U0_HwReg_width_c15_write,
      v_hcresampler_core_1_U0_HwReg_width_c_write => v_hcresampler_core_1_U0_HwReg_width_c_write
    );
HwReg_width_c16_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_34
     port map (
      D(10 downto 0) => HwReg_width_c17_dout(10 downto 0),
      HwReg_height_c20_full_n => HwReg_height_c20_full_n,
      HwReg_height_c21_empty_n => HwReg_height_c21_empty_n,
      HwReg_width_c16_empty_n => HwReg_width_c16_empty_n,
      HwReg_width_c16_full_n => HwReg_width_c16_full_n,
      HwReg_width_c17_empty_n => HwReg_width_c17_empty_n,
      Q(0) => ap_CS_fsm_state1_21,
      \SRL_SIG_reg[0][10]\(10 downto 0) => \SRL_SIG_reg[0]_7\(10 downto 0),
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_width_c16_dout(10 downto 0),
      \SRL_SIG_reg[1][10]_0\(10 downto 0) => \SRL_SIG_reg[1]_8\(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => bPassThru_422_or_420_In_loc_channel_U_n_9,
      internal_full_n_reg_0 => HwReg_width_c16_U_n_7,
      internal_full_n_reg_1 => HwReg_width_c16_U_n_44,
      mOutPtr(1 downto 0) => mOutPtr_9(1 downto 0),
      shiftReg_addr => shiftReg_addr_6,
      v_csc_core_U0_HwReg_width_c15_write => v_csc_core_U0_HwReg_width_c15_write,
      v_hcresampler_core_U0_HwReg_width_c16_write => v_hcresampler_core_U0_HwReg_width_c16_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
HwReg_width_c17_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_35
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c17_write => AXIvideo2MultiPixStream_U0_HwReg_width_c17_write,
      D(0) => ap_NS_fsm(1),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c21_full_n => HwReg_height_c21_full_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_width_c17_empty_n => HwReg_width_c17_empty_n,
      HwReg_width_c17_full_n => HwReg_width_c17_full_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      Q(0) => AXIvideo2MultiPixStream_U0_n_9,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_width_c18_channel_dout(10 downto 0),
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_width_c17_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_42,
      internal_full_n_reg_0 => HwReg_width_c17_U_n_19,
      v_hcresampler_core_U0_HwReg_width_c16_write => v_hcresampler_core_U0_HwReg_width_c16_write
    );
HwReg_width_c18_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_36
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln496_fu_269_p2,
      D(10 downto 0) => Block_entry3_proc_U0_ap_return_36(10 downto 0),
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      HwReg_width_c18_channel_full_n => HwReg_width_c18_channel_full_n,
      Q(0) => ap_CS_fsm_state5,
      \SRL_SIG_reg[1][10]\(10 downto 0) => HwReg_width_c18_channel_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_channel_write_HwReg_width_c18_channel => ap_sync_channel_write_HwReg_width_c18_channel,
      ap_sync_channel_write_HwReg_width_c18_channel0 => ap_sync_channel_write_HwReg_width_c18_channel0,
      ap_sync_reg_channel_write_HwReg_width_c18_channel => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      ap_sync_reg_channel_write_HwReg_width_c18_channel_reg => HwReg_width_c18_channel_U_n_18,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      mOutPtr110_out => mOutPtr110_out_1
    );
HwReg_width_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w11_d2_S_37
     port map (
      D(10 downto 0) => HwReg_width_c_dout(10 downto 0),
      HwReg_height_c19_empty_n => HwReg_height_c19_empty_n,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c15_empty_n => HwReg_width_c15_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      MultiPixStream2AXIvideo_U0_WidthOut_read => MultiPixStream2AXIvideo_U0_WidthOut_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_18,
      \SRL_SIG_reg[0][10]\(10 downto 0) => HwReg_width_c15_dout(10 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => bPassThru_422_or_420_Out_loc_channel_U_n_9,
      internal_full_n_reg_0 => HwReg_width_c_U_n_7,
      internal_full_n_reg_1 => HwReg_width_c_U_n_19,
      internal_full_n_reg_2(0) => MultiPixStream2AXIvideo_U0_n_7,
      v_hcresampler_core_1_U0_HwReg_width_c_write => v_hcresampler_core_1_U0_HwReg_width_c_write,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
MultiPixStream2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_payload_A_reg[23]\ => HwReg_OutVideoFormat_channel_U_n_7,
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      D(10 downto 0) => HwReg_width_c_dout(10 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_12,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_7,
      SR(0) => MultiPixStream2AXIvideo_U0_WidthOut_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(7) => stream_out_hresampled_U_n_7,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(6) => stream_out_hresampled_U_n_8,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(5) => stream_out_hresampled_U_n_9,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(4) => stream_out_hresampled_U_n_10,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(3) => stream_out_hresampled_U_n_11,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(2) => stream_out_hresampled_U_n_12,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(1) => stream_out_hresampled_U_n_13,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\(0) => stream_out_hresampled_U_n_14,
      ap_rst_n => ap_rst_n,
      \d_read_reg_22_reg[10]\(10 downto 0) => HwReg_height_c_dout(10 downto 0),
      \icmp_ln619_reg_376_reg[0]\ => MultiPixStream2AXIvideo_U0_n_5,
      \icmp_ln619_reg_376_reg[0]_0\(0) => MultiPixStream2AXIvideo_U0_n_17,
      internal_empty_n_reg => MultiPixStream2AXIvideo_U0_n_15,
      internal_full_n => internal_full_n_12,
      internal_full_n_reg => MultiPixStream2AXIvideo_U0_n_14,
      mOutPtr110_out => mOutPtr110_out_11,
      mOutPtr110_out_0 => mOutPtr110_out_10,
      \mOutPtr_reg[4]\ => v_hcresampler_core_1_U0_n_36,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      \out\(23 downto 0) => stream_out_hresampled_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_3,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n
    );
ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_2_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_2_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_BOffset_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_2_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_2_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ClampMin_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_2_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_2_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ClipMax_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ColEnd_channel,
      Q => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ColStart_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ColStart_channel,
      Q => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_2_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_2_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_GOffset_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K11_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K11_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K12_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K12_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K13_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K13_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K21_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K21_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K22_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K22_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K23_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K23_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K31_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K31_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K32_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K32_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K33_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_K33_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_2_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_2_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_ROffset_V_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_V_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_V_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_RowEnd_channel,
      Q => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_RowStart_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_RowStart_channel,
      Q => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_height_c22_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_height_c22_channel,
      Q => ap_sync_reg_channel_write_HwReg_height_c22_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_HwReg_width_c18_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_width_c18_channel,
      Q => ap_sync_reg_channel_write_HwReg_width_c18_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      R => CTRL_s_axi_U_n_76
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      R => CTRL_s_axi_U_n_76
    );
bPassThru_422_or_420_In_loc_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d3_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln722_fu_250_p2,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c20_full_n => HwReg_height_c20_full_n,
      HwReg_height_c21_empty_n => HwReg_height_c21_empty_n,
      HwReg_height_c22_channel_empty_n => HwReg_height_c22_channel_empty_n,
      HwReg_width_c16_full_n => HwReg_width_c16_full_n,
      HwReg_width_c17_empty_n => HwReg_width_c17_empty_n,
      HwReg_width_c18_channel_empty_n => HwReg_width_c18_channel_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state3_22,
      Q(0) => ap_CS_fsm_state1_21,
      S(1) => bPassThru_422_or_420_In_loc_channel_U_n_11,
      S(0) => bPassThru_422_or_420_In_loc_channel_U_n_12,
      SS(0) => ap_rst_n_inv,
      ap_block_pp0_stage0_110015 => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_block_pp0_stage0_110015\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      int_ap_idle_i_2_0(0) => MultiPixStream2AXIvideo_U0_n_7,
      int_ap_idle_i_6_0(0) => AXIvideo2MultiPixStream_U0_n_9,
      int_ap_idle_reg => HwReg_BOffset_V_channel_U_n_5,
      int_ap_idle_reg_0 => HwReg_K23_channel_U_n_5,
      int_ap_idle_reg_1 => HwReg_RowEnd_channel_U_n_5,
      int_ap_idle_reg_2(0) => ap_CS_fsm_state1_18,
      int_ap_idle_reg_3(0) => ap_CS_fsm_state1,
      internal_empty_n_reg_0 => bPassThru_422_or_420_In_loc_channel_U_n_9,
      \loopWidth_reg_421_reg[3]\(1) => HwReg_width_read_reg_410(2),
      \loopWidth_reg_421_reg[3]\(0) => HwReg_width_read_reg_410(0),
      mOutPtr110_out => mOutPtr110_out_20,
      \select_ln685_reg_416_reg[2]\(0) => Block_entry3_proc_U0_ap_return_34,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
bPassThru_422_or_420_Out_loc_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w1_d5_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      CO(0) => icmp_ln722_fu_263_p2,
      HwReg_height_c19_empty_n => HwReg_height_c19_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c15_empty_n => HwReg_width_c15_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state1_18,
      S(0) => bPassThru_422_or_420_Out_loc_channel_U_n_10,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      if_din(0) => Block_entry3_proc_U0_ap_return_35,
      internal_empty_n_reg_0 => bPassThru_422_or_420_Out_loc_channel_U_n_9,
      \loopWidth_reg_440_reg[3]\(0) => HwReg_width_read_reg_429(1),
      mOutPtr110_out => mOutPtr110_out_17,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      select_ln720_fu_233_p3(0) => select_ln720_fu_233_p3(1),
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
stream_csc_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S
     port map (
      E(0) => v_csc_core_U0_n_30,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => v_csc_core_U0_stream_csc_din(23 downto 0),
      internal_empty_n_reg_0 => v_csc_core_U0_n_33,
      mOutPtr110_out => mOutPtr110_out_13,
      \out\(23 downto 0) => stream_csc_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_14,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      v_hcresampler_core_1_U0_stream_csc_read => v_hcresampler_core_1_U0_stream_csc_read
    );
stream_in_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_38
     port map (
      E(0) => AXIvideo2MultiPixStream_U0_n_38,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_41,
      mOutPtr110_out => mOutPtr110_out,
      \out\(23 downto 0) => stream_in_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_hcresampler_core_U0_stream_in_read => v_hcresampler_core_U0_stream_in_read
    );
stream_in_hresampled_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_39
     port map (
      E(0) => v_csc_core_U0_n_29,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(23 downto 0) => v_hcresampler_core_U0_stream_in_hresampled_din(23 downto 0),
      internal_empty_n_reg_0 => v_csc_core_U0_n_27,
      internal_full_n => internal_full_n,
      internal_full_n_reg_0 => v_csc_core_U0_n_26,
      mOutPtr110_out => mOutPtr110_out_15,
      \out\(23 downto 0) => stream_in_hresampled_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_19,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n
    );
stream_out_hresampled_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_fifo_w24_d16_S_40
     port map (
      E(0) => MultiPixStream2AXIvideo_U0_n_17,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]\ => HwReg_OutVideoFormat_channel_U_n_7,
      \ap_phi_reg_pp0_iter2_p_Val2_s_reg_171_reg[7]_0\ => MultiPixStream2AXIvideo_U0_n_5,
      ap_rst_n => ap_rst_n,
      \icmp_ln619_reg_376_reg[0]\(7) => stream_out_hresampled_U_n_7,
      \icmp_ln619_reg_376_reg[0]\(6) => stream_out_hresampled_U_n_8,
      \icmp_ln619_reg_376_reg[0]\(5) => stream_out_hresampled_U_n_9,
      \icmp_ln619_reg_376_reg[0]\(4) => stream_out_hresampled_U_n_10,
      \icmp_ln619_reg_376_reg[0]\(3) => stream_out_hresampled_U_n_11,
      \icmp_ln619_reg_376_reg[0]\(2) => stream_out_hresampled_U_n_12,
      \icmp_ln619_reg_376_reg[0]\(1) => stream_out_hresampled_U_n_13,
      \icmp_ln619_reg_376_reg[0]\(0) => stream_out_hresampled_U_n_14,
      \in\(23 downto 0) => v_hcresampler_core_1_U0_stream_out_hresampled_din(23 downto 0),
      internal_empty_n_reg_0 => MultiPixStream2AXIvideo_U0_n_15,
      internal_full_n => internal_full_n_12,
      internal_full_n_reg_0 => MultiPixStream2AXIvideo_U0_n_14,
      mOutPtr110_out => mOutPtr110_out_10,
      \out\(23 downto 0) => stream_out_hresampled_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_16,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n
    );
v_csc_core_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc_core
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => coef11_fu_472_p3(15 downto 0),
      C(9 downto 0) => C(21 downto 12),
      CO(0) => cmp17_not_fu_426_p2,
      D(7 downto 0) => max_val_fu_682_p3(7 downto 0),
      DI(1) => HwReg_ColEnd_channel_U_n_5,
      DI(0) => HwReg_ColEnd_channel_U_n_6,
      E(0) => v_csc_core_U0_n_29,
      HwReg_height_c19_full_n => HwReg_height_c19_full_n,
      HwReg_height_c20_empty_n => HwReg_height_c20_empty_n,
      HwReg_width_c15_full_n => HwReg_width_c15_full_n,
      HwReg_width_c16_empty_n => HwReg_width_c16_empty_n,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      S(1) => HwReg_ColEnd_channel_U_n_19,
      S(0) => HwReg_ColEnd_channel_U_n_20,
      SS(0) => ap_rst_n_inv,
      \add_ln89_1_reg_619_reg[10]_0\(3 downto 1) => HwReg_height_c20_dout(10 downto 8),
      \add_ln89_1_reg_619_reg[10]_0\(0) => HwReg_height_c20_dout(0),
      \add_ln89_1_reg_619_reg[11]_0\(10 downto 0) => \SRL_SIG_reg[0]_4\(10 downto 0),
      \add_ln89_1_reg_619_reg[11]_1\(10 downto 0) => \SRL_SIG_reg[1]_5\(10 downto 0),
      \add_ln89_reg_614_reg[10]_0\(3 downto 1) => HwReg_width_c16_dout(10 downto 8),
      \add_ln89_reg_614_reg[10]_0\(0) => HwReg_width_c16_dout(0),
      \add_ln89_reg_614_reg[11]_0\(10 downto 0) => \SRL_SIG_reg[0]_7\(10 downto 0),
      \add_ln89_reg_614_reg[11]_1\(10 downto 0) => \SRL_SIG_reg[1]_8\(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => v_csc_core_U0_n_33,
      ap_enable_reg_pp0_iter9_reg(0) => v_csc_core_U0_n_30,
      ap_rst_n => ap_rst_n,
      \cmp20_not_reg_632_reg[0]_0\(1) => HwReg_RowEnd_channel_U_n_9,
      \cmp20_not_reg_632_reg[0]_0\(0) => HwReg_RowEnd_channel_U_n_10,
      \cmp20_not_reg_632_reg[0]_i_2_0\(11 downto 0) => HwReg_RowEnd_channel_dout(11 downto 0),
      \icmp_ln104_1_fu_397_p2_carry__0\(11 downto 0) => HwReg_ColEnd_channel_dout(11 downto 0),
      \in\(23 downto 0) => v_csc_core_U0_stream_csc_din(23 downto 0),
      internal_empty_n_reg => v_csc_core_U0_n_27,
      internal_full_n => internal_full_n,
      internal_full_n_reg => v_csc_core_U0_n_26,
      internal_full_n_reg_0 => v_csc_core_U0_n_34,
      internal_full_n_reg_1 => v_csc_core_U0_n_35,
      mOutPtr(1 downto 0) => mOutPtr_9(1 downto 0),
      mOutPtr110_out => mOutPtr110_out_15,
      mOutPtr110_out_0 => mOutPtr110_out_13,
      mOutPtr_1(1 downto 0) => mOutPtr(1 downto 0),
      \mOutPtr_reg[4]\ => v_hcresampler_core_U0_n_38,
      \min_val_reg_1334_reg[7]\(7 downto 0) => min_val_fu_687_p3(7 downto 0),
      \or_ln105_1_reg_1111[0]_i_2\(12) => HwReg_ColStart_channel_dout(15),
      \or_ln105_1_reg_1111[0]_i_2\(11 downto 0) => HwReg_ColStart_channel_dout(11 downto 0),
      \or_ln105_1_reg_1111[0]_i_2_0\(1) => HwReg_ColStart_channel_U_n_24,
      \or_ln105_1_reg_1111[0]_i_2_0\(0) => HwReg_ColStart_channel_U_n_25,
      \or_ln105_1_reg_1111[0]_i_2_1\(1) => HwReg_ColEnd_channel_U_n_25,
      \or_ln105_1_reg_1111[0]_i_2_1\(0) => HwReg_ColEnd_channel_U_n_26,
      \or_ln105_1_reg_1111[0]_i_2_2\(1) => HwReg_ColStart_channel_U_n_5,
      \or_ln105_1_reg_1111[0]_i_2_2\(0) => HwReg_ColStart_channel_U_n_6,
      or_ln105_2_reg_1131 => or_ln105_2_reg_1131,
      or_ln105_2_reg_1131_pp0_iter2_reg => or_ln105_2_reg_1131_pp0_iter2_reg,
      or_ln105_2_reg_1131_pp0_iter4_reg => or_ln105_2_reg_1131_pp0_iter4_reg,
      or_ln105_2_reg_1131_pp0_iter6_reg => or_ln105_2_reg_1131_pp0_iter6_reg,
      \out\(23 downto 0) => stream_in_hresampled_dout(23 downto 0),
      p_reg_reg(15 downto 0) => coef13_fu_535_p3(15 downto 0),
      p_reg_reg_0(15) => HwReg_K22_channel_U_n_8,
      p_reg_reg_0(14) => HwReg_K22_channel_U_n_9,
      p_reg_reg_0(13) => HwReg_K22_channel_U_n_10,
      p_reg_reg_0(12) => HwReg_K22_channel_U_n_11,
      p_reg_reg_0(11) => HwReg_K22_channel_U_n_12,
      p_reg_reg_0(10) => HwReg_K22_channel_U_n_13,
      p_reg_reg_0(9) => HwReg_K22_channel_U_n_14,
      p_reg_reg_0(8) => HwReg_K22_channel_U_n_15,
      p_reg_reg_0(7) => HwReg_K22_channel_U_n_16,
      p_reg_reg_0(6) => HwReg_K22_channel_U_n_17,
      p_reg_reg_0(5) => HwReg_K22_channel_U_n_18,
      p_reg_reg_0(4) => HwReg_K22_channel_U_n_19,
      p_reg_reg_0(3) => HwReg_K22_channel_U_n_20,
      p_reg_reg_0(2) => HwReg_K22_channel_U_n_21,
      p_reg_reg_0(1) => HwReg_K22_channel_U_n_22,
      p_reg_reg_0(0) => HwReg_K22_channel_U_n_23,
      p_reg_reg_1(15 downto 0) => coef21_fu_482_p3(15 downto 0),
      p_reg_reg_2(15 downto 0) => coef23_fu_540_p3(15 downto 0),
      p_reg_reg_3(9) => HwReg_GOffset_V_channel_U_n_8,
      p_reg_reg_3(8) => HwReg_GOffset_V_channel_U_n_9,
      p_reg_reg_3(7) => HwReg_GOffset_V_channel_U_n_10,
      p_reg_reg_3(6) => HwReg_GOffset_V_channel_U_n_11,
      p_reg_reg_3(5) => HwReg_GOffset_V_channel_U_n_12,
      p_reg_reg_3(4) => HwReg_GOffset_V_channel_U_n_13,
      p_reg_reg_3(3) => HwReg_GOffset_V_channel_U_n_14,
      p_reg_reg_3(2) => HwReg_GOffset_V_channel_U_n_15,
      p_reg_reg_3(1) => HwReg_GOffset_V_channel_U_n_16,
      p_reg_reg_3(0) => HwReg_GOffset_V_channel_U_n_17,
      p_reg_reg_4(15) => HwReg_K32_channel_U_n_9,
      p_reg_reg_4(14) => HwReg_K32_channel_U_n_10,
      p_reg_reg_4(13) => HwReg_K32_channel_U_n_11,
      p_reg_reg_4(12) => HwReg_K32_channel_U_n_12,
      p_reg_reg_4(11) => HwReg_K32_channel_U_n_13,
      p_reg_reg_4(10) => HwReg_K32_channel_U_n_14,
      p_reg_reg_4(9) => HwReg_K32_channel_U_n_15,
      p_reg_reg_4(8) => HwReg_K32_channel_U_n_16,
      p_reg_reg_4(7) => HwReg_K32_channel_U_n_17,
      p_reg_reg_4(6) => HwReg_K32_channel_U_n_18,
      p_reg_reg_4(5) => HwReg_K32_channel_U_n_19,
      p_reg_reg_4(4) => HwReg_K32_channel_U_n_20,
      p_reg_reg_4(3) => HwReg_K32_channel_U_n_21,
      p_reg_reg_4(2) => HwReg_K32_channel_U_n_22,
      p_reg_reg_4(1) => HwReg_K32_channel_U_n_23,
      p_reg_reg_4(0) => HwReg_K32_channel_U_n_24,
      p_reg_reg_5(15 downto 0) => coef31_fu_492_p3(15 downto 0),
      p_reg_reg_6(15 downto 0) => coef33_fu_545_p3(15 downto 0),
      p_reg_reg_7(9) => HwReg_BOffset_V_channel_U_n_9,
      p_reg_reg_7(8) => HwReg_BOffset_V_channel_U_n_10,
      p_reg_reg_7(7) => HwReg_BOffset_V_channel_U_n_11,
      p_reg_reg_7(6) => HwReg_BOffset_V_channel_U_n_12,
      p_reg_reg_7(5) => HwReg_BOffset_V_channel_U_n_13,
      p_reg_reg_7(4) => HwReg_BOffset_V_channel_U_n_14,
      p_reg_reg_7(3) => HwReg_BOffset_V_channel_U_n_15,
      p_reg_reg_7(2) => HwReg_BOffset_V_channel_U_n_16,
      p_reg_reg_7(1) => HwReg_BOffset_V_channel_U_n_17,
      p_reg_reg_7(0) => HwReg_BOffset_V_channel_U_n_18,
      shiftReg_addr => shiftReg_addr_6,
      shiftReg_addr_2 => shiftReg_addr,
      shiftReg_ce => shiftReg_ce_14,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      v_csc_core_U0_HwReg_width_c15_write => v_csc_core_U0_HwReg_width_c15_write,
      v_csc_core_U0_ap_ready => v_csc_core_U0_ap_ready,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      v_hcresampler_core_1_U0_stream_csc_read => v_hcresampler_core_1_U0_stream_csc_read,
      \y_fu_124_reg[11]_0\(11 downto 0) => y_fu_124_reg(11 downto 0),
      \y_fu_124_reg[9]_0\(0) => icmp_ln89_fu_421_p2
    );
v_hcresampler_core_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core_1
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      CO(0) => icmp_ln722_fu_263_p2,
      D(10 downto 0) => HwReg_width_c15_dout(10 downto 0),
      E(0) => v_hcresampler_core_1_U0_stream_csc_read,
      HwReg_height_c19_empty_n => HwReg_height_c19_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c15_empty_n => HwReg_width_c15_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      \HwReg_width_read_reg_429_reg[1]_0\(0) => HwReg_width_read_reg_429(1),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state1_18,
      S(0) => bPassThru_422_or_420_Out_loc_channel_U_n_10,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\ => HwReg_width_c_U_n_7,
      \ap_CS_fsm_reg[4]_0\ => v_hcresampler_core_1_U0_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      \in\(23 downto 0) => v_hcresampler_core_1_U0_stream_out_hresampled_din(23 downto 0),
      internal_full_n_reg => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      \loopHeight_reg_424_reg[10]_0\(10 downto 0) => HwReg_height_c19_dout(10 downto 0),
      mOutPtr110_out => mOutPtr110_out_17,
      \out\(23 downto 0) => stream_csc_dout(23 downto 0),
      select_ln720_fu_233_p3(0) => select_ln720_fu_233_p3(1),
      shiftReg_ce => shiftReg_ce_16,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      v_hcresampler_core_1_U0_HwReg_width_c_write => v_hcresampler_core_1_U0_HwReg_width_c_write,
      v_hcresampler_core_1_U0_ap_start => v_hcresampler_core_1_U0_ap_start
    );
v_hcresampler_core_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_hcresampler_core
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      CO(0) => icmp_ln722_fu_250_p2,
      D(10 downto 0) => HwReg_width_c17_dout(10 downto 0),
      E(0) => v_hcresampler_core_U0_stream_in_read,
      HwReg_height_c20_full_n => HwReg_height_c20_full_n,
      HwReg_height_c21_empty_n => HwReg_height_c21_empty_n,
      HwReg_width_c16_full_n => HwReg_width_c16_full_n,
      HwReg_width_c17_empty_n => HwReg_width_c17_empty_n,
      \HwReg_width_read_reg_410_reg[2]_0\(1) => HwReg_width_read_reg_410(2),
      \HwReg_width_read_reg_410_reg[2]_0\(0) => HwReg_width_read_reg_410(0),
      Q(1) => ap_CS_fsm_state3_22,
      Q(0) => ap_CS_fsm_state1_21,
      S(1) => bPassThru_422_or_420_In_loc_channel_U_n_11,
      S(0) => bPassThru_422_or_420_In_loc_channel_U_n_12,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\ => HwReg_width_c16_U_n_7,
      ap_block_pp0_stage0_110015 => \grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_180/ap_block_pp0_stage0_110015\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      \in\(23 downto 0) => v_hcresampler_core_U0_stream_in_hresampled_din(23 downto 0),
      \loopHeight_reg_405_reg[10]_0\(10 downto 0) => HwReg_height_c21_dout(10 downto 0),
      mOutPtr110_out => mOutPtr110_out_20,
      \out\(23 downto 0) => stream_in_dout(23 downto 0),
      shiftReg_ce => shiftReg_ce_19,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      \tmp_reg_792_pp0_iter1_reg_reg[0]\ => v_hcresampler_core_U0_n_38,
      v_hcresampler_core_U0_HwReg_width_c16_write => v_hcresampler_core_U0_HwReg_width_c16_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_3a92_csc_0,bd_3a92_csc_0_v_csc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "bd_3a92_csc_0_v_csc,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 9;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 177777771, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 9, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 177777771, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 177777771, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_3a92_csc_0_v_csc
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(8 downto 0) => s_axi_CTRL_ARADDR(8 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(8 downto 0) => s_axi_CTRL_AWADDR(8 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(2 downto 0) => B"000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => B"000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
