 
****************************************
Report : qor
Design : cpu
Version: K-2015.06
Date   : Thu May 16 16:14:30 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          2.82
  Critical Path Slack:           0.00
  Critical Path Clk Period:      3.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:              19.00
  Critical Path Length:          1.72
  Critical Path Slack:           0.62
  Critical Path Clk Period:      3.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.69
  Critical Path Slack:           0.46
  Critical Path Clk Period:      3.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.83
  Critical Path Slack:          -0.47
  Critical Path Clk Period:      3.30
  Total Negative Slack:         -5.75
  No. of Violating Paths:       40.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3248
  Buf/Inv Cell Count:             356
  Buf Cell Count:                  48
  Inv Cell Count:                 314
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2578
  Sequential Cell Count:          670
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3968.000000
  Noncombinational Area:  3640.500000
  Buf/Inv Area:            407.250000
  Total Buffer Area:            87.25
  Total Inverter Area:         353.00
  Macro/Black Box Area:      0.000000
  Net Area:               1238.129972
  -----------------------------------
  Cell Area:              7608.500000
  Design Area:            8846.629972


  Design Rules
  -----------------------------------
  Total Number of Nets:          3285
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: helium3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.14
  -----------------------------------------
  Overall Compile Time:               15.16
  Overall Compile Wall Clock Time:   230.18

  --------------------------------------------------------------------

  Design  WNS: 0.47  TNS: 5.75  Number of Violating Paths: 40


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
