Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov  3 15:27:03 2020
| Host         : DESKTOP-SN0IEDA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CYCLICSHIFTER_control_sets_placed.rpt
| Design       : CYCLICSHIFTER
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | COMPUTE_UNIT_INST/CONTROLLER_INST/VALUE_reg[0][0]       | RESET_IBUF       |                2 |              8 |
|  CLK_IBUF_BUFG | COMPUTE_UNIT_INST/CONTROLLER_INST/LEN_OUT_reg[0][0]     | RESET_IBUF       |                1 |              8 |
|  CLK_IBUF_BUFG | COMPUTE_UNIT_INST/CONTROLLER_INST/E[0]                  | RESET_IBUF       |                2 |             16 |
|  CLK_IBUF_BUFG | COMPUTE_UNIT_INST/CONTROLLER_INST/OPERAND_OUT_reg[0][0] | RESET_IBUF       |                1 |             16 |
|  CLK_IBUF_BUFG |                                                         |                  |                5 |             36 |
+----------------+---------------------------------------------------------+------------------+------------------+----------------+


