module t_flipflop(
input clk,rst,t,
output reg q);
always@(posedge clk)
begin 
if(rst)
q<=1'b0;
else if(t)
q<=~q;
else
q<=q;
end
endmodule
