[
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Lex.html#",
      "description": {
        "fct-module": "Language.Verilog.Lex",
        "fct-package": "verilog",
        "fct-signature": "module",
        "fct-source": "src/Language-Verilog-Lex.html",
        "fct-type": "module",
        "title": "Lex"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Lex",
        "module": "Language.Verilog.Lex",
        "name": "Lex",
        "normalized": "",
        "package": "verilog",
        "partial": "Lex",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Lex.html#v:alexScanTokens",
      "description": {
        "fct-module": "Language.Verilog.Lex",
        "fct-package": "verilog",
        "fct-signature": "String -\u003e [Token]",
        "fct-source": "src/Language-Verilog-Lex.html#alexScanTokens",
        "fct-type": "function",
        "title": "alexScanTokens"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Lex",
        "module": "Language.Verilog.Lex",
        "name": "alexScanTokens",
        "normalized": "String-\u003e[Token]",
        "package": "verilog",
        "partial": "Scan Tokens",
        "signature": "String-\u003e[Token]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Parse.html#",
      "description": {
        "fct-module": "Language.Verilog.Parse",
        "fct-package": "verilog",
        "fct-signature": "module",
        "fct-source": "src/Language-Verilog-Parse.html",
        "fct-type": "module",
        "title": "Parse"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Parse",
        "module": "Language.Verilog.Parse",
        "name": "Parse",
        "normalized": "",
        "package": "verilog",
        "partial": "Parse",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Parse.html#v:parseFile",
      "description": {
        "fct-descr": "\u003cp\u003eParses a file given a table of predefined macros, the file name, and the file contents.\n\u003c/p\u003e",
        "fct-module": "Language.Verilog.Parse",
        "fct-package": "verilog",
        "fct-signature": "[(String, String)] -\u003e FilePath -\u003e String -\u003e [Module]",
        "fct-source": "src/Language-Verilog-Parse.html#parseFile",
        "fct-type": "function",
        "title": "parseFile"
      },
      "index": {
        "description": "Parses file given table of predefined macros the file name and the file contents",
        "hierarchy": "Language Verilog Parse",
        "module": "Language.Verilog.Parse",
        "name": "parseFile",
        "normalized": "[(String,String)]-\u003eFilePath-\u003eString-\u003e[Module]",
        "package": "verilog",
        "partial": "File",
        "signature": "[(String,String)]-\u003eFilePath-\u003eString-\u003e[Module]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Preprocess.html#",
      "description": {
        "fct-module": "Language.Verilog.Preprocess",
        "fct-package": "verilog",
        "fct-signature": "module",
        "fct-source": "src/Language-Verilog-Preprocess.html",
        "fct-type": "module",
        "title": "Preprocess"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Preprocess",
        "module": "Language.Verilog.Preprocess",
        "name": "Preprocess",
        "normalized": "",
        "package": "verilog",
        "partial": "Preprocess",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Preprocess.html#v:preprocess",
      "description": {
        "fct-descr": "\u003cp\u003eA simple `define preprocessor.  \n\u003c/p\u003e",
        "fct-module": "Language.Verilog.Preprocess",
        "fct-package": "verilog",
        "fct-signature": "[(String, String)] -\u003e FilePath -\u003e String -\u003e String",
        "fct-source": "src/Language-Verilog-Preprocess.html#preprocess",
        "fct-type": "function",
        "title": "preprocess"
      },
      "index": {
        "description": "simple define preprocessor",
        "hierarchy": "Language Verilog Preprocess",
        "module": "Language.Verilog.Preprocess",
        "name": "preprocess",
        "normalized": "[(String,String)]-\u003eFilePath-\u003eString-\u003eString",
        "package": "verilog",
        "partial": "",
        "signature": "[(String,String)]-\u003eFilePath-\u003eString-\u003eString"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Preprocess.html#v:uncomment",
      "description": {
        "fct-descr": "\u003cp\u003eRemove comments from code.\n\u003c/p\u003e",
        "fct-module": "Language.Verilog.Preprocess",
        "fct-package": "verilog",
        "fct-signature": "FilePath -\u003e String -\u003e String",
        "fct-source": "src/Language-Verilog-Preprocess.html#uncomment",
        "fct-type": "function",
        "title": "uncomment"
      },
      "index": {
        "description": "Remove comments from code",
        "hierarchy": "Language Verilog Preprocess",
        "module": "Language.Verilog.Preprocess",
        "name": "uncomment",
        "normalized": "FilePath-\u003eString-\u003eString",
        "package": "verilog",
        "partial": "",
        "signature": "FilePath-\u003eString-\u003eString"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "module",
        "fct-source": "src/Language-Verilog-Tokens.html",
        "fct-type": "module",
        "title": "Tokens"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Tokens",
        "normalized": "",
        "package": "verilog",
        "partial": "Tokens",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#t:Position",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Tokens.html#Position",
        "fct-type": "data",
        "title": "Position"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Position",
        "normalized": "",
        "package": "verilog",
        "partial": "Position",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#t:Token",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Tokens.html#Token",
        "fct-type": "data",
        "title": "Token"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Token",
        "normalized": "",
        "package": "verilog",
        "partial": "Token",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#t:TokenInfo",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "data",
        "title": "TokenInfo"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "TokenInfo",
        "normalized": "",
        "package": "verilog",
        "partial": "Token Info",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Id_escaped",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Id_escaped",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Id_escaped"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Id_escaped",
        "normalized": "",
        "package": "verilog",
        "partial": "Id",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Id_simple",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Id_simple",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Id_simple"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Id_simple",
        "normalized": "",
        "package": "verilog",
        "partial": "Id",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Id_system",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Id_system",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Id_system"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Id_system",
        "normalized": "",
        "package": "verilog",
        "partial": "Id",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_alias",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_alias",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_alias"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_alias",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_always",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_always",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_always"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_always",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_always_comb",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_always_comb",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_always_comb"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_always_comb",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_always_ff",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_always_ff",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_always_ff"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_always_ff",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_always_latch",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_always_latch",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_always_latch"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_always_latch",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_and",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_and",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_and"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_and",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_assert",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_assert",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_assert"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_assert",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_assign",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_assign",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_assign"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_assign",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_assume",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_assume",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_assume"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_assume",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_automatic",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_automatic",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_automatic"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_automatic",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_before",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_before",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_before"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_before",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_begin",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_begin",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_begin"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_begin",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_bind",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_bind",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_bind"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_bind",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_bins",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_bins",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_bins"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_bins",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_binsof",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_binsof",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_binsof"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_binsof",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_bit",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_bit",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_bit"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_bit",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_break",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_break",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_break"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_break",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_buf",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_buf",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_buf"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_buf",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_bufif0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_bufif0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_bufif0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_bufif0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_bufif1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_bufif1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_bufif1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_bufif1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_byte",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_byte",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_byte"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_byte",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_case",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_case",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_case"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_case",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_casex",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_casex",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_casex"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_casex",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_casez",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_casez",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_casez"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_casez",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_cell",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_cell",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_cell"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_cell",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_chandle",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_chandle",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_chandle"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_chandle",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_class",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_class",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_class"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_class",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_clocking",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_clocking",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_clocking"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_clocking",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_cmos",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_cmos",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_cmos"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_cmos",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_config",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_config",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_config"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_config",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_const",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_const",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_const"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_const",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_constraint",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_constraint",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_constraint"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_constraint",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_context",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_context",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_context"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_context",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_continue",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_continue",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_continue"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_continue",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_cover",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_cover",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_cover"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_cover",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_covergroup",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_covergroup",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_covergroup"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_covergroup",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_coverpoint",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_coverpoint",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_coverpoint"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_coverpoint",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_cross",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_cross",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_cross"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_cross",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_deassign",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_deassign",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_deassign"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_deassign",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_default",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_default",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_default"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_default",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_defparam",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_defparam",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_defparam"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_defparam",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_design",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_design",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_design"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_design",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_disable",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_disable",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_disable"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_disable",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_dist",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_dist",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_dist"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_dist",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_do",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_do",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_do"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_do",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_edge",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_edge",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_edge"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_edge",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_else",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_else",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_else"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_else",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_end",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_end",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_end"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_end",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endcase",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endcase",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endcase"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endcase",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endclass",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endclass",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endclass"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endclass",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endclocking",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endclocking",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endclocking"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endclocking",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endconfig",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endconfig",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endconfig"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endconfig",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endfunction",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endfunction",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endfunction"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endfunction",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endgenerate",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endgenerate",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endgenerate"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endgenerate",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endgroup",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endgroup",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endgroup"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endgroup",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endinterface",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endinterface",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endinterface"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endinterface",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endmodule",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endmodule",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endmodule"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endmodule",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endpackage",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endpackage",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endpackage"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endpackage",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endprimitive",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endprimitive",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endprimitive"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endprimitive",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endprogram",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endprogram",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endprogram"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endprogram",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endproperty",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endproperty",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endproperty"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endproperty",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endsequence",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endsequence",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endsequence"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endsequence",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endspecify",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endspecify",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endspecify"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endspecify",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endtable",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endtable",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endtable"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endtable",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_endtask",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_endtask",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_endtask"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_endtask",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_enum",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_enum",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_enum"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_enum",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_event",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_event",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_event"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_event",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_expect",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_expect",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_expect"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_expect",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_export",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_export",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_export"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_export",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_extends",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_extends",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_extends"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_extends",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_extern",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_extern",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_extern"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_extern",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_final",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_final",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_final"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_final",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_first_match",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_first_match",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_first_match"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_first_match",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_for",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_for",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_for"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_for",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_force",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_force",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_force"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_force",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_foreach",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_foreach",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_foreach"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_foreach",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_forever",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_forever",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_forever"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_forever",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_fork",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_fork",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_fork"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_fork",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_forkjoin",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_forkjoin",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_forkjoin"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_forkjoin",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_function",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_function",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_function"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_function",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_function_prototype",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_function_prototype",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_function_prototype"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_function_prototype",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_generate",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_generate",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_generate"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_generate",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_genvar",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_genvar",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_genvar"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_genvar",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_highz0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_highz0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_highz0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_highz0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_highz1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_highz1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_highz1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_highz1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_if",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_if",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_if"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_if",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_iff",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_iff",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_iff"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_iff",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_ifnone",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_ifnone",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_ifnone"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_ifnone",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_ignore_bins",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_ignore_bins",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_ignore_bins"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_ignore_bins",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_illegal_bins",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_illegal_bins",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_illegal_bins"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_illegal_bins",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_import",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_import",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_import"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_import",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_incdir",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_incdir",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_incdir"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_incdir",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_include",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_include",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_include"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_include",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_initial",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_initial",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_initial"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_initial",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_inout",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_inout",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_inout"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_inout",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_input",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_input",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_input"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_input",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_inside",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_inside",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_inside"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_inside",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_instance",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_instance",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_instance"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_instance",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_int",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_int",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_int"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_int",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_integer",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_integer",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_integer"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_integer",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_interface",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_interface",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_interface"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_interface",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_intersect",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_intersect",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_intersect"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_intersect",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_join",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_join",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_join"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_join",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_join_any",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_join_any",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_join_any"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_join_any",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_join_none",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_join_none",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_join_none"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_join_none",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_large",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_large",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_large"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_large",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_liblist",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_liblist",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_liblist"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_liblist",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_library",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_library",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_library"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_library",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_local",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_local",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_local"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_local",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_localparam",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_localparam",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_localparam"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_localparam",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_logic",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_logic",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_logic"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_logic",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_longint",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_longint",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_longint"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_longint",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_macromodule",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_macromodule",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_macromodule"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_macromodule",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_matches",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_matches",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_matches"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_matches",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_medium",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_medium",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_medium"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_medium",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_modport",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_modport",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_modport"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_modport",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_module",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_module",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_module"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_module",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_nand",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_nand",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_nand"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_nand",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_negedge",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_negedge",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_negedge"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_negedge",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_new",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_new",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_new"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_new",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_nmos",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_nmos",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_nmos"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_nmos",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_nor",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_nor",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_nor"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_nor",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_noshowcancelled",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_noshowcancelled",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_noshowcancelled"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_noshowcancelled",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_not",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_not",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_not"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_not",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_notif0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_notif0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_notif0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_notif0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_notif1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_notif1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_notif1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_notif1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_null",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_null",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_null"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_null",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_option",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_option",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_option"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_option",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_or",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_or",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_or"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_or",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_output",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_output",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_output"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_output",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_package",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_package",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_package"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_package",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_packed",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_packed",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_packed"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_packed",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_parameter",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_parameter",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_parameter"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_parameter",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pathpulse_dollar",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pathpulse_dollar",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pathpulse_dollar"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pathpulse_dollar",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pmos",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pmos",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pmos"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pmos",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_posedge",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_posedge",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_posedge"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_posedge",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_primitive",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_primitive",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_primitive"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_primitive",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_priority",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_priority",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_priority"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_priority",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_program",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_program",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_program"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_program",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_property",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_property",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_property"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_property",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_protected",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_protected",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_protected"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_protected",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pull0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pull0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pull0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pull0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pull1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pull1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pull1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pull1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pulldown",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pulldown",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pulldown"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pulldown",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pullup",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pullup",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pullup"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pullup",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pulsestyle_ondetect",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pulsestyle_ondetect",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pulsestyle_ondetect"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pulsestyle_ondetect",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pulsestyle_onevent",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pulsestyle_onevent",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pulsestyle_onevent"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pulsestyle_onevent",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_pure",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_pure",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_pure"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_pure",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_rand",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_rand",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_rand"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_rand",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_randc",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_randc",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_randc"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_randc",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_randcase",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_randcase",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_randcase"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_randcase",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_randsequence",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_randsequence",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_randsequence"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_randsequence",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_rcmos",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_rcmos",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_rcmos"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_rcmos",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_real",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_real",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_real"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_real",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_realtime",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_realtime",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_realtime"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_realtime",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_ref",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_ref",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_ref"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_ref",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_reg",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_reg",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_reg"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_reg",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_release",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_release",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_release"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_release",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_repeat",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_repeat",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_repeat"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_repeat",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_return",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_return",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_return"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_return",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_rnmos",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_rnmos",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_rnmos"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_rnmos",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_rpmos",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_rpmos",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_rpmos"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_rpmos",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_rtran",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_rtran",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_rtran"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_rtran",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_rtranif0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_rtranif0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_rtranif0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_rtranif0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_rtranif1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_rtranif1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_rtranif1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_rtranif1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_scalared",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_scalared",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_scalared"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_scalared",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_sequence",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_sequence",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_sequence"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_sequence",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_shortint",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_shortint",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_shortint"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_shortint",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_shortreal",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_shortreal",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_shortreal"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_shortreal",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_showcancelled",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_showcancelled",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_showcancelled"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_showcancelled",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_signed",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_signed",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_signed"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_signed",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_small",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_small",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_small"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_small",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_solve",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_solve",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_solve"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_solve",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_specify",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_specify",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_specify"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_specify",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_specparam",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_specparam",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_specparam"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_specparam",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_static",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_static",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_static"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_static",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_strength0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_strength0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_strength0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_strength0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_strength1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_strength1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_strength1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_strength1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_string",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_string",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_string"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_string",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_strong0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_strong0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_strong0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_strong0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_strong1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_strong1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_strong1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_strong1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_struct",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_struct",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_struct"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_struct",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_super",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_super",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_super"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_super",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_supply0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_supply0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_supply0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_supply0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_supply1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_supply1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_supply1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_supply1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_table",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_table",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_table"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_table",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_tagged",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_tagged",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_tagged"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_tagged",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_task",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_task",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_task"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_task",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_this",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_this",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_this"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_this",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_throughout",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_throughout",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_throughout"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_throughout",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_time",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_time",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_time"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_time",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_timeprecision",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_timeprecision",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_timeprecision"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_timeprecision",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_timeunit",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_timeunit",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_timeunit"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_timeunit",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_tran",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_tran",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_tran"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_tran",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_tranif0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_tranif0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_tranif0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_tranif0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_tranif1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_tranif1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_tranif1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_tranif1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_tri",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_tri",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_tri"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_tri",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_tri0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_tri0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_tri0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_tri0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_tri1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_tri1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_tri1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_tri1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_triand",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_triand",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_triand"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_triand",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_trior",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_trior",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_trior"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_trior",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_trireg",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_trireg",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_trireg"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_trireg",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_type",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_type",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_type"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_type",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_type_option",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_type_option",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_type_option"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_type_option",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_typedef",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_typedef",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_typedef"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_typedef",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_union",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_union",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_union"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_union",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_unique",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_unique",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_unique"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_unique",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_unsigned",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_unsigned",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_unsigned"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_unsigned",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_use",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_use",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_use"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_use",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_var",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_var",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_var"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_var",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_vectored",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_vectored",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_vectored"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_vectored",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_virtual",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_virtual",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_virtual"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_virtual",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_void",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_void",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_void"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_void",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_wait",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_wait",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_wait"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_wait",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_wait_order",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_wait_order",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_wait_order"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_wait_order",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_wand",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_wand",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_wand"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_wand",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_weak0",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_weak0",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_weak0"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_weak0",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_weak1",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_weak1",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_weak1"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_weak1",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_while",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_while",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_while"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_while",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_wildcard",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_wildcard",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_wildcard"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_wildcard",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_wire",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_wire",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_wire"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_wire",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_with",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_with",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_with"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_with",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_within",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_within",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_within"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_within",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_wor",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_wor",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_wor"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_wor",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_xnor",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_xnor",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_xnor"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_xnor",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:KW_xor",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "KW_xor",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "KW_xor"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "KW_xor",
        "normalized": "",
        "package": "verilog",
        "partial": "KW",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Lit_number",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Lit_number",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Lit_number"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Lit_number",
        "normalized": "",
        "package": "verilog",
        "partial": "Lit",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Lit_number_unsigned",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Lit_number_unsigned",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Lit_number_unsigned"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Lit_number_unsigned",
        "normalized": "",
        "package": "verilog",
        "partial": "Lit",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Lit_string",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Lit_string",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Lit_string"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Lit_string",
        "normalized": "",
        "package": "verilog",
        "partial": "Lit",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Position",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Position String Int Int",
        "fct-source": "src/Language-Verilog-Tokens.html#Position",
        "fct-type": "function",
        "title": "Position"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Position",
        "normalized": "",
        "package": "verilog",
        "partial": "Position",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_amp",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_amp",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_amp"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_amp",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_amp_amp",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_amp_amp",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_amp_amp"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_amp_amp",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_amp_amp_amp",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_amp_amp_amp",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_amp_amp_amp"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_amp_amp_amp",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_amp_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_amp_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_amp_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_amp_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_aster",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_aster",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_aster"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_aster",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_aster_aster",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_aster_aster",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_aster_aster"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_aster_aster",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_aster_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_aster_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_aster_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_aster_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_aster_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_aster_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_aster_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_aster_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_aster_paren_r",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_aster_paren_r",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_aster_paren_r"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_aster_paren_r",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_at",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_at",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_at"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_at",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_at_aster",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_at_aster",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_at_aster"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_at_aster",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_at_at_paren_l",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_at_at_paren_l",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_at_at_paren_l"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_at_at_paren_l",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bang",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bang",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bang"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bang",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bang_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bang_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bang_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bang_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bang_eq_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bang_eq_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bang_eq_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bang_eq_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bang_question_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bang_question_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bang_question_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bang_question_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bar",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bar",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bar"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bar",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bar_bar",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bar_bar",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bar_bar"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bar_bar",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bar_dash_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bar_dash_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bar_dash_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bar_dash_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bar_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bar_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bar_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bar_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_bar_eq_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_bar_eq_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_bar_eq_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_bar_eq_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_brace_l",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_brace_l",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_brace_l"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_brace_l",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_brace_r",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_brace_r",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_brace_r"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_brace_r",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_brack_l",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_brack_l",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_brack_l"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_brack_l",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_brack_l_aster",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_brack_l_aster",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_brack_l_aster"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_brack_l_aster",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_brack_l_dash_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_brack_l_dash_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_brack_l_dash_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_brack_l_dash_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_brack_l_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_brack_l_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_brack_l_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_brack_l_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_brack_r",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_brack_r",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_brack_r"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_brack_r",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_colon",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_colon",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_colon"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_colon",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_colon_colon",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_colon_colon",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_colon_colon"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_colon_colon",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_colon_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_colon_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_colon_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_colon_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_colon_slash",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_colon_slash",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_colon_slash"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_colon_slash",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_comma",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_comma",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_comma"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_comma",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dash",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dash",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dash"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dash",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dash_colon",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dash_colon",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dash_colon"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dash_colon",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dash_dash",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dash_dash",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dash_dash"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dash_dash",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dash_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dash_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dash_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dash_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dash_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dash_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dash_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dash_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dash_gt_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dash_gt_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dash_gt_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dash_gt_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dollar",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dollar",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dollar"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dollar",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dot",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dot",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dot"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dot",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_dot_aster",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_dot_aster",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_dot_aster"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_dot_aster",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_eq_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_eq_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_eq_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_eq_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_eq_eq_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_eq_eq_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_eq_eq_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_eq_eq_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_eq_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_eq_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_eq_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_eq_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_eq_question_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_eq_question_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_eq_question_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_eq_question_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_gt_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_gt_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_gt_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_gt_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_gt_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_gt_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_gt_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_gt_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_gt_gt_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_gt_gt_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_gt_gt_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_gt_gt_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_gt_gt_gt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_gt_gt_gt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_gt_gt_gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_gt_gt_gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_gt_gt_gt_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_gt_gt_gt_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_gt_gt_gt_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_gt_gt_gt_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_hat",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_hat",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_hat"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_hat",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_hat_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_hat_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_hat_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_hat_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_hat_tildy",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_hat_tildy",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_hat_tildy"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_hat_tildy",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_lt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_lt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_lt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_lt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_lt_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_lt_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_lt_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_lt_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_lt_lt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_lt_lt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_lt_lt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_lt_lt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_lt_lt_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_lt_lt_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_lt_lt_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_lt_lt_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_lt_lt_lt",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_lt_lt_lt",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_lt_lt_lt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_lt_lt_lt",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_lt_lt_lt_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_lt_lt_lt_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_lt_lt_lt_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_lt_lt_lt_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_paren_l",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_paren_l",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_paren_l"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_paren_l",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_paren_l_aster",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_paren_l_aster",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_paren_l_aster"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_paren_l_aster",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_paren_l_aster_paren_r",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_paren_l_aster_paren_r",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_paren_l_aster_paren_r"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_paren_l_aster_paren_r",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_paren_r",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_paren_r",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_paren_r"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_paren_r",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_percent",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_percent",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_percent"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_percent",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_percent_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_percent_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_percent_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_percent_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_plus",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_plus",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_plus"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_plus",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_plus_colon",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_plus_colon",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_plus_colon"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_plus_colon",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_plus_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_plus_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_plus_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_plus_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_plus_plus",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_plus_plus",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_plus_plus"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_plus_plus",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_pound",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_pound",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_pound"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_pound",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_pound_pound",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_pound_pound",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_pound_pound"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_pound_pound",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_question",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_question",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_question"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_question",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_s_quote",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_s_quote",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_s_quote"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_s_quote",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_semi",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_semi",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_semi"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_semi",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_slash",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_slash",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_slash"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_slash",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_slash_eq",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_slash_eq",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_slash_eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_slash_eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_tildy",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_tildy",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_tildy"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_tildy",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_tildy_amp",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_tildy_amp",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_tildy_amp"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_tildy_amp",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_tildy_bar",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_tildy_bar",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_tildy_bar"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_tildy_bar",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Sym_tildy_hat",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Sym_tildy_hat",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Sym_tildy_hat"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Sym_tildy_hat",
        "normalized": "",
        "package": "verilog",
        "partial": "Sym",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Token",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Token TokenInfo String Position",
        "fct-source": "src/Language-Verilog-Tokens.html#Token",
        "fct-type": "function",
        "title": "Token"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Token",
        "normalized": "",
        "package": "verilog",
        "partial": "Token",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:Unknown",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Unknown",
        "fct-source": "src/Language-Verilog-Tokens.html#TokenInfo",
        "fct-type": "function",
        "title": "Unknown"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "Unknown",
        "normalized": "",
        "package": "verilog",
        "partial": "Unknown",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Tokens.html#v:tokenString",
      "description": {
        "fct-module": "Language.Verilog.Tokens",
        "fct-package": "verilog",
        "fct-signature": "Token -\u003e String",
        "fct-source": "src/Language-Verilog-Tokens.html#tokenString",
        "fct-type": "function",
        "title": "tokenString"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Tokens",
        "module": "Language.Verilog.Tokens",
        "name": "tokenString",
        "normalized": "Token-\u003eString",
        "package": "verilog",
        "partial": "String",
        "signature": "Token-\u003eString"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "module",
        "fct-source": "src/Language-Verilog-Types.html",
        "fct-type": "module",
        "title": "Types"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Types",
        "normalized": "",
        "package": "verilog",
        "partial": "Types",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Call",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Types.html#Call",
        "fct-type": "data",
        "title": "Call"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Call",
        "normalized": "",
        "package": "verilog",
        "partial": "Call",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Case",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "type",
        "fct-source": "src/Language-Verilog-Types.html#Case",
        "fct-type": "type",
        "title": "Case"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Case",
        "normalized": "",
        "package": "verilog",
        "partial": "Case",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Expr",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "data",
        "title": "Expr"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Expr",
        "normalized": "",
        "package": "verilog",
        "partial": "Expr",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Identifier",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "type",
        "fct-source": "src/Language-Verilog-Types.html#Identifier",
        "fct-type": "type",
        "title": "Identifier"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Identifier",
        "normalized": "",
        "package": "verilog",
        "partial": "Identifier",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:LHS",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Types.html#LHS",
        "fct-type": "data",
        "title": "LHS"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "LHS",
        "normalized": "",
        "package": "verilog",
        "partial": "LHS",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Module",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Types.html#Module",
        "fct-type": "data",
        "title": "Module"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Module",
        "normalized": "",
        "package": "verilog",
        "partial": "Module",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:ModuleItem",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "data",
        "title": "ModuleItem"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "ModuleItem",
        "normalized": "",
        "package": "verilog",
        "partial": "Module Item",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Range",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "type",
        "fct-source": "src/Language-Verilog-Types.html#Range",
        "fct-type": "type",
        "title": "Range"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Range",
        "normalized": "",
        "package": "verilog",
        "partial": "Range",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Sense",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Types.html#Sense",
        "fct-type": "data",
        "title": "Sense"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Sense",
        "normalized": "",
        "package": "verilog",
        "partial": "Sense",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#t:Stmt",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "data",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "data",
        "title": "Stmt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Stmt",
        "normalized": "",
        "package": "verilog",
        "partial": "Stmt",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Add",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Add Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Add"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Add",
        "normalized": "",
        "package": "verilog",
        "partial": "Add",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Always",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Always Sense Stmt",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Always"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Always",
        "normalized": "",
        "package": "verilog",
        "partial": "Always",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:And",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "And Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "And"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "And",
        "normalized": "",
        "package": "verilog",
        "partial": "And",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Assign",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Assign LHS Expr",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Assign"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Assign",
        "normalized": "",
        "package": "verilog",
        "partial": "Assign",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:BWAnd",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "BWAnd Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "BWAnd"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "BWAnd",
        "normalized": "",
        "package": "verilog",
        "partial": "BWAnd",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:BWNot",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "BWNot Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "BWNot"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "BWNot",
        "normalized": "",
        "package": "verilog",
        "partial": "BWNot",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:BWOr",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "BWOr Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "BWOr"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "BWOr",
        "normalized": "",
        "package": "verilog",
        "partial": "BWOr",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:BWXor",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "BWXor Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "BWXor"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "BWXor",
        "normalized": "",
        "package": "verilog",
        "partial": "BWXor",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Block",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Block (Maybe Identifier) [Stmt]",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "Block"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Block",
        "normalized": "Block(Maybe Identifier)[Stmt]",
        "package": "verilog",
        "partial": "Block",
        "signature": "Block(Maybe Identifier)[Stmt]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:BlockingAssignment",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "BlockingAssignment LHS Expr",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "BlockingAssignment"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "BlockingAssignment",
        "normalized": "",
        "package": "verilog",
        "partial": "Blocking Assignment",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Call",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Call Identifier [Expr]",
        "fct-source": "src/Language-Verilog-Types.html#Call",
        "fct-type": "function",
        "title": "Call"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Call",
        "normalized": "Call Identifier[Expr]",
        "package": "verilog",
        "partial": "Call",
        "signature": "Call Identifier[Expr]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Case",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Case Expr [Case] Stmt",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "Case"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Case",
        "normalized": "Case Expr[Case]Stmt",
        "package": "verilog",
        "partial": "Case",
        "signature": "Case Expr[Case]Stmt"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Concat",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Concat [Expr]",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Concat"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Concat",
        "normalized": "Concat[Expr]",
        "package": "verilog",
        "partial": "Concat",
        "signature": "Concat[Expr]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Delay",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Delay String Stmt",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "Delay"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Delay",
        "normalized": "",
        "package": "verilog",
        "partial": "Delay",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Div",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Div Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Div"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Div",
        "normalized": "",
        "package": "verilog",
        "partial": "Div",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Eq",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Eq Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Eq"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Eq",
        "normalized": "",
        "package": "verilog",
        "partial": "Eq",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:ExprCall",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "ExprCall Call",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "ExprCall"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "ExprCall",
        "normalized": "",
        "package": "verilog",
        "partial": "Expr Call",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:ExprLHS",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "ExprLHS LHS",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "ExprLHS"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "ExprLHS",
        "normalized": "",
        "package": "verilog",
        "partial": "Expr LHS",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:For",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "For (Identifier, Expr) Expr (Identifier, Expr) Stmt",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "For"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "For",
        "normalized": "For(Identifier,Expr)Expr(Identifier,Expr)Stmt",
        "package": "verilog",
        "partial": "For",
        "signature": "For(Identifier,Expr)Expr(Identifier,Expr)Stmt"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Ge",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Ge Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Ge"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Ge",
        "normalized": "",
        "package": "verilog",
        "partial": "Ge",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Gt",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Gt Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Gt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Gt",
        "normalized": "",
        "package": "verilog",
        "partial": "Gt",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:If",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "If Expr Stmt Stmt",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "If"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "If",
        "normalized": "",
        "package": "verilog",
        "partial": "If",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Initial",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Initial Stmt",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Initial"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Initial",
        "normalized": "",
        "package": "verilog",
        "partial": "Initial",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Inout",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Inout (Maybe Range) [(Identifier, Maybe Range)]",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Inout"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Inout",
        "normalized": "Inout(Maybe Range)[(Identifier,Maybe Range)]",
        "package": "verilog",
        "partial": "Inout",
        "signature": "Inout(Maybe Range)[(Identifier,Maybe Range)]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Input",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Input (Maybe Range) [(Identifier, Maybe Range)]",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Input"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Input",
        "normalized": "Input(Maybe Range)[(Identifier,Maybe Range)]",
        "package": "verilog",
        "partial": "Input",
        "signature": "Input(Maybe Range)[(Identifier,Maybe Range)]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Instance",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Instance Identifier [(Identifier, Maybe Expr)] Identifier [(Identifier, Maybe Expr)]",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Instance"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Instance",
        "normalized": "Instance Identifier[(Identifier,Maybe Expr)]Identifier[(Identifier,Maybe Expr)]",
        "package": "verilog",
        "partial": "Instance",
        "signature": "Instance Identifier[(Identifier,Maybe Expr)]Identifier[(Identifier,Maybe Expr)]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Integer",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Integer Identifier",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "Integer"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Integer",
        "normalized": "",
        "package": "verilog",
        "partial": "Integer",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:LHS",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "LHS Identifier",
        "fct-source": "src/Language-Verilog-Types.html#LHS",
        "fct-type": "function",
        "title": "LHS"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "LHS",
        "normalized": "",
        "package": "verilog",
        "partial": "LHS",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:LHSBit",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "LHSBit Identifier Expr",
        "fct-source": "src/Language-Verilog-Types.html#LHS",
        "fct-type": "function",
        "title": "LHSBit"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "LHSBit",
        "normalized": "",
        "package": "verilog",
        "partial": "LHSBit",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:LHSRange",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "LHSRange Identifier Range",
        "fct-source": "src/Language-Verilog-Types.html#LHS",
        "fct-type": "function",
        "title": "LHSRange"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "LHSRange",
        "normalized": "",
        "package": "verilog",
        "partial": "LHSRange",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Le",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Le Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Le"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Le",
        "normalized": "",
        "package": "verilog",
        "partial": "Le",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Lt",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Lt Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Lt"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Lt",
        "normalized": "",
        "package": "verilog",
        "partial": "Lt",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Mod",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Mod Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Mod"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Mod",
        "normalized": "",
        "package": "verilog",
        "partial": "Mod",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Module",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Module Identifier [Identifier] [ModuleItem]",
        "fct-source": "src/Language-Verilog-Types.html#Module",
        "fct-type": "function",
        "title": "Module"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Module",
        "normalized": "Module Identifier[Identifier][ModuleItem]",
        "package": "verilog",
        "partial": "Module",
        "signature": "Module Identifier[Identifier][ModuleItem]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Mul",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Mul Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Mul"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Mul",
        "normalized": "",
        "package": "verilog",
        "partial": "Mul",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Mux",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Mux Expr Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Mux"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Mux",
        "normalized": "",
        "package": "verilog",
        "partial": "Mux",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Ne",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Ne Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Ne"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Ne",
        "normalized": "",
        "package": "verilog",
        "partial": "Ne",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:NonBlockingAssignment",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "NonBlockingAssignment LHS Expr",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "NonBlockingAssignment"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "NonBlockingAssignment",
        "normalized": "",
        "package": "verilog",
        "partial": "Non Blocking Assignment",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Not",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Not Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Not"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Not",
        "normalized": "",
        "package": "verilog",
        "partial": "Not",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Null",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Null",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "Null"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Null",
        "normalized": "",
        "package": "verilog",
        "partial": "Null",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Number",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Number String",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Number"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Number",
        "normalized": "",
        "package": "verilog",
        "partial": "Number",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Or",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Or Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Or"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Or",
        "normalized": "",
        "package": "verilog",
        "partial": "Or",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Output",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Output (Maybe Range) [(Identifier, Maybe Range)]",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Output"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Output",
        "normalized": "Output(Maybe Range)[(Identifier,Maybe Range)]",
        "package": "verilog",
        "partial": "Output",
        "signature": "Output(Maybe Range)[(Identifier,Maybe Range)]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Paremeter",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Paremeter (Maybe Range) Identifier Expr",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Paremeter"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Paremeter",
        "normalized": "",
        "package": "verilog",
        "partial": "Paremeter",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Reg",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Reg (Maybe Range) [(Identifier, Maybe Range)]",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Reg"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Reg",
        "normalized": "Reg(Maybe Range)[(Identifier,Maybe Range)]",
        "package": "verilog",
        "partial": "Reg",
        "signature": "Reg(Maybe Range)[(Identifier,Maybe Range)]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Repeat",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Repeat Expr [Expr]",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Repeat"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Repeat",
        "normalized": "Repeat Expr[Expr]",
        "package": "verilog",
        "partial": "Repeat",
        "signature": "Repeat Expr[Expr]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Sense",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Sense LHS",
        "fct-source": "src/Language-Verilog-Types.html#Sense",
        "fct-type": "function",
        "title": "Sense"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Sense",
        "normalized": "",
        "package": "verilog",
        "partial": "Sense",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:SenseNegedge",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "SenseNegedge LHS",
        "fct-source": "src/Language-Verilog-Types.html#Sense",
        "fct-type": "function",
        "title": "SenseNegedge"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "SenseNegedge",
        "normalized": "",
        "package": "verilog",
        "partial": "Sense Negedge",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:SenseOr",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "SenseOr Sense Sense",
        "fct-source": "src/Language-Verilog-Types.html#Sense",
        "fct-type": "function",
        "title": "SenseOr"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "SenseOr",
        "normalized": "",
        "package": "verilog",
        "partial": "Sense Or",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:SensePosedge",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "SensePosedge LHS",
        "fct-source": "src/Language-Verilog-Types.html#Sense",
        "fct-type": "function",
        "title": "SensePosedge"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "SensePosedge",
        "normalized": "",
        "package": "verilog",
        "partial": "Sense Posedge",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:ShiftL",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "ShiftL Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "ShiftL"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "ShiftL",
        "normalized": "",
        "package": "verilog",
        "partial": "Shift",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:ShiftR",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "ShiftR Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "ShiftR"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "ShiftR",
        "normalized": "",
        "package": "verilog",
        "partial": "Shift",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:StmtCall",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "StmtCall Call",
        "fct-source": "src/Language-Verilog-Types.html#Stmt",
        "fct-type": "function",
        "title": "StmtCall"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "StmtCall",
        "normalized": "",
        "package": "verilog",
        "partial": "Stmt Call",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:String",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "String String",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "String"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "String",
        "normalized": "",
        "package": "verilog",
        "partial": "String",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Sub",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Sub Expr Expr",
        "fct-source": "src/Language-Verilog-Types.html#Expr",
        "fct-type": "function",
        "title": "Sub"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Sub",
        "normalized": "",
        "package": "verilog",
        "partial": "Sub",
        "signature": ""
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog-Types.html#v:Wire",
      "description": {
        "fct-module": "Language.Verilog.Types",
        "fct-package": "verilog",
        "fct-signature": "Wire (Maybe Range) [(Identifier, Maybe Range)]",
        "fct-source": "src/Language-Verilog-Types.html#ModuleItem",
        "fct-type": "function",
        "title": "Wire"
      },
      "index": {
        "description": "",
        "hierarchy": "Language Verilog Types",
        "module": "Language.Verilog.Types",
        "name": "Wire",
        "normalized": "Wire(Maybe Range)[(Identifier,Maybe Range)]",
        "package": "verilog",
        "partial": "Wire",
        "signature": "Wire(Maybe Range)[(Identifier,Maybe Range)]"
      }
    }
  },
  {
    "cmd": "update",
    "document": {
      "uri": "http://hackage.haskell.org/package/verilog/docs/Language-Verilog.html#",
      "description": {
        "fct-descr": "\u003cdiv class=\"doc\"\u003e\u003cp\u003eA parser for the Verilog hardware description language.\n\u003c/p\u003e\u003c/div\u003e",
        "fct-module": "Language.Verilog",
        "fct-package": "verilog",
        "fct-signature": "module",
        "fct-source": "src/Language-Verilog.html",
        "fct-type": "module",
        "title": "Verilog"
      },
      "index": {
        "description": "parser for the Verilog hardware description language",
        "hierarchy": "Language Verilog",
        "module": "Language.Verilog",
        "name": "Verilog",
        "normalized": "",
        "package": "verilog",
        "partial": "Verilog",
        "signature": ""
      }
    }
  }
]