Figure 5-58: DTU and Bit Offset