Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Fri Dec 15 22:44:09 2023
| Host         : BME running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |              33 |           11 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------+---------------------------------+------------------+----------------+
|            Clock Signal           |         Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------+---------------------------------+------------------+----------------+
|  ClockDivider/O1                  |                              | DigitalClock/n_0_second1[3]_i_1 |                1 |              4 |
|  ClockDivider/O1                  | DigitalClock/n_0_min1[3]_i_2 | DigitalClock/n_0_min1[3]_i_1    |                1 |              4 |
|  ClockDivider/O1                  |                              |                                 |                2 |              6 |
|  DigitalClock/n_0_sseg_reg[6]_i_2 |                              |                                 |                2 |              7 |
|  clk_IBUF_BUFG                    |                              | rst_n_IBUF                      |               11 |             33 |
+-----------------------------------+------------------------------+---------------------------------+------------------+----------------+


