<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData
{
   element clk
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element controller
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element fifo
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element pixel_buffer_dma
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pll
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element resampler
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="AUTO" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk.clk_in" type="clock" dir="end" />
 <interface
   name="dma_csr"
   internal="pixel_buffer_dma.avalon_control_slave"
   type="avalon"
   dir="end" />
 <interface
   name="master"
   internal="pixel_buffer_dma.avalon_pixel_dma_master"
   type="avalon"
   dir="start" />
 <interface
   name="resampler_csr"
   internal="resampler.avalon_rgb_slave"
   type="avalon"
   dir="end" />
 <interface name="reset" internal="clk.clk_in_reset" type="reset" dir="end" />
 <interface
   name="vga"
   internal="controller.external_interface"
   type="conduit"
   dir="end" />
 <module name="clk" kind="clock_source" version="24.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   name="controller"
   kind="altera_up_avalon_video_vga_controller"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="board" value="DE1-SoC" />
  <parameter name="device" value="VGA Connector" />
  <parameter name="resolution" value="VGA 640x480" />
  <parameter name="underflow_flag" value="false" />
 </module>
 <module
   name="fifo"
   kind="altera_up_avalon_video_dual_clock_buffer"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLOCK_STREAM_IN_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_CLOCK_STREAM_OUT_CLOCK_RATE" value="25000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="color_bits" value="10" />
  <parameter name="color_planes" value="3" />
 </module>
 <module
   name="pixel_buffer_dma"
   kind="altera_up_avalon_video_pixel_buffer_dma"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="addr_mode" value="Consecutive" />
  <parameter name="back_start_address" value="1023410176" />
  <parameter name="color_space" value="24-bit RGB" />
  <parameter name="image_height" value="480" />
  <parameter name="image_width" value="640" />
  <parameter name="start_address" value="1006632960" />
 </module>
 <module
   name="pll"
   kind="altera_up_avalon_video_pll"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="camera">5MP Digital Camera (THDB_D5M)</parameter>
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_refclk" value="50.0" />
  <parameter name="gui_resolution" value="VGA 640x480" />
  <parameter name="lcd">7" LCD on VEEK-MT and MTL/MTL2 Modules</parameter>
  <parameter name="lcd_clk_en" value="false" />
  <parameter name="vga_clk_en" value="true" />
  <parameter name="video_in_clk_en" value="false" />
 </module>
 <module
   name="resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="24-bit RGB" />
  <parameter name="output_type" value="30-bit RGB" />
 </module>
 <connection
   kind="avalon_streaming"
   version="24.1"
   start="fifo.avalon_dc_buffer_source"
   end="controller.avalon_vga_sink" />
 <connection
   kind="avalon_streaming"
   version="24.1"
   start="pixel_buffer_dma.avalon_pixel_source"
   end="resampler.avalon_rgb_sink" />
 <connection
   kind="avalon_streaming"
   version="24.1"
   start="resampler.avalon_rgb_source"
   end="fifo.avalon_dc_buffer_sink" />
 <connection
   kind="clock"
   version="24.1"
   start="clk.clk"
   end="pixel_buffer_dma.clk" />
 <connection kind="clock" version="24.1" start="clk.clk" end="resampler.clk" />
 <connection
   kind="clock"
   version="24.1"
   start="clk.clk"
   end="fifo.clock_stream_in" />
 <connection kind="clock" version="24.1" start="clk.clk" end="pll.ref_clk" />
 <connection kind="clock" version="24.1" start="pll.vga_clk" end="controller.clk" />
 <connection
   kind="clock"
   version="24.1"
   start="pll.vga_clk"
   end="fifo.clock_stream_out" />
 <connection kind="reset" version="24.1" start="clk.clk_reset" end="pll.ref_reset" />
 <connection
   kind="reset"
   version="24.1"
   start="clk.clk_reset"
   end="pixel_buffer_dma.reset" />
 <connection
   kind="reset"
   version="24.1"
   start="clk.clk_reset"
   end="resampler.reset" />
 <connection
   kind="reset"
   version="24.1"
   start="clk.clk_reset"
   end="fifo.reset_stream_in" />
 <connection
   kind="reset"
   version="24.1"
   start="pll.reset_source"
   end="controller.reset" />
 <connection
   kind="reset"
   version="24.1"
   start="pll.reset_source"
   end="fifo.reset_stream_out" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="AUTO" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
