{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from myhdl import *\n",
    "\n",
    "from src.utils import RTLblocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "# SFIFO test\n",
    "\n",
    "ref = {'d': [], 'empty': True, 'full': False, 'ovflo': False, 'len': 8}\n",
    "def readFrom(fifo):\n",
    "    if fifo['empty'] or fifo['ovflo']:\n",
    "        return None\n",
    "    else:\n",
    "        val = fifo['d'].pop(0)\n",
    "        if len(fifo['d']) == 0:\n",
    "            fifo['empty'] = True\n",
    "        if fifo['full']:\n",
    "            fifo['full'] = False\n",
    "        return val\n",
    "    \n",
    "def wrTo(fifo, val):\n",
    "    if fifo['full']:\n",
    "        fifo['ovflo'] = True\n",
    "    if len(fifo['d']) == fifo['len']-1:\n",
    "        fifo['full'] = True\n",
    "    if fifo['empty']:\n",
    "        fifo['empty'] = False\n",
    "    if not fifo['ovflo']:\n",
    "        fifo['d'].append(val)\n",
    "        \n",
    "def rstRef():\n",
    "    global ref\n",
    "    ref = {'d': [], 'empty': True, 'full': False, 'ovflo': False, 'len': 8}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'d': [], 'empty': True, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0], 'empty': False, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1], 'empty': False, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1, 2], 'empty': False, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1, 2, 3], 'empty': False, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1, 2, 3, 4], 'empty': False, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1, 2, 3, 4, 5], 'empty': False, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1, 2, 3, 4, 5, 6], 'empty': False, 'full': False, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1, 2, 3, 4, 5, 6, 7], 'empty': False, 'full': True, 'ovflo': False, 'len': 8}\n",
      "{'d': [0, 1, 2, 3, 4, 5, 6, 7], 'empty': False, 'full': True, 'ovflo': True, 'len': 8}\n",
      "{'d': [0, 1, 2, 3, 4, 5, 6, 7], 'empty': False, 'full': True, 'ovflo': True, 'len': 8}\n",
      "None {'d': [0, 1, 2, 3, 4, 5, 6, 7], 'empty': False, 'full': True, 'ovflo': True, 'len': 8}\n",
      "None {'d': [0, 1, 2, 3, 4, 5, 6, 7], 'empty': False, 'full': True, 'ovflo': True, 'len': 8}\n",
      "None {'d': [0, 1, 2, 3, 4, 5, 6, 7], 'empty': False, 'full': True, 'ovflo': True, 'len': 8}\n"
     ]
    }
   ],
   "source": [
    "rstRef()\n",
    "print(ref)\n",
    "for ii in range(10):\n",
    "    wrTo(ref, ii)\n",
    "    print(ref)\n",
    "for ii in range(3):\n",
    "    val = readFrom(ref)\n",
    "    print(val, ref)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def testbench(bw=8, autoCheck=True):\n",
    "    period = 10\n",
    "    i_clk = Signal(bool(0))\n",
    "    i_rst = ResetSignal(0, active=bool(1), isasync=False)\n",
    "    i_wren = Signal(bool(0))\n",
    "    i_d = Signal(intbv(0, min=-2**(bw-1), max=2**(bw-1)))\n",
    "    i_rden = Signal(bool(0))\n",
    "    o_d = Signal(i_d.val)\n",
    "    o_dv = Signal(bool(0))\n",
    "    o_empty = Signal(bool(0))\n",
    "    o_full = Signal(bool(0))\n",
    "    o_ovflo = Signal(bool(0))\n",
    "    DEPTH = 8\n",
    "    \n",
    "    uut = RTLblocks.SFIFO(i_clk, i_rst, i_wren, i_d, i_rden, o_d, o_dv, o_empty, o_full, o_ovflo, DEPTH)\n",
    "    \n",
    "    @always(delay(int(period//2)))\n",
    "    def clk_gen():\n",
    "        i_clk.next = not i_clk\n",
    "        \n",
    "    @instance\n",
    "    def stim():\n",
    "        rstRef()\n",
    "        yield i_clk.negedge\n",
    "        i_rst.next = bool(1)\n",
    "        yield i_clk.negedge\n",
    "        i_rst.next = bool(0)\n",
    "        if autoCheck:\n",
    "            assert o_empty.val == ref['empty'], \"Empty signals mismatch\"\n",
    "            assert o_full.val == ref['full'], \"Full signals mismatch\"\n",
    "            assert o_ovflo.val == ref['ovflo'], \"Overflow signals mismatch\"\n",
    "        print('write 10 values - overflow check')\n",
    "        for ii in range(10):\n",
    "            val = np.random.randint(-2**(bw-1), 2**(bw-1)-1)\n",
    "            i_d.next = val\n",
    "            i_wren.next = bool(1)\n",
    "            yield i_clk.negedge\n",
    "            wrTo(ref, val)\n",
    "            if autoCheck:\n",
    "                assert o_empty.val == ref['empty'], f\"Empty signals mismatch, ii = {ii}\"\n",
    "                assert o_full.val == ref['full'], f\"Full signals mismatch, ii = {ii}\"\n",
    "                assert o_ovflo.val == ref['ovflo'], f\"Overflow signals mismatch, ii = {ii}\"\n",
    "                if not (ref['empty'] or ref['ovflo']):\n",
    "                    assert o_dv.val == True, f\"Valid flag must be True, ii = {ii}\"\n",
    "                    assert o_d.val == ref['d'][0]\n",
    "        i_wren.next = bool(0)\n",
    "        print('reset fifo to continue')\n",
    "        rstRef()\n",
    "        i_rst.next = bool(1)\n",
    "        yield i_clk.negedge\n",
    "        i_rst.next = bool(0)\n",
    "        print('write 5 values...')\n",
    "        for ii in range(8):\n",
    "            val = np.random.randint(-2**(bw-1), 2**(bw-1)-1)\n",
    "            i_d.next = val\n",
    "            i_wren.next = bool(1)\n",
    "            yield i_clk.negedge\n",
    "            wrTo(ref, val)\n",
    "            if autoCheck:\n",
    "                assert o_empty.val == ref['empty'], f\"Empty signals mismatch, ii = {ii}\"\n",
    "                assert o_full.val == ref['full'], f\"Full signals mismatch, ii = {ii}\"\n",
    "                assert o_ovflo.val == ref['ovflo'], f\"Overflow signals mismatch, ii = {ii}\"\n",
    "                if not (ref['empty'] or ref['ovflo']):\n",
    "                    assert o_dv.val == True, f\"Valid flag must be True, ii = {ii}\"\n",
    "                    assert o_d.val == ref['d'][0]\n",
    "        i_wren.next = bool(0)\n",
    "        print('then read 2...')\n",
    "        for ii in range(2):\n",
    "            i_rden.next = bool(1)\n",
    "            yield i_clk.negedge\n",
    "            readFrom(ref)\n",
    "            if autoCheck:\n",
    "                assert o_empty.val == ref['empty'], f\"Empty signals mismatch, ii = {ii}\"\n",
    "                assert o_full.val == ref['full'], f\"Full signals mismatch, ii = {ii}\"\n",
    "                assert o_ovflo.val == ref['ovflo'], f\"Overflow signals mismatch, ii = {ii}\"\n",
    "                if not (ref['empty'] or ref['ovflo']):\n",
    "                    assert o_dv.val == True, f\"Valid flag must be True, ii = {ii}\"\n",
    "                    assert o_d.val == ref['d'][0]\n",
    "        i_rden.next = bool(0)\n",
    "        print('write 5 more - to full state...')\n",
    "        for ii in range(5):\n",
    "            val = np.random.randint(-2**(bw-1), 2**(bw-1)-1)\n",
    "            i_d.next = val\n",
    "            i_wren.next = bool(1)\n",
    "            yield i_clk.negedge\n",
    "            wrTo(ref, val)\n",
    "            if autoCheck:\n",
    "                assert o_empty.val == ref['empty'], f\"Empty signals mismatch, ii = {ii}\"\n",
    "                assert o_full.val == ref['full'], f\"Full signals mismatch, ii = {ii}\"\n",
    "                assert o_ovflo.val == ref['ovflo'], f\"Overflow signals mismatch, ii = {ii}\"\n",
    "                if not (ref['empty'] or ref['ovflo']):\n",
    "                    assert o_dv.val == True, f\"Valid flag must be True, ii = {ii}\"\n",
    "                    assert o_d.val == ref['d'][0]\n",
    "        i_wren.next = bool(0)\n",
    "        print('read all values finally')\n",
    "        for ii in range(8):\n",
    "            i_rden.next = bool(1)\n",
    "            yield i_clk.negedge\n",
    "            readFrom(ref)\n",
    "            if autoCheck:\n",
    "                assert o_empty.val == ref['empty'], f\"Empty signals mismatch, ii = {ii}\"\n",
    "                assert o_full.val == ref['full'], f\"Full signals mismatch, ii = {ii}\"\n",
    "                assert o_ovflo.val == ref['ovflo'], f\"Overflow signals mismatch, ii = {ii}\"\n",
    "                if not (ref['empty'] or ref['ovflo']):\n",
    "                    assert o_dv.val == True, f\"Valid flag must be True, ii = {ii}\"\n",
    "                    assert o_d.val == ref['d'][0]            \n",
    "        print(' **** Test passed **** ')\n",
    "        raise StopSimulation\n",
    "        \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "write 10 values - overflow check\n",
      "reset fifo to continue\n",
      "write 5 values...\n",
      "then read 2...\n",
      "write 5 more - to full state...\n",
      "read all values finally\n",
      " **** Test passed **** \n"
     ]
    }
   ],
   "source": [
    "tb = testbench(bw=8, autoCheck=True)\n",
    "tb.config_sim(trace=False)\n",
    "tb.run_sim()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File: ./vhdl\\SFIFO.vhd\n",
      "-- Generated by MyHDL 0.11\n",
      "-- Date: Thu Jun 20 12:42:33 2019\n",
      "\n",
      "\n",
      "library IEEE;\n",
      "use IEEE.std_logic_1164.all;\n",
      "use IEEE.numeric_std.all;\n",
      "use std.textio.all;\n",
      "\n",
      "use work.pck_myhdl_011.all;\n",
      "\n",
      "entity SFIFO is\n",
      "    port (\n",
      "        i_clk: in std_logic;\n",
      "        i_rst: in std_logic;\n",
      "        i_wren: in std_logic;\n",
      "        i_d: in signed (7 downto 0);\n",
      "        i_rden: in std_logic;\n",
      "        o_d: out signed (7 downto 0);\n",
      "        o_dv: out std_logic;\n",
      "        o_empty: out std_logic;\n",
      "        o_full: out std_logic;\n",
      "        o_ovflo: out std_logic\n",
      "    );\n",
      "end entity SFIFO;\n",
      "-- Synchronous (one-clock domain) FIFO (first word fall through type)\n",
      "-- ~~~~ input ports ~~~~\n",
      "-- :param i_clk: clock;\n",
      "-- :param i_rst: synchronous reset for FIFO state;\n",
      "-- :param i_wren: write enable;\n",
      "-- :param i_d: writing data;\n",
      "-- :param i_rden: read enable;\n",
      "-- ~~~~ output ports ~~~~\n",
      "-- :param o_d: read data;\n",
      "-- :param o_dv: output data valid flag;\n",
      "-- :param o_empty: empty flag;\n",
      "-- :param o_full: full flag;\n",
      "-- :param o_ovflo: overflow flag;\n",
      "-- ~~~~ parameters ~~~~\n",
      "-- :param DEPTH: depth of FIFO, real depth will be 2**k where k = np.ceil(np.log2(DEPTH))\n",
      "-- :return:\n",
      "\n",
      "architecture MyHDL of SFIFO is\n",
      "\n",
      "\n",
      "type t_enum_tState_1 is (\n",
      "\tEMPTY,\n",
      "\tVALID,\n",
      "\tFULL,\n",
      "\tOVFLO\n",
      "\t);\n",
      "attribute enum_encoding of t_enum_tState_1: type is \"00 01 10 11\";\n",
      "\n",
      "signal wrPnt: unsigned(7 downto 0) := 8X\"00\";\n",
      "signal val: std_logic := '0';\n",
      "signal state: t_enum_tState_1 := EMPTY;\n",
      "signal rdPnt: unsigned(7 downto 0) := 8X\"00\";\n",
      "signal ovflo: std_logic := '0';\n",
      "signal full: std_logic := '0';\n",
      "signal empty: std_logic := '1';\n",
      "signal rdDifWr: unsigned(7 downto 0) := 8X\"00\";\n",
      "signal wrDifRd: unsigned(7 downto 0) := 8X\"00\";\n",
      "type t_array_mem is array(0 to 256-1) of signed (7 downto 0);\n",
      "signal mem: t_array_mem := (others => 8X\"00\");\n",
      "\n",
      "begin\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "SFIFO_WRTORAM: process (i_clk) is\n",
      "begin\n",
      "    if rising_edge(i_clk) then\n",
      "        if bool(i_wren) then\n",
      "            mem(to_integer(wrPnt)) <= i_d;\n",
      "        end if;\n",
      "    end if;\n",
      "end process SFIFO_WRTORAM;\n",
      "\n",
      "\n",
      "o_d <= mem(to_integer(rdPnt));\n",
      "\n",
      "\n",
      "rdDifWr <= (rdPnt - wrPnt);\n",
      "wrDifRd <= (wrPnt - rdPnt);\n",
      "\n",
      "SFIFO_FSM: process (i_clk) is\n",
      "begin\n",
      "    if rising_edge(i_clk) then\n",
      "        if (i_rst = '1') then\n",
      "            rdPnt <= to_unsigned(0, 8);\n",
      "            empty <= '1';\n",
      "            wrPnt <= to_unsigned(0, 8);\n",
      "            ovflo <= '0';\n",
      "            full <= '0';\n",
      "            val <= '0';\n",
      "            state <= EMPTY;\n",
      "        else\n",
      "            case state is\n",
      "                when EMPTY =>\n",
      "                    val <= '0';\n",
      "                    empty <= '1';\n",
      "                    full <= '0';\n",
      "                    ovflo <= '0';\n",
      "                    if bool(i_wren) then\n",
      "                        wrPnt <= (wrPnt + 1);\n",
      "                        state <= VALID;\n",
      "                        val <= '1';\n",
      "                        empty <= '0';\n",
      "                    end if;\n",
      "                when VALID =>\n",
      "                    if bool(i_wren) then\n",
      "                        wrPnt <= (wrPnt + 1);\n",
      "                        if bool(i_rden) then\n",
      "                            rdPnt <= (rdPnt + 1);\n",
      "                        else\n",
      "                            if (rdDifWr = 1) then\n",
      "                                state <= FULL;\n",
      "                                full <= '1';\n",
      "                            end if;\n",
      "                        end if;\n",
      "                    else\n",
      "                        if bool(i_rden) then\n",
      "                            rdPnt <= (rdPnt + 1);\n",
      "                            if (wrDifRd = 1) then\n",
      "                                state <= EMPTY;\n",
      "                                val <= '0';\n",
      "                                empty <= '1';\n",
      "                            end if;\n",
      "                        end if;\n",
      "                    end if;\n",
      "                when FULL =>\n",
      "                    if bool(i_wren) then\n",
      "                        wrPnt <= (wrPnt + 1);\n",
      "                        if (not bool(i_rden)) then\n",
      "                            state <= OVFLO;\n",
      "                            val <= '0';\n",
      "                            ovflo <= '1';\n",
      "                        else\n",
      "                            rdPnt <= (rdPnt + 1);\n",
      "                        end if;\n",
      "                    else\n",
      "                        if bool(i_rden) then\n",
      "                            rdPnt <= (rdPnt + 1);\n",
      "                            state <= VALID;\n",
      "                            full <= '0';\n",
      "                        end if;\n",
      "                    end if;\n",
      "                when others => -- OVFLO\n",
      "                    ovflo <= '1';\n",
      "                    full <= '1';\n",
      "                    val <= '0';\n",
      "            end case;\n",
      "        end if;\n",
      "    end if;\n",
      "end process SFIFO_FSM;\n",
      "\n",
      "\n",
      "o_dv <= val;\n",
      "o_empty <= empty;\n",
      "o_full <= full;\n",
      "o_ovflo <= ovflo;\n",
      "\n",
      "end architecture MyHDL;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "bw = 8\n",
    "\n",
    "i_clk = Signal(bool(0))\n",
    "i_rst = ResetSignal(0, active=bool(1), isasync=False)\n",
    "i_wren = Signal(bool(0))\n",
    "i_d = Signal(intbv(0, min=-2**(bw-1), max=2**(bw-1)))\n",
    "i_rden = Signal(bool(0))\n",
    "o_d = Signal(i_d.val)\n",
    "o_dv = Signal(bool(0))\n",
    "o_empty = Signal(bool(0))\n",
    "o_full = Signal(bool(0))\n",
    "o_ovflo = Signal(bool(0))\n",
    "DEPTH = 256\n",
    "    \n",
    "inst = RTLblocks.SFIFO(i_clk, i_rst, i_wren, i_d, i_rden, o_d, o_dv, o_empty, o_full, o_ovflo, DEPTH)\n",
    "inst.convert(hdl='VHDL', path='./vhdl', initial_values=True);\n",
    "\n",
    "with open('./vhdl/SFIFO.vhd') as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
