set_global_assignment -entity "main_clock" -library "main_clock" -name IP_TOOL_NAME "Qsys"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_TOOL_VERSION "18.0"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_TOOL_ENV "Qsys"
set_global_assignment -library "main_clock" -name SOPCINFO_FILE [file join $::quartus(qip_path) "../../main_clock.sopcinfo"]
set_global_assignment -entity "main_clock" -library "main_clock" -name SLD_INFO "QSYS_NAME main_clock HAS_SOPCINFO 1 GENERATION_ID 1533651948"
set_global_assignment -library "main_clock" -name MISC_FILE [file join $::quartus(qip_path) "../main_clock.cmp"]
set_global_assignment -library "main_clock" -name SLD_FILE [file join $::quartus(qip_path) "main_clock.debuginfo"]
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_TARGETED_DEVICE_FAMILY "MAX 10"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_GENERATED_DEVICE_FAMILY "{MAX 10}"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "main_clock" -name MISC_FILE [file join $::quartus(qip_path) "../../main_clock.qsys"]
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_NAME "bWFpbl9jbG9jaw=="
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_DISPLAY_NAME "bWFpbl9jbG9jaw=="
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MTUzMzY1MTk0OA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::TUFYIDEw::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MTBNMDhTQUUxNDRDOEc=::QXV0byBERVZJQ0U="
set_global_assignment -entity "main_clock" -library "main_clock" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::OA==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_NAME "YWx0ZXJhX2ludF9vc2M="
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_DISPLAY_NAME "SW50ZXJuYWwgT3NjaWxsYXRvcg=="
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_VERSION "MTguMA=="
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_DESCRIPTION "SW50ZXJuYWwgT3NjaWxsYXRvciBwcm92aWRlcyBpbnRlcm5hbCBjbG9jayBzb3VyY2UgZm9yIGRlYnVnZ2luZyBwdXJwb3NlLg=="
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_PARAMETER "SU5GT1JNQVRJT04=::VGhlIG91dHB1dCBmcmVxdWVuY3kgZm9yIDEwTTAyLCAxME0wNCwgMTBNMDgsIDEwTTE2LCBhbmQgMTBNMjUgZGV2aWNlcyBpcyA1NX4xMTZNSHogPGJyPlRoZSBvdXRwdXQgZnJlcXVlbmN5IGZvciAxME00MCwgYW5kIDEwTTUwIGRldmljZXMgaXMgMzV+NzdNSHogPGJyPg==::SU5GT1JNQVRJT04="
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_PARAMETER "REVWSUNFX0ZBTUlMWQ==::TUFYIDEw::RGV2aWNlIGZhbWlseQ=="
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_PARAMETER "UEFSVF9OQU1F::MTBNMDhTQUUxNDRDOEc=::RGV2aWNl"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_PARAMETER "REVWSUNFX0lE::MDg=::REVWSUNFX0lE"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_PARAMETER "Q0xPQ0tfRlJFUVVFTkNZXzE=::NTU=::Q2xvY2sgRnJlcXVlbmN5"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_PARAMETER "Q0xPQ0tfRlJFUVVFTkNZ::NTU=::Q0xPQ0tfRlJFUVVFTkNZ"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_COMPONENT_PARAMETER "Q0JYX0FVVE9fQkxBQ0tCT1g=::QUxM::Q0JYX0FVVE9fQkxBQ0tCT1g="

set_global_assignment -library "main_clock" -name VHDL_FILE [file join $::quartus(qip_path) "main_clock.vhd"]
set_global_assignment -library "main_clock" -name VERILOG_FILE [file join $::quartus(qip_path) "submodules/altera_int_osc.v"]
set_global_assignment -library "main_clock" -name SDC_FILE [file join $::quartus(qip_path) "submodules/altera_int_osc.sdc"]

set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_TOOL_NAME "altera_int_osc"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_TOOL_VERSION "18.0"
set_global_assignment -entity "altera_int_osc" -library "main_clock" -name IP_TOOL_ENV "Qsys"
