--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.908ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X44Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.908ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_5 to ila/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.XQ      Tcko                  0.591   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X44Y41.BX      net (fanout=15)       9.957   rotary/quad_count<5>
    SLICE_X44Y41.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     10.908ns (0.951ns logic, 9.957ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X29Y24.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.039 - 0.048)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X24Y33.G4      net (fanout=36)       2.378   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X24Y33.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U1_MUXF5
    SLICE_X24Y32.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X24Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y24.SR      net (fanout=7)        1.753   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y24.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (3.004ns logic, 4.131ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.039 - 0.048)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X24Y32.G4      net (fanout=36)       2.378   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X24Y32.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X24Y32.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X24Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y24.SR      net (fanout=7)        1.753   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y24.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (3.004ns logic, 4.131ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.039 - 0.048)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X24Y32.F4      net (fanout=36)       2.313   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X24Y32.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X24Y32.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X24Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y24.SR      net (fanout=7)        1.753   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y24.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (3.004ns logic, 4.066ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X29Y24.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.039 - 0.048)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X24Y33.G4      net (fanout=36)       2.378   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X24Y33.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U1_MUXF5
    SLICE_X24Y32.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X24Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y24.SR      net (fanout=7)        1.753   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y24.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (3.004ns logic, 4.131ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.039 - 0.048)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X24Y32.G4      net (fanout=36)       2.378   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X24Y32.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X24Y32.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X24Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y24.SR      net (fanout=7)        1.753   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y24.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (3.004ns logic, 4.131ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.039 - 0.048)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y42.YQ      Tcko                  0.652   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X24Y32.F4      net (fanout=36)       2.313   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X24Y32.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X24Y32.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X24Y32.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X29Y24.SR      net (fanout=7)        1.753   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X29Y24.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.070ns (3.004ns logic, 4.066ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[0].U_TQ (SLICE_X22Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_2 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.839ns (Levels of Logic = 0)
  Clock Path Skew:      2.412ns (1.647 - -0.765)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_2 to ila/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y47.YQ      Tcko                  0.522   rotary/quad_count<2>
                                                       rotary/quad_count_2
    SLICE_X22Y40.BY      net (fanout=17)       2.165   rotary/quad_count<2>
    SLICE_X22Y40.CLK     Tckdi       (-Th)    -0.152   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.674ns logic, 2.165ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X0Y4.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.067 - 0.031)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.XQ      Tcko                  0.474   ila/U0/I_NO_D.U_ILA/iDATA<1>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF
    RAMB16_X0Y4.DIB0     net (fanout=1)        0.374   ila/U0/I_NO_D.U_ILA/iDATA<1>
    RAMB16_X0Y4.CLKB     Tbckd       (-Th)     0.126   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.348ns logic, 0.374ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X30Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[7].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.008 - 0.011)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[7].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.XQ      Tcko                  0.473   ila/U0/iTRIG_IN<7>
                                                       ila/U0/I_TQ0.G_TW[7].U_TQ
    SLICE_X30Y35.BX      net (fanout=2)        0.397   ila/U0/iTRIG_IN<7>
    SLICE_X30Y35.CLK     Tdh         (-Th)     0.149   ila/U0/I_NO_D.U_ILA/iDATA<7>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.324ns logic, 0.397ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLK0_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 
20 nS  HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1185 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.253ns.
--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/sync_out (SLICE_X50Y44.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_9 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.202ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.091 - 0.142)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_9 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y78.XQ       Tcko                  0.591   debounce_ROTB/count<9>
                                                       debounce_ROTB/count_9
    SLICE_X2Y79.F2       net (fanout=2)        1.062   debounce_ROTB/count<9>
    SLICE_X2Y79.X        Tilo                  0.759   debounce_ROTB/out4
                                                       debounce_ROTB/out4
    SLICE_X2Y77.G3       net (fanout=1)        0.587   debounce_ROTB/out4
    SLICE_X2Y77.Y        Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X50Y44.CE      net (fanout=16)       2.889   debounce_ROTB/count_MAX
    SLICE_X50Y44.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.202ns (2.664ns logic, 4.538ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_7 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.091 - 0.145)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_7 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.XQ       Tcko                  0.592   debounce_ROTB/count<7>
                                                       debounce_ROTB/count_7
    SLICE_X0Y76.F2       net (fanout=2)        1.054   debounce_ROTB/count<7>
    SLICE_X0Y76.X        Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X2Y77.G4       net (fanout=1)        0.402   debounce_ROTB/out13
    SLICE_X2Y77.Y        Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X50Y44.CE      net (fanout=16)       2.889   debounce_ROTB/count_MAX
    SLICE_X50Y44.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.010ns (2.665ns logic, 4.345ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_12 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.974ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.091 - 0.148)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_12 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.YQ       Tcko                  0.652   debounce_ROTB/count<13>
                                                       debounce_ROTB/count_12
    SLICE_X0Y74.F3       net (fanout=2)        0.926   debounce_ROTB/count<12>
    SLICE_X0Y74.X        Tilo                  0.759   debounce_ROTB/out16
                                                       debounce_ROTB/out16
    SLICE_X2Y77.G2       net (fanout=1)        0.434   debounce_ROTB/out16
    SLICE_X2Y77.Y        Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X50Y44.CE      net (fanout=16)       2.889   debounce_ROTB/count_MAX
    SLICE_X50Y44.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.974ns (2.725ns logic, 4.249ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTCTR/sync_out (SLICE_X52Y46.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_2 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.098 - 0.105)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_2 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.YQ      Tcko                  0.652   debounce_ROTCTR/count<3>
                                                       debounce_ROTCTR/count_2
    SLICE_X28Y68.F1      net (fanout=2)        1.096   debounce_ROTCTR/count<2>
    SLICE_X28Y68.X       Tilo                  0.759   debounce_ROTCTR/out16
                                                       debounce_ROTCTR/out16
    SLICE_X30Y70.G1      net (fanout=1)        0.724   debounce_ROTCTR/out16
    SLICE_X30Y70.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X52Y46.CE      net (fanout=16)       2.093   debounce_ROTCTR/count_MAX
    SLICE_X52Y46.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (2.725ns logic, 3.913ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_12 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.098 - 0.122)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_12 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.YQ      Tcko                  0.652   debounce_ROTCTR/count<13>
                                                       debounce_ROTCTR/count_12
    SLICE_X28Y68.F4      net (fanout=2)        0.633   debounce_ROTCTR/count<12>
    SLICE_X28Y68.X       Tilo                  0.759   debounce_ROTCTR/out16
                                                       debounce_ROTCTR/out16
    SLICE_X30Y70.G1      net (fanout=1)        0.724   debounce_ROTCTR/out16
    SLICE_X30Y70.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X52Y46.CE      net (fanout=16)       2.093   debounce_ROTCTR/count_MAX
    SLICE_X52Y46.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (2.725ns logic, 3.450ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTCTR/count_7 (FF)
  Destination:          debounce_ROTCTR/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.098 - 0.120)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTCTR/count_7 to debounce_ROTCTR/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y71.XQ      Tcko                  0.591   debounce_ROTCTR/count<7>
                                                       debounce_ROTCTR/count_7
    SLICE_X28Y71.F4      net (fanout=2)        0.994   debounce_ROTCTR/count<7>
    SLICE_X28Y71.X       Tilo                  0.759   debounce_ROTCTR/out13
                                                       debounce_ROTCTR/out13
    SLICE_X30Y70.G4      net (fanout=1)        0.402   debounce_ROTCTR/out13
    SLICE_X30Y70.Y       Tilo                  0.759   debounce_ROTCTR/count<0>
                                                       debounce_ROTCTR/out26
    SLICE_X52Y46.CE      net (fanout=16)       2.093   debounce_ROTCTR/count_MAX
    SLICE_X52Y46.CLK     Tceck                 0.555   debounce_ROTCTR/sync_out
                                                       debounce_ROTCTR/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (2.664ns logic, 3.489ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point debounce_ROTA/sync_out (SLICE_X51Y48.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_10 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.207ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.091 - 0.125)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_10 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y87.YQ      Tcko                  0.652   debounce_ROTA/count<11>
                                                       debounce_ROTA/count_10
    SLICE_X24Y83.F4      net (fanout=2)        1.235   debounce_ROTA/count<10>
    SLICE_X24Y83.X       Tilo                  0.759   debounce_ROTA/out4
                                                       debounce_ROTA/out4
    SLICE_X26Y83.G4      net (fanout=1)        0.402   debounce_ROTA/out4
    SLICE_X26Y83.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X51Y48.CE      net (fanout=16)       1.845   debounce_ROTA/count_MAX
    SLICE_X51Y48.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.207ns (2.725ns logic, 3.482ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_8 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.091 - 0.125)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_8 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y86.YQ      Tcko                  0.652   debounce_ROTA/count<9>
                                                       debounce_ROTA/count_8
    SLICE_X26Y82.F2      net (fanout=2)        1.319   debounce_ROTA/count<8>
    SLICE_X26Y82.X       Tilo                  0.759   debounce_ROTA/out1
                                                       debounce_ROTA/out1
    SLICE_X26Y83.G1      net (fanout=1)        0.122   debounce_ROTA/out1
    SLICE_X26Y83.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X51Y48.CE      net (fanout=16)       1.845   debounce_ROTA/count_MAX
    SLICE_X51Y48.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.011ns (2.725ns logic, 3.286ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/count_11 (FF)
  Destination:          debounce_ROTA/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.091 - 0.125)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/count_11 to debounce_ROTA/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y87.XQ      Tcko                  0.592   debounce_ROTA/count<11>
                                                       debounce_ROTA/count_11
    SLICE_X24Y83.F1      net (fanout=2)        1.035   debounce_ROTA/count<11>
    SLICE_X24Y83.X       Tilo                  0.759   debounce_ROTA/out4
                                                       debounce_ROTA/out4
    SLICE_X26Y83.G4      net (fanout=1)        0.402   debounce_ROTA/out4
    SLICE_X26Y83.Y       Tilo                  0.759   debounce_ROTA/count<0>
                                                       debounce_ROTA/out26
    SLICE_X51Y48.CE      net (fanout=16)       1.845   debounce_ROTA/count_MAX
    SLICE_X51Y48.CLK     Tceck                 0.555   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      5.947ns (2.665ns logic, 3.282ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point rotary/current_state_FSM_FFd2 (SLICE_X51Y46.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTA/sync_out (FF)
  Destination:          rotary/current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.017 - 0.016)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTA/sync_out to rotary/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.YQ      Tcko                  0.470   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    SLICE_X51Y46.F3      net (fanout=4)        0.342   debounce_ROTA/sync_out
    SLICE_X51Y46.CLK     Tckf        (-Th)    -0.516   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2-In1
                                                       rotary/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.986ns logic, 0.342ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_5 (SLICE_X49Y47.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_4 (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_4 to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y47.YQ      Tcko                  0.470   rotary/quad_count<5>
                                                       rotary/quad_count_4
    SLICE_X49Y47.F3      net (fanout=16)       0.392   rotary/quad_count<4>
    SLICE_X49Y47.CLK     Tckf        (-Th)    -0.516   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.378ns (0.986ns logic, 0.392ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point rotary/current_state_FSM_FFd2 (SLICE_X51Y46.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTB/sync_out (FF)
  Destination:          rotary/current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.385ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.092 - 0.091)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTB/sync_out to rotary/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.YQ      Tcko                  0.522   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    SLICE_X51Y46.F4      net (fanout=4)        0.347   debounce_ROTB/sync_out
    SLICE_X51Y46.CLK     Tckf        (-Th)    -0.516   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2-In1
                                                       rotary/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (1.038ns logic, 0.347ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clock_divider/DCM_SP_INST/CLK0
  Logical resource: clock_divider/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_divider/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X48Y46.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: rotary/quad_count<3>/CLK
  Logical resource: rotary/quad_count_3/CK
  Location pin: SLICE_X48Y46.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1059 paths analyzed, 145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.501ns.
--------------------------------------------------------------------------------

Paths for end point debounce_enter/sync_out (SLICE_X53Y65.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_enter/count_1 (FF)
  Destination:          debounce_enter/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.499ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.084 - 0.086)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_enter/count_1 to debounce_enter/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.YQ      Tcko                  0.587   debounce_enter/count<14>
                                                       debounce_enter/count_1
    SLICE_X20Y60.F4      net (fanout=2)        0.989   debounce_enter/count<1>
    SLICE_X20Y60.X       Tilo                  0.759   debounce_enter/out16
                                                       debounce_enter/out16
    SLICE_X20Y62.G1      net (fanout=1)        0.411   debounce_enter/out16
    SLICE_X20Y62.Y       Tilo                  0.759   debounce_enter/count<0>
                                                       debounce_enter/out26
    SLICE_X53Y65.CE      net (fanout=16)       2.439   debounce_enter/count_MAX
    SLICE_X53Y65.CLK     Tceck                 0.555   debounce_enter/sync_out
                                                       debounce_enter/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.499ns (2.660ns logic, 3.839ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_enter/count_4 (FF)
  Destination:          debounce_enter/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.084 - 0.088)
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_enter/count_4 to debounce_enter/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y60.YQ      Tcko                  0.652   debounce_enter/count<5>
                                                       debounce_enter/count_4
    SLICE_X22Y62.F2      net (fanout=2)        0.481   debounce_enter/count<4>
    SLICE_X22Y62.X       Tilo                  0.759   debounce_enter/out13
                                                       debounce_enter/out13
    SLICE_X20Y62.G3      net (fanout=1)        0.623   debounce_enter/out13
    SLICE_X20Y62.Y       Tilo                  0.759   debounce_enter/count<0>
                                                       debounce_enter/out26
    SLICE_X53Y65.CE      net (fanout=16)       2.439   debounce_enter/count_MAX
    SLICE_X53Y65.CLK     Tceck                 0.555   debounce_enter/sync_out
                                                       debounce_enter/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.268ns (2.725ns logic, 3.543ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_enter/count_12 (FF)
  Destination:          debounce_enter/sync_out (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.252ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_enter/count_12 to debounce_enter/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y64.YQ      Tcko                  0.652   debounce_enter/count<13>
                                                       debounce_enter/count_12
    SLICE_X20Y60.F2      net (fanout=2)        0.677   debounce_enter/count<12>
    SLICE_X20Y60.X       Tilo                  0.759   debounce_enter/out16
                                                       debounce_enter/out16
    SLICE_X20Y62.G1      net (fanout=1)        0.411   debounce_enter/out16
    SLICE_X20Y62.Y       Tilo                  0.759   debounce_enter/count<0>
                                                       debounce_enter/out26
    SLICE_X53Y65.CE      net (fanout=16)       2.439   debounce_enter/count_MAX
    SLICE_X53Y65.CLK     Tceck                 0.555   debounce_enter/sync_out
                                                       debounce_enter/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (2.725ns logic, 3.527ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_4 (SLICE_X67Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_6 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_6 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.XQ      Tcko                  0.591   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_6
    SLICE_X54Y79.G2      net (fanout=16)       1.534   vga_timer/CounterX<6>
    SLICE_X54Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X54Y79.F3      net (fanout=2)        0.044   ttt_logic/GND_11_o_Pixel_X[9]_AND_82_o6
    SLICE_X54Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       1.780   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (2.664ns logic, 3.358ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_7 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_7 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.YQ      Tcko                  0.587   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_7
    SLICE_X54Y79.G1      net (fanout=15)       1.230   vga_timer/CounterX<7>
    SLICE_X54Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X54Y79.F3      net (fanout=2)        0.044   ttt_logic/GND_11_o_Pixel_X[9]_AND_82_o6
    SLICE_X54Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       1.780   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (2.660ns logic, 3.054ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/CounterY_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/CounterY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X54Y78.G4      net (fanout=14)       1.247   vga_timer/CounterX<9>
    SLICE_X54Y78.Y       Tilo                  0.759   ttt_logic/GND_11_o_Pixel_X[9]_AND_73_o5
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X54Y79.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X54Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       1.780   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_4
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (2.660ns logic, 3.050ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_5 (SLICE_X67Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_6 (FF)
  Destination:          vga_timer/CounterY_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      6.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_6 to vga_timer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.XQ      Tcko                  0.591   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_6
    SLICE_X54Y79.G2      net (fanout=16)       1.534   vga_timer/CounterX<6>
    SLICE_X54Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X54Y79.F3      net (fanout=2)        0.044   ttt_logic/GND_11_o_Pixel_X[9]_AND_82_o6
    SLICE_X54Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       1.780   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      6.022ns (2.664ns logic, 3.358ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_7 (FF)
  Destination:          vga_timer/CounterY_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_7 to vga_timer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.YQ      Tcko                  0.587   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_7
    SLICE_X54Y79.G1      net (fanout=15)       1.230   vga_timer/CounterX<7>
    SLICE_X54Y79.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X54Y79.F3      net (fanout=2)        0.044   ttt_logic/GND_11_o_Pixel_X[9]_AND_82_o6
    SLICE_X54Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       1.780   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (2.660ns logic, 3.054ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_9 (FF)
  Destination:          vga_timer/CounterY_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.710ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_9 to vga_timer/CounterY_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y83.YQ      Tcko                  0.587   vga_timer/CounterX<8>
                                                       vga_timer/CounterX_9
    SLICE_X54Y78.G4      net (fanout=14)       1.247   vga_timer/CounterX<9>
    SLICE_X54Y78.Y       Tilo                  0.759   ttt_logic/GND_11_o_Pixel_X[9]_AND_73_o5
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X54Y79.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X54Y79.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X67Y74.CE      net (fanout=11)       1.780   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X67Y74.CLK     Tceck                 0.555   vga_timer/CounterY<4>
                                                       vga_timer/CounterY_5
    -------------------------------------------------  ---------------------------
    Total                                      5.710ns (2.660ns logic, 3.050ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point oneshot_clr/oneshot_q (SLICE_X55Y73.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_clr/sync_out (FF)
  Destination:          oneshot_clr/oneshot_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_clr/sync_out to oneshot_clr/oneshot_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.YQ      Tcko                  0.470   debounce_clr/sync_out
                                                       debounce_clr/sync_out
    SLICE_X55Y73.BY      net (fanout=3)        0.618   debounce_clr/sync_out
    SLICE_X55Y73.CLK     Tckdi       (-Th)    -0.135   oneshot_clr/oneshot_q
                                                       oneshot_clr/oneshot_q
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.605ns logic, 0.618ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point oneshot/oneshot_q (SLICE_X53Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_enter/sync_out (FF)
  Destination:          oneshot/oneshot_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_enter/sync_out to oneshot/oneshot_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.YQ      Tcko                  0.470   debounce_enter/sync_out
                                                       debounce_enter/sync_out
    SLICE_X53Y66.BY      net (fanout=5)        0.672   debounce_enter/sync_out
    SLICE_X53Y66.CLK     Tckdi       (-Th)    -0.135   oneshot/oneshot_q
                                                       oneshot/oneshot_q
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.605ns logic, 0.672ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X54Y64.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y64.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X54Y64.F2      net (fanout=7)        0.397   vga_timer/vga_on
    SLICE_X54Y64.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (1.034ns logic, 0.397ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: vga_timer/vga_VS/CLK
  Logical resource: vga_timer/vga_VS/CK
  Location pin: SLICE_X66Y74.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: vga_timer/vga_VS/CLK
  Logical resource: vga_timer/vga_VS/CK
  Location pin: SLICE_X66Y74.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|     10.908ns|      7.253ns|            0|            0|         1124|         2244|
| clock_divider/CLK0_BUF        |     20.000ns|      7.253ns|          N/A|            0|            0|         1185|            0|
| clock_divider/CLKDV_BUF       |     40.000ns|      6.501ns|          N/A|            0|            0|         1059|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   10.908|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3368 paths, 0 nets, and 1270 connections

Design statistics:
   Minimum period:  10.908ns{1}   (Maximum frequency:  91.676MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 11:15:28 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



