// Seed: 3326878384
module module_0 (
    id_1
);
  inout wire id_1;
  id_2(
      -1, 1
  );
  assign module_1.id_3 = 0;
  always id_1 = id_2.id_1;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1
);
  assign id_3 = 1'b0;
  wor id_4;
  assign id_3 = 1 == 1 - id_1;
  wire id_5;
  assign id_4 = 1 - -1;
  wire id_6, id_7, id_8;
  wire id_9 = -1'b0 == 1;
  wire id_10;
  id_11(
      .id_0(id_1 && -1'b0), .id_1(id_7), .id_2(1), .id_3(1), .id_4(id_0), .id_5(id_9), .id_6(-1)
  );
  module_0 modCall_1 (id_11);
  wire id_12, id_13;
endmodule
