# Verilog
## Syntax
module
```
module module_name (port_interface_list);
    input a, b;
    output c, d;
    ...

endmodule
```
