0.6
2019.1
May 24 2019
15:06:07
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/updown_counter/updown_counter.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/updown_counter/updown_counter.srcs/sim_1/new/updown_counter_tb.v,1745011922,verilog,,,,updown_counter_tb,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/updown_counter/updown_counter.srcs/sources_1/new/updown_counter.v,1745012011,verilog,,F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/updown_counter/updown_counter.srcs/sim_1/new/updown_counter_tb.v,,updown_counter,,,,,,,,
