// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_top_read_input_func_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv2_out_dout,
        conv2_out_empty_n,
        conv2_out_read,
        conv2_out_num_data_valid,
        conv2_out_fifo_cap,
        input_buf_address0,
        input_buf_ce0,
        input_buf_we0,
        input_buf_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] conv2_out_dout;
input   conv2_out_empty_n;
output   conv2_out_read;
input  [13:0] conv2_out_num_data_valid;
input  [13:0] conv2_out_fifo_cap;
output  [12:0] input_buf_address0;
output   input_buf_ce0;
output   input_buf_we0;
output  [15:0] input_buf_d0;

reg ap_idle;
reg conv2_out_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln143_fu_124_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    conv2_out_blk_n;
wire   [31:0] zext_ln148_fu_249_p1;
reg   [5:0] c_fu_56;
wire   [5:0] add_ln146_fu_254_p2;
wire    ap_loop_init;
reg   [4:0] j_fu_60;
wire   [4:0] select_ln145_fu_219_p3;
reg   [10:0] indvar_flatten_fu_64;
wire   [10:0] select_ln145_1_fu_266_p3;
reg   [4:0] i_fu_68;
wire   [4:0] select_ln143_1_fu_191_p3;
reg   [13:0] indvar_flatten12_fu_72;
wire   [13:0] add_ln143_1_fu_130_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten12_load;
reg    input_buf_we0_local;
reg    input_buf_ce0_local;
wire   [0:0] icmp_ln145_fu_159_p2;
wire   [0:0] icmp_ln146_fu_179_p2;
wire   [0:0] xor_ln143_fu_173_p2;
wire   [4:0] add_ln143_fu_153_p2;
wire   [4:0] select_ln143_fu_165_p3;
wire   [0:0] and_ln143_fu_185_p2;
wire   [0:0] empty_fu_205_p2;
wire   [4:0] add_ln145_fu_199_p2;
wire   [5:0] c_mid2_fu_211_p3;
wire   [4:0] trunc_ln148_2_fu_235_p1;
wire   [3:0] trunc_ln148_fu_227_p1;
wire   [3:0] trunc_ln148_1_fu_231_p1;
wire   [12:0] tmp_4_fu_239_p4;
wire   [10:0] add_ln145_1_fu_260_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 c_fu_56 = 6'd0;
#0 j_fu_60 = 5'd0;
#0 indvar_flatten_fu_64 = 11'd0;
#0 i_fu_68 = 5'd0;
#0 indvar_flatten12_fu_72 = 14'd0;
#0 ap_done_reg = 1'b0;
end

cnn_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        c_fu_56 <= 6'd0;
    end else if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_fu_56 <= add_ln146_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_68 <= 5'd0;
    end else if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_68 <= select_ln143_1_fu_191_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln143_fu_124_p2 == 1'd0)) begin
            indvar_flatten12_fu_72 <= add_ln143_1_fu_130_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten12_fu_72 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_fu_64 <= 11'd0;
    end else if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_fu_64 <= select_ln145_1_fu_266_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_60 <= 5'd0;
    end else if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_fu_60 <= select_ln145_fu_219_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_pp0_stage1_iter0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln143_fu_124_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_indvar_flatten12_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12_load = indvar_flatten12_fu_72;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv2_out_blk_n = conv2_out_empty_n;
    end else begin
        conv2_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        conv2_out_read = 1'b1;
    end else begin
        conv2_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_buf_ce0_local = 1'b1;
    end else begin
        input_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_buf_we0_local = 1'b1;
    end else begin
        input_buf_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln143_fu_124_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_pp0_stage1_iter0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln143_1_fu_130_p2 = (ap_sig_allocacmp_indvar_flatten12_load + 14'd1);

assign add_ln143_fu_153_p2 = (i_fu_68 + 5'd1);

assign add_ln145_1_fu_260_p2 = (indvar_flatten_fu_64 + 11'd1);

assign add_ln145_fu_199_p2 = (select_ln143_fu_165_p3 + 5'd1);

assign add_ln146_fu_254_p2 = (c_mid2_fu_211_p3 + 6'd1);

assign and_ln143_fu_185_p2 = (xor_ln143_fu_173_p2 & icmp_ln146_fu_179_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (conv2_out_empty_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign c_mid2_fu_211_p3 = ((empty_fu_205_p2[0:0] == 1'b1) ? 6'd0 : c_fu_56);

assign empty_fu_205_p2 = (icmp_ln145_fu_159_p2 | and_ln143_fu_185_p2);

assign icmp_ln143_fu_124_p2 = ((ap_sig_allocacmp_indvar_flatten12_load == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_159_p2 = ((indvar_flatten_fu_64 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_179_p2 = ((c_fu_56 == 6'd32) ? 1'b1 : 1'b0);

assign input_buf_address0 = zext_ln148_fu_249_p1;

assign input_buf_ce0 = input_buf_ce0_local;

assign input_buf_d0 = conv2_out_dout;

assign input_buf_we0 = input_buf_we0_local;

assign select_ln143_1_fu_191_p3 = ((icmp_ln145_fu_159_p2[0:0] == 1'b1) ? add_ln143_fu_153_p2 : i_fu_68);

assign select_ln143_fu_165_p3 = ((icmp_ln145_fu_159_p2[0:0] == 1'b1) ? 5'd0 : j_fu_60);

assign select_ln145_1_fu_266_p3 = ((icmp_ln145_fu_159_p2[0:0] == 1'b1) ? 11'd1 : add_ln145_1_fu_260_p2);

assign select_ln145_fu_219_p3 = ((and_ln143_fu_185_p2[0:0] == 1'b1) ? add_ln145_fu_199_p2 : select_ln143_fu_165_p3);

assign tmp_4_fu_239_p4 = {{{trunc_ln148_2_fu_235_p1}, {trunc_ln148_fu_227_p1}}, {trunc_ln148_1_fu_231_p1}};

assign trunc_ln148_1_fu_231_p1 = select_ln145_fu_219_p3[3:0];

assign trunc_ln148_2_fu_235_p1 = c_mid2_fu_211_p3[4:0];

assign trunc_ln148_fu_227_p1 = select_ln143_1_fu_191_p3[3:0];

assign xor_ln143_fu_173_p2 = (icmp_ln145_fu_159_p2 ^ 1'd1);

assign zext_ln148_fu_249_p1 = tmp_4_fu_239_p4;

endmodule //cnn_top_read_input_func_1
