<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TRANSMISOR_OFDM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PPDU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PPDU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PPDU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fec.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fec.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fec.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mapper.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mapper.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mapper.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PPDU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_PPDU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_PPDU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_PPDU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1589018896" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1589018896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589186083" xil_pn:in_ck="4243584351162884929" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1589186083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PPDU.vhd"/>
      <outfile xil_pn:name="div_frec.vhd"/>
      <outfile xil_pn:name="mapper.vhdl"/>
      <outfile xil_pn:name="tb_PPDU.vhd"/>
      <outfile xil_pn:name="tb_div_frec.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1589014740" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4135429856875299172" xil_pn:start_ts="1589014740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589014740" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2821597432103952282" xil_pn:start_ts="1589014740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589014740" xil_pn:in_ck="-7186897609605411755" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6057791683487263463" xil_pn:start_ts="1589014740">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ROM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1589186083" xil_pn:in_ck="4243584351162884929" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1589186083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PPDU.vhd"/>
      <outfile xil_pn:name="div_frec.vhd"/>
      <outfile xil_pn:name="mapper.vhdl"/>
      <outfile xil_pn:name="tb_PPDU.vhd"/>
      <outfile xil_pn:name="tb_div_frec.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1589186088" xil_pn:in_ck="-880678678242365298" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8879400833881451178" xil_pn:start_ts="1589186083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_PPDU_beh.prj"/>
      <outfile xil_pn:name="tb_PPDU_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1589186089" xil_pn:in_ck="501167162818669437" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6818418148155365801" xil_pn:start_ts="1589186088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_PPDU_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1588937416" xil_pn:in_ck="2640051841245589860" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1588937416">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
