ARM GAS  /tmp/ccbAv97V.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"lv_tlsf.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.block_size,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	block_size:
  24              	.LVL0:
  25              	.LFB3:
  26              		.file 1 "Middlewares/lvgl/src/misc/lv_tlsf.c"
   1:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include "../lv_conf_internal.h"
   2:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if LV_MEM_CUSTOM == 0
   3:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
   4:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include <limits.h>
   5:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include <stddef.h>
   6:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include "lv_tlsf.h"
   7:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include "lv_mem.h"
   8:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include "lv_log.h"
   9:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include "lv_assert.h"
  10:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define printf LV_LOG_ERROR
  11:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  12:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_MAX_POOL_SIZE LV_MEM_SIZE
  13:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  14:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if !defined(_DEBUG)
  15:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define _DEBUG 0
  16:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
  17:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  18:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined(__cplusplus)
  19:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_decl inline
  20:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
  21:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_decl static
  22:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
  23:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  24:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
  25:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Architecture-specific bit manipulation routines.
  26:Middlewares/lvgl/src/misc/lv_tlsf.c **** **
  27:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** TLSF achieves O(1) cost for malloc and free operations by limiting
  28:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** the search for a free block to a free list of guaranteed size
  29:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** adequate to fulfill the request, combined with efficient free list
  30:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** queries using bitmasks and architecture-specific bit-manipulation
  31:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** routines.
  32:Middlewares/lvgl/src/misc/lv_tlsf.c **** **
ARM GAS  /tmp/ccbAv97V.s 			page 2


  33:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Most modern processors provide instructions to count leading zeroes
  34:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** in a word, find the lowest and highest set bit, etc. These
  35:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** specific implementations will be used when available, falling back
  36:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** to a reasonably efficient generic implementation.
  37:Middlewares/lvgl/src/misc/lv_tlsf.c **** **
  38:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** NOTE: TLSF spec relies on ffs/fls returning value 0..31.
  39:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** ffs/fls return 1-32 by default, returning 0 for error.
  40:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
  41:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  42:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
  43:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Detect whether or not we are building for a 32- or 64-bit (LP/LLP)
  44:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** architecture. There is no reliable portable method at compile-time.
  45:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
  46:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (__alpha__) || defined (__ia64__) || defined (__x86_64__) \
  47:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	|| defined (_WIN64) || defined (__LP64__) || defined (__LLP64__)
  48:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_64BIT
  49:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
  50:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  51:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
  52:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Returns one plus the index of the most significant 1-bit of n,
  53:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** or if n is zero, returns zero.
  54:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
  55:Middlewares/lvgl/src/misc/lv_tlsf.c **** #ifdef TLSF_64BIT
  56:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS(n) ((n) & 0xffffffff00000000ull ? 32 + TLSF_FLS32((size_t)(n) >> 32) : TLSF_FLS32(
  57:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
  58:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS(n) TLSF_FLS32(n)
  59:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
  60:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  61:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS32(n) ((n) & 0xffff0000 ? 16 + TLSF_FLS16((n) >> 16) : TLSF_FLS16(n))
  62:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS16(n) ((n) & 0xff00     ?  8 + TLSF_FLS8 ((n) >>  8) : TLSF_FLS8 (n))
  63:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS8(n)  ((n) & 0xf0       ?  4 + TLSF_FLS4 ((n) >>  4) : TLSF_FLS4 (n))
  64:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS4(n)  ((n) & 0xc        ?  2 + TLSF_FLS2 ((n) >>  2) : TLSF_FLS2 (n))
  65:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS2(n)  ((n) & 0x2        ?  1 + TLSF_FLS1 ((n) >>  1) : TLSF_FLS1 (n))
  66:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_FLS1(n)  ((n) & 0x1        ?  1 : 0)
  67:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  68:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
  69:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Returns round up value of log2(n).
  70:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Note: it is used at compile time.
  71:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
  72:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define TLSF_LOG2_CEIL(n) ((n) & (n - 1) ? TLSF_FLS(n) : TLSF_FLS(n) - 1)
  73:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  74:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
  75:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** gcc 3.4 and above have builtin support, specialized for architecture.
  76:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Some compilers masquerade as gcc; patchlevel test filters them out.
  77:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
  78:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (__GNUC__) && (__GNUC__ > 3 || (__GNUC__ == 3 && __GNUC_MINOR__ >= 4)) \
  79:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	&& defined (__GNUC_PATCHLEVEL__)
  80:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  81:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (__SNC__)
  82:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* SNC for Playstation 3. */
  83:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  84:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_ffs(unsigned int word)
  85:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
  86:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const unsigned int reverse = word & (~word + 1);
  87:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = 32 - __builtin_clz(reverse);
  88:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
  89:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
ARM GAS  /tmp/ccbAv97V.s 			page 3


  90:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  91:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
  92:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  93:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_ffs(unsigned int word)
  94:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
  95:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return __builtin_ffs(word) - 1;
  96:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
  97:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
  98:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
  99:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 100:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_fls(unsigned int word)
 101:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = word ? 32 - __builtin_clz(word) : 0;
 103:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 104:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 105:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 106:Middlewares/lvgl/src/misc/lv_tlsf.c **** #elif defined (_MSC_VER) && (_MSC_VER >= 1400) && (defined (_M_IX86) || defined (_M_X64))
 107:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Microsoft Visual C++ support on x86/X64 architectures. */
 108:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 109:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include <intrin.h>
 110:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 111:Middlewares/lvgl/src/misc/lv_tlsf.c **** #pragma intrinsic(_BitScanReverse)
 112:Middlewares/lvgl/src/misc/lv_tlsf.c **** #pragma intrinsic(_BitScanForward)
 113:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 114:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_fls(unsigned int word)
 115:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 116:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	unsigned long index;
 117:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return _BitScanReverse(&index, word) ? index : -1;
 118:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 119:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 120:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_ffs(unsigned int word)
 121:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 122:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	unsigned long index;
 123:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return _BitScanForward(&index, word) ? index : -1;
 124:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 125:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 126:Middlewares/lvgl/src/misc/lv_tlsf.c **** #elif defined (_MSC_VER) && defined (_M_PPC)
 127:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Microsoft Visual C++ support on PowerPC architectures. */
 128:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 129:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include <ppcintrinsics.h>
 130:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 131:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_fls(unsigned int word)
 132:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 133:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = 32 - _CountLeadingZeros(word);
 134:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 135:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 136:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 137:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_ffs(unsigned int word)
 138:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 139:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const unsigned int reverse = word & (~word + 1);
 140:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = 32 - _CountLeadingZeros(reverse);
 141:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 142:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 143:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 144:Middlewares/lvgl/src/misc/lv_tlsf.c **** #elif defined (__ARMCC_VERSION)
 145:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* RealView Compilation Tools for ARM */
 146:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
ARM GAS  /tmp/ccbAv97V.s 			page 4


 147:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_ffs(unsigned int word)
 148:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 149:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const unsigned int reverse = word & (~word + 1);
 150:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = 32 - __clz(reverse);
 151:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 152:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 153:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 154:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_fls(unsigned int word)
 155:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 156:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = word ? 32 - __clz(word) : 0;
 157:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 158:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 159:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 160:Middlewares/lvgl/src/misc/lv_tlsf.c **** #elif defined (__ghs__)
 161:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Green Hills support for PowerPC */
 162:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 163:Middlewares/lvgl/src/misc/lv_tlsf.c **** #include <ppc_ghs.h>
 164:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 165:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_ffs(unsigned int word)
 166:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 167:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const unsigned int reverse = word & (~word + 1);
 168:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = 32 - __CLZ32(reverse);
 169:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 170:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 171:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 172:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_fls(unsigned int word)
 173:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 174:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = word ? 32 - __CLZ32(word) : 0;
 175:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 176:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 177:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 178:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
 179:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Fall back to generic implementation. */
 180:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 181:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Implement ffs in terms of fls. */
 182:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_ffs(unsigned int word)
 183:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 184:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const unsigned int reverse = word & (~word + 1);
 185:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return TLSF_FLS32(reverse) - 1;
 186:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 187:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 188:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_fls(unsigned int word)
 189:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 190:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return TLSF_FLS32(word) - 1;
 191:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 192:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 193:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
 194:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 195:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Possibly 64-bit version of tlsf_fls. */
 196:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (TLSF_64BIT)
 197:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_decl int tlsf_fls_sizet(size_t size)
 198:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 199:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int high = (int)(size >> 32);
 200:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int bits = 0;
 201:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (high)
 202:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 203:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		bits = 32 + tlsf_fls(high);
ARM GAS  /tmp/ccbAv97V.s 			page 5


 204:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 205:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	else
 206:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 207:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		bits = tlsf_fls((int)size & 0xffffffff);
 208:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 209:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 210:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bits;
 211:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 212:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
 213:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_fls_sizet tlsf_fls
 214:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
 215:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 216:Middlewares/lvgl/src/misc/lv_tlsf.c **** #undef tlsf_decl
 217:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 218:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 219:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Constants.
 220:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 221:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 222:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Public constants: may be modified. */
 223:Middlewares/lvgl/src/misc/lv_tlsf.c **** enum tlsf_public
 224:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 225:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* log2 of number of linear subdivisions of block sizes. Larger
 226:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** values require more memory in the control structure. Values of
 227:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** 4 or 5 are typical.
 228:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
 229:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	SL_INDEX_COUNT_LOG2 = 5,
 230:Middlewares/lvgl/src/misc/lv_tlsf.c **** };
 231:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 232:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Private constants: do not modify. */
 233:Middlewares/lvgl/src/misc/lv_tlsf.c **** enum tlsf_private
 234:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 235:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (TLSF_64BIT)
 236:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* All allocation sizes and addresses are aligned to 8 bytes. */
 237:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	ALIGN_SIZE_LOG2 = 3,
 238:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
 239:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* All allocation sizes and addresses are aligned to 4 bytes. */
 240:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	ALIGN_SIZE_LOG2 = 2,
 241:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
 242:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	ALIGN_SIZE = (1 << ALIGN_SIZE_LOG2),
 243:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 244:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/*
 245:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** We support allocations of sizes up to (1 << FL_INDEX_MAX) bits.
 246:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** However, because we linearly subdivide the second-level lists, and
 247:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** our minimum size granularity is 4 bytes, it doesn't make sense to
 248:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** create first-level lists for sizes smaller than SL_INDEX_COUNT * 4,
 249:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** or (1 << (SL_INDEX_COUNT_LOG2 + 2)) bytes, as there we will be
 250:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** trying to split size ranges into more slots than we have available.
 251:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** Instead, we calculate the minimum threshold size, and place all
 252:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** blocks below that size into the 0th first-level list.
 253:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
 254:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 255:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (TLSF_MAX_POOL_SIZE)
 256:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	FL_INDEX_MAX = TLSF_LOG2_CEIL(TLSF_MAX_POOL_SIZE),
 257:Middlewares/lvgl/src/misc/lv_tlsf.c **** #elif defined (TLSF_64BIT)
 258:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/*
 259:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** TODO: We can increase this to support larger sizes, at the expense
 260:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** of more overhead in the TLSF structure.
ARM GAS  /tmp/ccbAv97V.s 			page 6


 261:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
 262:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	FL_INDEX_MAX = 32,
 263:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
 264:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	FL_INDEX_MAX = 30,
 265:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
 266:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	SL_INDEX_COUNT = (1 << SL_INDEX_COUNT_LOG2),
 267:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	FL_INDEX_SHIFT = (SL_INDEX_COUNT_LOG2 + ALIGN_SIZE_LOG2),
 268:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	FL_INDEX_COUNT = (FL_INDEX_MAX - FL_INDEX_SHIFT + 1),
 269:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 270:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	SMALL_BLOCK_SIZE = (1 << FL_INDEX_SHIFT),
 271:Middlewares/lvgl/src/misc/lv_tlsf.c **** };
 272:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 273:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 274:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Cast and min/max macros.
 275:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 276:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 277:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_cast(t, exp)	((t) (exp))
 278:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_min(a, b)		((a) < (b) ? (a) : (b))
 279:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_max(a, b)		((a) > (b) ? (a) : (b))
 280:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 281:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 282:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Set assert macro, if it has not been provided by the user.
 283:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 284:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_assert LV_ASSERT
 285:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 286:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if !defined (tlsf_assert)
 287:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_assert assert
 288:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
 289:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 290:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 291:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Static assertion mechanism.
 292:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 293:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 294:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define _tlsf_glue2(x, y) x ## y
 295:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define _tlsf_glue(x, y) _tlsf_glue2(x, y)
 296:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_static_assert(exp) \
 297:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	typedef char _tlsf_glue(static_assert, __LINE__) [(exp) ? 1 : -1]
 298:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 299:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* This code has been tested on 32- and 64-bit (LP/LLP) architectures. */
 300:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_static_assert(sizeof(int) * CHAR_BIT == 32);
 301:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_static_assert(sizeof(size_t) * CHAR_BIT >= 32);
 302:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_static_assert(sizeof(size_t) * CHAR_BIT <= 64);
 303:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 304:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* SL_INDEX_COUNT must be <= number of bits in sl_bitmap's storage type. */
 305:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_static_assert(sizeof(unsigned int) * CHAR_BIT >= SL_INDEX_COUNT);
 306:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 307:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Ensure we've properly tuned our sizes. */
 308:Middlewares/lvgl/src/misc/lv_tlsf.c **** tlsf_static_assert(ALIGN_SIZE == SMALL_BLOCK_SIZE / SL_INDEX_COUNT);
 309:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 310:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 311:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Data structures and associated constants.
 312:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 313:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 314:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 315:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Block header structure.
 316:Middlewares/lvgl/src/misc/lv_tlsf.c **** **
 317:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** There are several implementation subtleties involved:
ARM GAS  /tmp/ccbAv97V.s 			page 7


 318:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - The prev_phys_block field is only valid if the previous block is free.
 319:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - The prev_phys_block field is actually stored at the end of the
 320:Middlewares/lvgl/src/misc/lv_tlsf.c **** **   previous block. It appears at the beginning of this structure only to
 321:Middlewares/lvgl/src/misc/lv_tlsf.c **** **   simplify the implementation.
 322:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - The next_free / prev_free fields are only valid if the block is free.
 323:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 324:Middlewares/lvgl/src/misc/lv_tlsf.c **** typedef struct block_header_t
 325:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 326:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Points to the previous physical block. */
 327:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	struct block_header_t* prev_phys_block;
 328:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 329:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* The size of this block, excluding the block header. */
 330:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	size_t size;
 331:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 332:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Next and previous free blocks. */
 333:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	struct block_header_t* next_free;
 334:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	struct block_header_t* prev_free;
 335:Middlewares/lvgl/src/misc/lv_tlsf.c **** } block_header_t;
 336:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 337:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 338:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Since block sizes are always at least a multiple of 4, the two least
 339:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** significant bits of the size field are used to store the block status:
 340:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - bit 0: whether block is busy or free
 341:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - bit 1: whether previous block is busy or free
 342:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 343:Middlewares/lvgl/src/misc/lv_tlsf.c **** static const size_t block_header_free_bit = 1 << 0;
 344:Middlewares/lvgl/src/misc/lv_tlsf.c **** static const size_t block_header_prev_free_bit = 1 << 1;
 345:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 346:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 347:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** The size of the block header exposed to used blocks is the size field.
 348:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** The prev_phys_block field is stored *inside* the previous free block.
 349:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 350:Middlewares/lvgl/src/misc/lv_tlsf.c **** static const size_t block_header_overhead = sizeof(size_t);
 351:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 352:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* User data starts directly after the size field in a used block. */
 353:Middlewares/lvgl/src/misc/lv_tlsf.c **** static const size_t block_start_offset =
 354:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	offsetof(block_header_t, size) + sizeof(size_t);
 355:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 356:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 357:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** A free block must be large enough to store its header minus the size of
 358:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** the prev_phys_block field, and no larger than the number of addressable
 359:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** bits for FL_INDEX.
 360:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 361:Middlewares/lvgl/src/misc/lv_tlsf.c **** static const size_t block_size_min = 
 362:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sizeof(block_header_t) - sizeof(block_header_t*);
 363:Middlewares/lvgl/src/misc/lv_tlsf.c **** static const size_t block_size_max = tlsf_cast(size_t, 1) << FL_INDEX_MAX;
 364:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 365:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 366:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* The TLSF control structure. */
 367:Middlewares/lvgl/src/misc/lv_tlsf.c **** typedef struct control_t
 368:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 369:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Empty lists point at this block to indicate they are free. */
 370:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t block_null;
 371:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 372:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Bitmaps for free lists. */
 373:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	unsigned int fl_bitmap;
 374:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	unsigned int sl_bitmap[FL_INDEX_COUNT];
ARM GAS  /tmp/ccbAv97V.s 			page 8


 375:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 376:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Head of free lists. */
 377:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* blocks[FL_INDEX_COUNT][SL_INDEX_COUNT];
 378:Middlewares/lvgl/src/misc/lv_tlsf.c **** } control_t;
 379:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 380:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* A type used for casting when doing pointer arithmetic. */
 381:Middlewares/lvgl/src/misc/lv_tlsf.c **** typedef ptrdiff_t tlsfptr_t;
 382:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 383:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 384:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** block_header_t member functions.
 385:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 386:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 387:Middlewares/lvgl/src/misc/lv_tlsf.c **** static size_t block_size(const block_header_t* block)
 388:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
  27              		.loc 1 388 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 389:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block->size & ~(block_header_free_bit | block_header_prev_free_bit);
  32              		.loc 1 389 2 view .LVU1
  33              		.loc 1 389 14 is_stmt 0 view .LVU2
  34 0000 4068     		ldr	r0, [r0, #4]
  35              	.LVL1:
 390:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
  36              		.loc 1 390 1 view .LVU3
  37 0002 20F00300 		bic	r0, r0, #3
  38 0006 7047     		bx	lr
  39              		.cfi_endproc
  40              	.LFE3:
  42              		.section	.text.block_set_size,"ax",%progbits
  43              		.align	1
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu softvfp
  49              	block_set_size:
  50              	.LVL2:
  51              	.LFB4:
 391:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 392:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_set_size(block_header_t* block, size_t size)
 393:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
  52              		.loc 1 393 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
 394:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t oldsize = block->size;
  57              		.loc 1 394 2 view .LVU5
  58              		.loc 1 394 15 is_stmt 0 view .LVU6
  59 0000 4368     		ldr	r3, [r0, #4]
  60              	.LVL3:
 395:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->size = size | (oldsize & (block_header_free_bit | block_header_prev_free_bit));
  61              		.loc 1 395 2 is_stmt 1 view .LVU7
  62              		.loc 1 395 32 is_stmt 0 view .LVU8
  63 0002 03F00303 		and	r3, r3, #3
  64              	.LVL4:
ARM GAS  /tmp/ccbAv97V.s 			page 9


  65              		.loc 1 395 21 view .LVU9
  66 0006 0B43     		orrs	r3, r3, r1
  67              		.loc 1 395 14 view .LVU10
  68 0008 4360     		str	r3, [r0, #4]
  69              	.LVL5:
 396:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
  70              		.loc 1 396 1 view .LVU11
  71 000a 7047     		bx	lr
  72              		.cfi_endproc
  73              	.LFE4:
  75              		.section	.text.block_is_last,"ax",%progbits
  76              		.align	1
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu softvfp
  82              	block_is_last:
  83              	.LVL6:
  84              	.LFB5:
 397:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 398:Middlewares/lvgl/src/misc/lv_tlsf.c **** static int block_is_last(const block_header_t* block)
 399:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
  85              		.loc 1 399 1 is_stmt 1 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 0
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		.loc 1 399 1 is_stmt 0 view .LVU13
  90 0000 08B5     		push	{r3, lr}
  91              	.LCFI0:
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 3, -8
  94              		.cfi_offset 14, -4
 400:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block_size(block) == 0;
  95              		.loc 1 400 2 is_stmt 1 view .LVU14
  96              		.loc 1 400 9 is_stmt 0 view .LVU15
  97 0002 FFF7FEFF 		bl	block_size
  98              	.LVL7:
 401:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
  99              		.loc 1 401 1 view .LVU16
 100 0006 B0FA80F0 		clz	r0, r0
 101 000a 4009     		lsrs	r0, r0, #5
 102 000c 08BD     		pop	{r3, pc}
 103              		.cfi_endproc
 104              	.LFE5:
 106              		.section	.text.block_is_free,"ax",%progbits
 107              		.align	1
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 111              		.fpu softvfp
 113              	block_is_free:
 114              	.LVL8:
 115              	.LFB6:
 402:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 403:Middlewares/lvgl/src/misc/lv_tlsf.c **** static int block_is_free(const block_header_t* block)
 404:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 116              		.loc 1 404 1 is_stmt 1 view -0
ARM GAS  /tmp/ccbAv97V.s 			page 10


 117              		.cfi_startproc
 118              		@ args = 0, pretend = 0, frame = 0
 119              		@ frame_needed = 0, uses_anonymous_args = 0
 120              		@ link register save eliminated.
 405:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(int, block->size & block_header_free_bit);
 121              		.loc 1 405 2 view .LVU18
 122              		.loc 1 405 9 is_stmt 0 view .LVU19
 123 0000 4068     		ldr	r0, [r0, #4]
 124              	.LVL9:
 406:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 125              		.loc 1 406 1 view .LVU20
 126 0002 00F00100 		and	r0, r0, #1
 127 0006 7047     		bx	lr
 128              		.cfi_endproc
 129              	.LFE6:
 131              		.section	.text.block_set_free,"ax",%progbits
 132              		.align	1
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu softvfp
 138              	block_set_free:
 139              	.LVL10:
 140              	.LFB7:
 407:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 408:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_set_free(block_header_t* block)
 409:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 141              		.loc 1 409 1 is_stmt 1 view -0
 142              		.cfi_startproc
 143              		@ args = 0, pretend = 0, frame = 0
 144              		@ frame_needed = 0, uses_anonymous_args = 0
 145              		@ link register save eliminated.
 410:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->size |= block_header_free_bit;
 146              		.loc 1 410 2 view .LVU22
 147              		.loc 1 410 14 is_stmt 0 view .LVU23
 148 0000 4368     		ldr	r3, [r0, #4]
 149 0002 43F00103 		orr	r3, r3, #1
 150 0006 4360     		str	r3, [r0, #4]
 411:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 151              		.loc 1 411 1 view .LVU24
 152 0008 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE7:
 156              		.section	.text.block_set_used,"ax",%progbits
 157              		.align	1
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu softvfp
 163              	block_set_used:
 164              	.LVL11:
 165              	.LFB8:
 412:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 413:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_set_used(block_header_t* block)
 414:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 166              		.loc 1 414 1 is_stmt 1 view -0
 167              		.cfi_startproc
ARM GAS  /tmp/ccbAv97V.s 			page 11


 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 415:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->size &= ~block_header_free_bit;
 171              		.loc 1 415 2 view .LVU26
 172              		.loc 1 415 14 is_stmt 0 view .LVU27
 173 0000 4368     		ldr	r3, [r0, #4]
 174 0002 23F00103 		bic	r3, r3, #1
 175 0006 4360     		str	r3, [r0, #4]
 416:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 176              		.loc 1 416 1 view .LVU28
 177 0008 7047     		bx	lr
 178              		.cfi_endproc
 179              	.LFE8:
 181              		.section	.text.block_is_prev_free,"ax",%progbits
 182              		.align	1
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu softvfp
 188              	block_is_prev_free:
 189              	.LVL12:
 190              	.LFB9:
 417:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 418:Middlewares/lvgl/src/misc/lv_tlsf.c **** static int block_is_prev_free(const block_header_t* block)
 419:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 191              		.loc 1 419 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 420:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(int, block->size & block_header_prev_free_bit);
 196              		.loc 1 420 2 view .LVU30
 197              		.loc 1 420 9 is_stmt 0 view .LVU31
 198 0000 4068     		ldr	r0, [r0, #4]
 199              	.LVL13:
 421:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 200              		.loc 1 421 1 view .LVU32
 201 0002 00F00200 		and	r0, r0, #2
 202 0006 7047     		bx	lr
 203              		.cfi_endproc
 204              	.LFE9:
 206              		.section	.text.block_set_prev_free,"ax",%progbits
 207              		.align	1
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu softvfp
 213              	block_set_prev_free:
 214              	.LVL14:
 215              	.LFB10:
 422:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 423:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_set_prev_free(block_header_t* block)
 424:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 216              		.loc 1 424 1 is_stmt 1 view -0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccbAv97V.s 			page 12


 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 425:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->size |= block_header_prev_free_bit;
 221              		.loc 1 425 2 view .LVU34
 222              		.loc 1 425 14 is_stmt 0 view .LVU35
 223 0000 4368     		ldr	r3, [r0, #4]
 224 0002 43F00203 		orr	r3, r3, #2
 225 0006 4360     		str	r3, [r0, #4]
 426:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 226              		.loc 1 426 1 view .LVU36
 227 0008 7047     		bx	lr
 228              		.cfi_endproc
 229              	.LFE10:
 231              		.section	.text.block_set_prev_used,"ax",%progbits
 232              		.align	1
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu softvfp
 238              	block_set_prev_used:
 239              	.LVL15:
 240              	.LFB11:
 427:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 428:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_set_prev_used(block_header_t* block)
 429:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 241              		.loc 1 429 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		@ link register save eliminated.
 430:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->size &= ~block_header_prev_free_bit;
 246              		.loc 1 430 2 view .LVU38
 247              		.loc 1 430 14 is_stmt 0 view .LVU39
 248 0000 4368     		ldr	r3, [r0, #4]
 249 0002 23F00203 		bic	r3, r3, #2
 250 0006 4360     		str	r3, [r0, #4]
 431:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 251              		.loc 1 431 1 view .LVU40
 252 0008 7047     		bx	lr
 253              		.cfi_endproc
 254              	.LFE11:
 256              		.section	.text.block_from_ptr,"ax",%progbits
 257              		.align	1
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu softvfp
 263              	block_from_ptr:
 264              	.LVL16:
 265              	.LFB12:
 432:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 433:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_from_ptr(const void* ptr)
 434:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 266              		.loc 1 434 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccbAv97V.s 			page 13


 270              		@ link register save eliminated.
 435:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(block_header_t*,
 271              		.loc 1 435 2 view .LVU42
 436:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_cast(unsigned char*, ptr) - block_start_offset);
 437:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 272              		.loc 1 437 1 is_stmt 0 view .LVU43
 273 0000 0838     		subs	r0, r0, #8
 274              	.LVL17:
 275              		.loc 1 437 1 view .LVU44
 276 0002 7047     		bx	lr
 277              		.cfi_endproc
 278              	.LFE12:
 280              		.section	.text.block_to_ptr,"ax",%progbits
 281              		.align	1
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 285              		.fpu softvfp
 287              	block_to_ptr:
 288              	.LVL18:
 289              	.LFB13:
 438:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 439:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void* block_to_ptr(const block_header_t* block)
 440:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 290              		.loc 1 440 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 441:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(void*,
 295              		.loc 1 441 2 view .LVU46
 442:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_cast(unsigned char*, block) + block_start_offset);
 443:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 296              		.loc 1 443 1 is_stmt 0 view .LVU47
 297 0000 0830     		adds	r0, r0, #8
 298              	.LVL19:
 299              		.loc 1 443 1 view .LVU48
 300 0002 7047     		bx	lr
 301              		.cfi_endproc
 302              	.LFE13:
 304              		.section	.text.offset_to_block,"ax",%progbits
 305              		.align	1
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 309              		.fpu softvfp
 311              	offset_to_block:
 312              	.LVL20:
 313              	.LFB14:
 444:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 445:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Return location of next block after block of given size. */
 446:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* offset_to_block(const void* ptr, size_t size)
 447:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 314              		.loc 1 447 1 is_stmt 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccbAv97V.s 			page 14


 318              		@ link register save eliminated.
 448:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(block_header_t*, tlsf_cast(tlsfptr_t, ptr) + size);
 319              		.loc 1 448 2 view .LVU50
 449:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 320              		.loc 1 449 1 is_stmt 0 view .LVU51
 321 0000 0844     		add	r0, r0, r1
 322              	.LVL21:
 323              		.loc 1 449 1 view .LVU52
 324 0002 7047     		bx	lr
 325              		.cfi_endproc
 326              	.LFE14:
 328              		.section	.text.block_prev,"ax",%progbits
 329              		.align	1
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 333              		.fpu softvfp
 335              	block_prev:
 336              	.LVL22:
 337              	.LFB15:
 450:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 451:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Return location of previous block. */
 452:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_prev(const block_header_t* block)
 453:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 338              		.loc 1 453 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		.loc 1 453 1 is_stmt 0 view .LVU54
 343 0000 10B5     		push	{r4, lr}
 344              	.LCFI1:
 345              		.cfi_def_cfa_offset 8
 346              		.cfi_offset 4, -8
 347              		.cfi_offset 14, -4
 348 0002 0446     		mov	r4, r0
 454:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_is_prev_free(block) && "previous block must be free");
 349              		.loc 1 454 2 is_stmt 1 view .LVU55
 350              		.loc 1 454 2 view .LVU56
 351 0004 FFF7FEFF 		bl	block_is_prev_free
 352              	.LVL23:
 353              		.loc 1 454 2 is_stmt 0 view .LVU57
 354 0008 00B9     		cbnz	r0, .L15
 355              	.L16:
 356              		.loc 1 454 2 is_stmt 1 discriminator 1 view .LVU58
 357              		.loc 1 454 2 discriminator 1 view .LVU59
 358              		.loc 1 454 2 discriminator 1 view .LVU60
 359              		.loc 1 454 2 discriminator 1 view .LVU61
 360 000a FEE7     		b	.L16
 361              	.L15:
 362              		.loc 1 454 2 discriminator 4 view .LVU62
 455:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block->prev_phys_block;
 363              		.loc 1 455 2 discriminator 4 view .LVU63
 456:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 364              		.loc 1 456 1 is_stmt 0 discriminator 4 view .LVU64
 365 000c 2068     		ldr	r0, [r4]
 366 000e 10BD     		pop	{r4, pc}
 367              		.loc 1 456 1 discriminator 4 view .LVU65
ARM GAS  /tmp/ccbAv97V.s 			page 15


 368              		.cfi_endproc
 369              	.LFE15:
 371              		.section	.text.block_next,"ax",%progbits
 372              		.align	1
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu softvfp
 378              	block_next:
 379              	.LVL24:
 380              	.LFB16:
 457:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 458:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Return location of next existing block. */
 459:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_next(const block_header_t* block)
 460:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 381              		.loc 1 460 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              		.loc 1 460 1 is_stmt 0 view .LVU67
 386 0000 38B5     		push	{r3, r4, r5, lr}
 387              	.LCFI2:
 388              		.cfi_def_cfa_offset 16
 389              		.cfi_offset 3, -16
 390              		.cfi_offset 4, -12
 391              		.cfi_offset 5, -8
 392              		.cfi_offset 14, -4
 393 0002 0446     		mov	r4, r0
 461:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = offset_to_block(block_to_ptr(block),
 394              		.loc 1 461 2 is_stmt 1 view .LVU68
 395              		.loc 1 461 41 is_stmt 0 view .LVU69
 396 0004 FFF7FEFF 		bl	block_to_ptr
 397              	.LVL25:
 398              		.loc 1 461 41 view .LVU70
 399 0008 0546     		mov	r5, r0
 462:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_size(block) - block_header_overhead);
 400              		.loc 1 462 3 view .LVU71
 401 000a 2046     		mov	r0, r4
 402 000c FFF7FEFF 		bl	block_size
 403              	.LVL26:
 461:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = offset_to_block(block_to_ptr(block),
 404              		.loc 1 461 25 view .LVU72
 405 0010 011F     		subs	r1, r0, #4
 406 0012 2846     		mov	r0, r5
 407 0014 FFF7FEFF 		bl	offset_to_block
 408              	.LVL27:
 409 0018 0546     		mov	r5, r0
 410              	.LVL28:
 463:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(!block_is_last(block));
 411              		.loc 1 463 2 is_stmt 1 view .LVU73
 412              		.loc 1 463 2 view .LVU74
 413 001a 2046     		mov	r0, r4
 414              	.LVL29:
 415              		.loc 1 463 2 is_stmt 0 view .LVU75
 416 001c FFF7FEFF 		bl	block_is_last
 417              	.LVL30:
 418 0020 00B1     		cbz	r0, .L18
ARM GAS  /tmp/ccbAv97V.s 			page 16


 419              	.L20:
 420              		.loc 1 463 2 is_stmt 1 discriminator 1 view .LVU76
 421              		.loc 1 463 2 discriminator 1 view .LVU77
 422              		.loc 1 463 2 discriminator 1 view .LVU78
 423              		.loc 1 463 2 discriminator 1 view .LVU79
 424 0022 FEE7     		b	.L20
 425              	.L18:
 464:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return next;
 465:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 426              		.loc 1 465 1 is_stmt 0 view .LVU80
 427 0024 2846     		mov	r0, r5
 428 0026 38BD     		pop	{r3, r4, r5, pc}
 429              		.loc 1 465 1 view .LVU81
 430              		.cfi_endproc
 431              	.LFE16:
 433              		.section	.text.block_link_next,"ax",%progbits
 434              		.align	1
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 438              		.fpu softvfp
 440              	block_link_next:
 441              	.LVL31:
 442              	.LFB17:
 466:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 467:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Link a new block with its physical neighbor, return the neighbor. */
 468:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_link_next(block_header_t* block)
 469:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 443              		.loc 1 469 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 0
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		.loc 1 469 1 is_stmt 0 view .LVU83
 448 0000 10B5     		push	{r4, lr}
 449              	.LCFI3:
 450              		.cfi_def_cfa_offset 8
 451              		.cfi_offset 4, -8
 452              		.cfi_offset 14, -4
 453 0002 0446     		mov	r4, r0
 470:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = block_next(block);
 454              		.loc 1 470 2 is_stmt 1 view .LVU84
 455              		.loc 1 470 25 is_stmt 0 view .LVU85
 456 0004 FFF7FEFF 		bl	block_next
 457              	.LVL32:
 471:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	next->prev_phys_block = block;
 458              		.loc 1 471 2 is_stmt 1 view .LVU86
 459              		.loc 1 471 24 is_stmt 0 view .LVU87
 460 0008 0460     		str	r4, [r0]
 472:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return next;
 461              		.loc 1 472 2 is_stmt 1 view .LVU88
 473:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 462              		.loc 1 473 1 is_stmt 0 view .LVU89
 463 000a 10BD     		pop	{r4, pc}
 464              		.loc 1 473 1 view .LVU90
 465              		.cfi_endproc
 466              	.LFE17:
 468              		.section	.text.block_mark_as_free,"ax",%progbits
ARM GAS  /tmp/ccbAv97V.s 			page 17


 469              		.align	1
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu softvfp
 475              	block_mark_as_free:
 476              	.LVL33:
 477              	.LFB18:
 474:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 475:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_mark_as_free(block_header_t* block)
 476:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 478              		.loc 1 476 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		.loc 1 476 1 is_stmt 0 view .LVU92
 483 0000 10B5     		push	{r4, lr}
 484              	.LCFI4:
 485              		.cfi_def_cfa_offset 8
 486              		.cfi_offset 4, -8
 487              		.cfi_offset 14, -4
 488 0002 0446     		mov	r4, r0
 477:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Link the block to the next block, first. */
 478:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = block_link_next(block);
 489              		.loc 1 478 2 is_stmt 1 view .LVU93
 490              		.loc 1 478 25 is_stmt 0 view .LVU94
 491 0004 FFF7FEFF 		bl	block_link_next
 492              	.LVL34:
 479:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_prev_free(next);
 493              		.loc 1 479 2 is_stmt 1 view .LVU95
 494 0008 FFF7FEFF 		bl	block_set_prev_free
 495              	.LVL35:
 480:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_free(block);
 496              		.loc 1 480 2 view .LVU96
 497 000c 2046     		mov	r0, r4
 498 000e FFF7FEFF 		bl	block_set_free
 499              	.LVL36:
 481:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 500              		.loc 1 481 1 is_stmt 0 view .LVU97
 501 0012 10BD     		pop	{r4, pc}
 502              		.loc 1 481 1 view .LVU98
 503              		.cfi_endproc
 504              	.LFE18:
 506              		.section	.text.block_mark_as_used,"ax",%progbits
 507              		.align	1
 508              		.syntax unified
 509              		.thumb
 510              		.thumb_func
 511              		.fpu softvfp
 513              	block_mark_as_used:
 514              	.LVL37:
 515              	.LFB19:
 482:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 483:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_mark_as_used(block_header_t* block)
 484:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 516              		.loc 1 484 1 is_stmt 1 view -0
 517              		.cfi_startproc
ARM GAS  /tmp/ccbAv97V.s 			page 18


 518              		@ args = 0, pretend = 0, frame = 0
 519              		@ frame_needed = 0, uses_anonymous_args = 0
 520              		.loc 1 484 1 is_stmt 0 view .LVU100
 521 0000 10B5     		push	{r4, lr}
 522              	.LCFI5:
 523              		.cfi_def_cfa_offset 8
 524              		.cfi_offset 4, -8
 525              		.cfi_offset 14, -4
 526 0002 0446     		mov	r4, r0
 485:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = block_next(block);
 527              		.loc 1 485 2 is_stmt 1 view .LVU101
 528              		.loc 1 485 25 is_stmt 0 view .LVU102
 529 0004 FFF7FEFF 		bl	block_next
 530              	.LVL38:
 486:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_prev_used(next);
 531              		.loc 1 486 2 is_stmt 1 view .LVU103
 532 0008 FFF7FEFF 		bl	block_set_prev_used
 533              	.LVL39:
 487:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_used(block);
 534              		.loc 1 487 2 view .LVU104
 535 000c 2046     		mov	r0, r4
 536 000e FFF7FEFF 		bl	block_set_used
 537              	.LVL40:
 488:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 538              		.loc 1 488 1 is_stmt 0 view .LVU105
 539 0012 10BD     		pop	{r4, pc}
 540              		.loc 1 488 1 view .LVU106
 541              		.cfi_endproc
 542              	.LFE19:
 544              		.section	.text.align_up,"ax",%progbits
 545              		.align	1
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 549              		.fpu softvfp
 551              	align_up:
 552              	.LVL41:
 553              	.LFB20:
 489:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 490:Middlewares/lvgl/src/misc/lv_tlsf.c **** static size_t align_up(size_t x, size_t align)
 491:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 554              		.loc 1 491 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 492:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(0 == (align & (align - 1)) && "must align to a power of two");
 559              		.loc 1 492 2 view .LVU108
 560              		.loc 1 492 2 view .LVU109
 561 0000 4B1E     		subs	r3, r1, #1
 562 0002 0B42     		tst	r3, r1
 563 0004 00D0     		beq	.L29
 564              	.L30:
 565              		.loc 1 492 2 discriminator 1 view .LVU110
 566              		.loc 1 492 2 discriminator 1 view .LVU111
 567              		.loc 1 492 2 discriminator 1 view .LVU112
 568              		.loc 1 492 2 discriminator 1 view .LVU113
ARM GAS  /tmp/ccbAv97V.s 			page 19


 569 0006 FEE7     		b	.L30
 570              	.L29:
 571              		.loc 1 492 2 discriminator 2 view .LVU114
 493:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return (x + (align - 1)) & ~(align - 1);
 572              		.loc 1 493 2 discriminator 2 view .LVU115
 573              		.loc 1 493 12 is_stmt 0 discriminator 2 view .LVU116
 574 0008 0844     		add	r0, r0, r1
 575              	.LVL42:
 576              		.loc 1 493 12 discriminator 2 view .LVU117
 577 000a 0138     		subs	r0, r0, #1
 578              		.loc 1 493 29 discriminator 2 view .LVU118
 579 000c 4942     		rsbs	r1, r1, #0
 580              	.LVL43:
 494:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 581              		.loc 1 494 1 discriminator 2 view .LVU119
 582 000e 0840     		ands	r0, r0, r1
 583 0010 7047     		bx	lr
 584              		.cfi_endproc
 585              	.LFE20:
 587              		.section	.text.align_down,"ax",%progbits
 588              		.align	1
 589              		.syntax unified
 590              		.thumb
 591              		.thumb_func
 592              		.fpu softvfp
 594              	align_down:
 595              	.LVL44:
 596              	.LFB21:
 495:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 496:Middlewares/lvgl/src/misc/lv_tlsf.c **** static size_t align_down(size_t x, size_t align)
 497:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 597              		.loc 1 497 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 498:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(0 == (align & (align - 1)) && "must align to a power of two");
 602              		.loc 1 498 2 view .LVU121
 603              		.loc 1 498 2 view .LVU122
 604 0000 4B1E     		subs	r3, r1, #1
 605 0002 0B42     		tst	r3, r1
 606 0004 00D0     		beq	.L32
 607              	.L33:
 608              		.loc 1 498 2 discriminator 1 view .LVU123
 609              		.loc 1 498 2 discriminator 1 view .LVU124
 610              		.loc 1 498 2 discriminator 1 view .LVU125
 611              		.loc 1 498 2 discriminator 1 view .LVU126
 612 0006 FEE7     		b	.L33
 613              	.L32:
 614              		.loc 1 498 2 discriminator 2 view .LVU127
 499:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return x - (x & (align - 1));
 615              		.loc 1 499 2 discriminator 2 view .LVU128
 616              		.loc 1 499 11 is_stmt 0 discriminator 2 view .LVU129
 617 0008 4942     		rsbs	r1, r1, #0
 618              	.LVL45:
 500:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 619              		.loc 1 500 1 discriminator 2 view .LVU130
ARM GAS  /tmp/ccbAv97V.s 			page 20


 620 000a 0840     		ands	r0, r0, r1
 621              	.LVL46:
 622              		.loc 1 500 1 discriminator 2 view .LVU131
 623 000c 7047     		bx	lr
 624              		.cfi_endproc
 625              	.LFE21:
 627              		.section	.text.align_ptr,"ax",%progbits
 628              		.align	1
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 632              		.fpu softvfp
 634              	align_ptr:
 635              	.LVL47:
 636              	.LFB22:
 501:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 502:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void* align_ptr(const void* ptr, size_t align)
 503:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 637              		.loc 1 503 1 is_stmt 1 view -0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641              		@ link register save eliminated.
 504:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const tlsfptr_t aligned =
 642              		.loc 1 504 2 view .LVU133
 505:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		(tlsf_cast(tlsfptr_t, ptr) + (align - 1)) & ~(align - 1);
 643              		.loc 1 505 30 is_stmt 0 view .LVU134
 644 0000 0844     		add	r0, r0, r1
 645              	.LVL48:
 646              		.loc 1 505 30 view .LVU135
 647 0002 0138     		subs	r0, r0, #1
 648              		.loc 1 505 47 view .LVU136
 649 0004 4B42     		rsbs	r3, r1, #0
 650              		.loc 1 505 45 view .LVU137
 651 0006 1840     		ands	r0, r0, r3
 652              	.LVL49:
 506:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(0 == (align & (align - 1)) && "must align to a power of two");
 653              		.loc 1 506 2 is_stmt 1 view .LVU138
 654              		.loc 1 506 2 view .LVU139
 655 0008 4B1E     		subs	r3, r1, #1
 656 000a 0B42     		tst	r3, r1
 657 000c 00D0     		beq	.L35
 658              	.L36:
 659              		.loc 1 506 2 discriminator 1 view .LVU140
 660              		.loc 1 506 2 discriminator 1 view .LVU141
 661              		.loc 1 506 2 discriminator 1 view .LVU142
 662              		.loc 1 506 2 discriminator 1 view .LVU143
 663 000e FEE7     		b	.L36
 664              	.L35:
 665              		.loc 1 506 2 discriminator 2 view .LVU144
 507:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(void*, aligned);
 666              		.loc 1 507 2 discriminator 2 view .LVU145
 508:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 667              		.loc 1 508 1 is_stmt 0 discriminator 2 view .LVU146
 668 0010 7047     		bx	lr
 669              		.cfi_endproc
 670              	.LFE22:
ARM GAS  /tmp/ccbAv97V.s 			page 21


 672              		.section	.text.adjust_request_size,"ax",%progbits
 673              		.align	1
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 677              		.fpu softvfp
 679              	adjust_request_size:
 680              	.LVL50:
 681              	.LFB23:
 509:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 510:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 511:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Adjust an allocation size to be aligned to word size, and no smaller
 512:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** than internal minimum.
 513:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 514:Middlewares/lvgl/src/misc/lv_tlsf.c **** static size_t adjust_request_size(size_t size, size_t align)
 515:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 682              		.loc 1 515 1 is_stmt 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 0
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686              		.loc 1 515 1 is_stmt 0 view .LVU148
 687 0000 08B5     		push	{r3, lr}
 688              	.LCFI6:
 689              		.cfi_def_cfa_offset 8
 690              		.cfi_offset 3, -8
 691              		.cfi_offset 14, -4
 516:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	size_t adjust = 0;
 692              		.loc 1 516 2 is_stmt 1 view .LVU149
 693              	.LVL51:
 517:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size)
 694              		.loc 1 517 2 view .LVU150
 695              		.loc 1 517 5 is_stmt 0 view .LVU151
 696 0002 00B9     		cbnz	r0, .L41
 697              	.LVL52:
 698              	.L38:
 518:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 519:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		const size_t aligned = align_up(size, align);
 520:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 521:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/* aligned sized must not exceed block_size_max or we'll go out of bounds on sl_bitmap */
 522:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (aligned < block_size_max) 
 523:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 524:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			adjust = tlsf_max(aligned, block_size_min);
 525:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 526:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 527:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return adjust;
 699              		.loc 1 527 2 is_stmt 1 view .LVU152
 528:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 700              		.loc 1 528 1 is_stmt 0 view .LVU153
 701 0004 08BD     		pop	{r3, pc}
 702              	.LVL53:
 703              	.L41:
 704              	.LBB2:
 519:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 705              		.loc 1 519 3 is_stmt 1 view .LVU154
 519:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 706              		.loc 1 519 26 is_stmt 0 view .LVU155
 707 0006 FFF7FEFF 		bl	align_up
ARM GAS  /tmp/ccbAv97V.s 			page 22


 708              	.LVL54:
 522:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 709              		.loc 1 522 3 is_stmt 1 view .LVU156
 522:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 710              		.loc 1 522 6 is_stmt 0 view .LVU157
 711 000a B0F5005F 		cmp	r0, #8192
 712 000e 03D2     		bcs	.L39
 524:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 713              		.loc 1 524 4 is_stmt 1 view .LVU158
 524:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 714              		.loc 1 524 11 is_stmt 0 view .LVU159
 715 0010 0C28     		cmp	r0, #12
 716 0012 38BF     		it	cc
 717 0014 0C20     		movcc	r0, #12
 718              	.LVL55:
 524:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 719              		.loc 1 524 11 view .LVU160
 720 0016 F5E7     		b	.L38
 721              	.LVL56:
 722              	.L39:
 524:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 723              		.loc 1 524 11 view .LVU161
 724              	.LBE2:
 516:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size)
 725              		.loc 1 516 9 view .LVU162
 726 0018 0020     		movs	r0, #0
 727              	.LVL57:
 516:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size)
 728              		.loc 1 516 9 view .LVU163
 729 001a F3E7     		b	.L38
 730              		.cfi_endproc
 731              	.LFE23:
 733              		.section	.text.remove_free_block,"ax",%progbits
 734              		.align	1
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu softvfp
 740              	remove_free_block:
 741              	.LVL58:
 742              	.LFB27:
 529:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 530:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 531:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** TLSF utility functions. In most cases, these are direct translations of
 532:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** the documentation found in the white paper.
 533:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 534:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 535:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void mapping_insert(size_t size, int* fli, int* sli)
 536:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 537:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 538:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size < SMALL_BLOCK_SIZE)
 539:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 540:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/* Store small blocks in first list. */
 541:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		fl = 0;
 542:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl = tlsf_cast(int, size) / (SMALL_BLOCK_SIZE / SL_INDEX_COUNT);
 543:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 544:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	else
ARM GAS  /tmp/ccbAv97V.s 			page 23


 545:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 546:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		fl = tlsf_fls_sizet(size);
 547:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl = tlsf_cast(int, size >> (fl - SL_INDEX_COUNT_LOG2)) ^ (1 << SL_INDEX_COUNT_LOG2);
 548:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		fl -= (FL_INDEX_SHIFT - 1);
 549:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 550:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*fli = fl;
 551:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*sli = sl;
 552:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 553:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 554:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* This version rounds up to the next block size (for allocations) */
 555:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void mapping_search(size_t size, int* fli, int* sli)
 556:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 557:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size >= SMALL_BLOCK_SIZE)
 558:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 559:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		const size_t round = (1 << (tlsf_fls_sizet(size) - SL_INDEX_COUNT_LOG2)) - 1;
 560:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size += round;
 561:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 562:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	mapping_insert(size, fli, sli);
 563:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 564:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 565:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* search_suitable_block(control_t* control, int* fli, int* sli)
 566:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 567:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl = *fli;
 568:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int sl = *sli;
 569:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 570:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/*
 571:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** First, search for a block in the list associated with the given
 572:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** fl/sl index.
 573:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
 574:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	unsigned int sl_map = control->sl_bitmap[fl] & (~0U << sl);
 575:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (!sl_map)
 576:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 577:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/* No block exists. Search in the next largest first-level list. */
 578:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		const unsigned int fl_map = control->fl_bitmap & (~0U << (fl + 1));
 579:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (!fl_map)
 580:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 581:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			/* No free blocks available, memory has been exhausted. */
 582:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			return 0;
 583:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 584:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 585:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		fl = tlsf_ffs(fl_map);
 586:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		*fli = fl;
 587:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl_map = control->sl_bitmap[fl];
 588:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(sl_map && "internal error - second level bitmap is null");
 590:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 591:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*sli = sl;
 592:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 593:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Return the first block in the free list. */
 594:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return control->blocks[fl][sl];
 595:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 596:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 597:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Remove a free block from the free list.*/
 598:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void remove_free_block(control_t* control, block_header_t* block, int fl, int sl)
 599:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 743              		.loc 1 599 1 is_stmt 1 view -0
 744              		.cfi_startproc
ARM GAS  /tmp/ccbAv97V.s 			page 24


 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		.loc 1 599 1 is_stmt 0 view .LVU165
 748 0000 00B5     		push	{lr}
 749              	.LCFI7:
 750              		.cfi_def_cfa_offset 4
 751              		.cfi_offset 14, -4
 752 0002 8646     		mov	lr, r0
 753 0004 9446     		mov	ip, r2
 600:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* prev = block->prev_free;
 754              		.loc 1 600 2 is_stmt 1 view .LVU166
 755              		.loc 1 600 18 is_stmt 0 view .LVU167
 756 0006 CA68     		ldr	r2, [r1, #12]
 757              	.LVL59:
 601:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = block->next_free;
 758              		.loc 1 601 2 is_stmt 1 view .LVU168
 759              		.loc 1 601 18 is_stmt 0 view .LVU169
 760 0008 8868     		ldr	r0, [r1, #8]
 761              	.LVL60:
 602:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(prev && "prev_free field can not be null");
 762              		.loc 1 602 2 is_stmt 1 view .LVU170
 763              		.loc 1 602 2 view .LVU171
 764 000a 5AB1     		cbz	r2, .L44
 765              		.loc 1 602 2 discriminator 2 view .LVU172
 603:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next_free field can not be null");
 766              		.loc 1 603 2 discriminator 2 view .LVU173
 767              		.loc 1 603 2 discriminator 2 view .LVU174
 768 000c 58B1     		cbz	r0, .L46
 769              		.loc 1 603 2 discriminator 2 view .LVU175
 604:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	next->prev_free = prev;
 770              		.loc 1 604 2 discriminator 2 view .LVU176
 771              		.loc 1 604 18 is_stmt 0 discriminator 2 view .LVU177
 772 000e C260     		str	r2, [r0, #12]
 605:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	prev->next_free = next;
 773              		.loc 1 605 2 is_stmt 1 discriminator 2 view .LVU178
 774              		.loc 1 605 18 is_stmt 0 discriminator 2 view .LVU179
 775 0010 9060     		str	r0, [r2, #8]
 606:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 607:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* If this block is the head of the free list, set new head. */
 608:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (control->blocks[fl][sl] == block)
 776              		.loc 1 608 2 is_stmt 1 discriminator 2 view .LVU180
 777              		.loc 1 608 25 is_stmt 0 discriminator 2 view .LVU181
 778 0012 03EB4C12 		add	r2, r3, ip, lsl #5
 779              	.LVL61:
 780              		.loc 1 608 25 discriminator 2 view .LVU182
 781 0016 0C32     		adds	r2, r2, #12
 782 0018 5EF82220 		ldr	r2, [lr, r2, lsl #2]
 783              		.loc 1 608 5 discriminator 2 view .LVU183
 784 001c 8A42     		cmp	r2, r1
 785 001e 03D0     		beq	.L49
 786              	.LVL62:
 787              	.L42:
 609:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 610:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		control->blocks[fl][sl] = next;
 611:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 612:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/* If the new head is null, clear the bitmap. */
 613:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (next == &control->block_null)
ARM GAS  /tmp/ccbAv97V.s 			page 25


 614:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 615:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			control->sl_bitmap[fl] &= ~(1U << sl);
 616:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 617:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			/* If the second bitmap is now empty, clear the fl bitmap. */
 618:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			if (!control->sl_bitmap[fl])
 619:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 620:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				control->fl_bitmap &= ~(1U << fl);
 621:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 622:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 623:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 624:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 788              		.loc 1 624 1 view .LVU184
 789 0020 5DF804FB 		ldr	pc, [sp], #4
 790              	.LVL63:
 791              	.L44:
 602:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next_free field can not be null");
 792              		.loc 1 602 2 is_stmt 1 discriminator 1 view .LVU185
 602:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next_free field can not be null");
 793              		.loc 1 602 2 discriminator 1 view .LVU186
 602:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next_free field can not be null");
 794              		.loc 1 602 2 discriminator 1 view .LVU187
 602:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next_free field can not be null");
 795              		.loc 1 602 2 discriminator 1 view .LVU188
 796 0024 FEE7     		b	.L44
 797              	.L46:
 603:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	next->prev_free = prev;
 798              		.loc 1 603 2 discriminator 2 view .LVU189
 603:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	next->prev_free = prev;
 799              		.loc 1 603 2 discriminator 2 view .LVU190
 603:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	next->prev_free = prev;
 800              		.loc 1 603 2 discriminator 2 view .LVU191
 603:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	next->prev_free = prev;
 801              		.loc 1 603 2 discriminator 2 view .LVU192
 802 0026 FEE7     		b	.L46
 803              	.LVL64:
 804              	.L49:
 610:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 805              		.loc 1 610 3 view .LVU193
 610:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 806              		.loc 1 610 27 is_stmt 0 view .LVU194
 807 0028 03EB4C12 		add	r2, r3, ip, lsl #5
 808 002c 0C32     		adds	r2, r2, #12
 809 002e 4EF82200 		str	r0, [lr, r2, lsl #2]
 613:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 810              		.loc 1 613 3 is_stmt 1 view .LVU195
 613:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 811              		.loc 1 613 6 is_stmt 0 view .LVU196
 812 0032 8645     		cmp	lr, r0
 813 0034 F4D1     		bne	.L42
 615:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 814              		.loc 1 615 4 is_stmt 1 view .LVU197
 615:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 815              		.loc 1 615 35 is_stmt 0 view .LVU198
 816 0036 0121     		movs	r1, #1
 817              	.LVL65:
 615:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 818              		.loc 1 615 35 view .LVU199
ARM GAS  /tmp/ccbAv97V.s 			page 26


 819 0038 9940     		lsls	r1, r1, r3
 615:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 820              		.loc 1 615 27 view .LVU200
 821 003a 0CF10402 		add	r2, ip, #4
 822 003e 0EEB8202 		add	r2, lr, r2, lsl #2
 823 0042 5368     		ldr	r3, [r2, #4]
 824              	.LVL66:
 615:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 825              		.loc 1 615 27 view .LVU201
 826 0044 23EA0103 		bic	r3, r3, r1
 827 0048 5360     		str	r3, [r2, #4]
 618:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 828              		.loc 1 618 4 is_stmt 1 view .LVU202
 618:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 829              		.loc 1 618 7 is_stmt 0 view .LVU203
 830 004a 002B     		cmp	r3, #0
 831 004c E8D1     		bne	.L42
 620:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 832              		.loc 1 620 5 is_stmt 1 view .LVU204
 620:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 833              		.loc 1 620 32 is_stmt 0 view .LVU205
 834 004e 0123     		movs	r3, #1
 835 0050 03FA0CF2 		lsl	r2, r3, ip
 620:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 836              		.loc 1 620 24 view .LVU206
 837 0054 DEF81030 		ldr	r3, [lr, #16]
 838 0058 23EA0203 		bic	r3, r3, r2
 839 005c CEF81030 		str	r3, [lr, #16]
 840              		.loc 1 624 1 view .LVU207
 841 0060 DEE7     		b	.L42
 842              		.cfi_endproc
 843              	.LFE27:
 845              		.section	.text.insert_free_block,"ax",%progbits
 846              		.align	1
 847              		.syntax unified
 848              		.thumb
 849              		.thumb_func
 850              		.fpu softvfp
 852              	insert_free_block:
 853              	.LVL67:
 854              	.LFB28:
 625:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 626:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Insert a free block into the free block list. */
 627:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void insert_free_block(control_t* control, block_header_t* block, int fl, int sl)
 628:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 855              		.loc 1 628 1 is_stmt 1 view -0
 856              		.cfi_startproc
 857              		@ args = 0, pretend = 0, frame = 0
 858              		@ frame_needed = 0, uses_anonymous_args = 0
 859              		.loc 1 628 1 is_stmt 0 view .LVU209
 860 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 861              	.LCFI8:
 862              		.cfi_def_cfa_offset 24
 863              		.cfi_offset 4, -24
 864              		.cfi_offset 5, -20
 865              		.cfi_offset 6, -16
 866              		.cfi_offset 7, -12
ARM GAS  /tmp/ccbAv97V.s 			page 27


 867              		.cfi_offset 8, -8
 868              		.cfi_offset 14, -4
 869 0004 1F46     		mov	r7, r3
 629:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* current = control->blocks[fl][sl];
 870              		.loc 1 629 2 is_stmt 1 view .LVU210
 871              		.loc 1 629 18 is_stmt 0 view .LVU211
 872 0006 03EB4213 		add	r3, r3, r2, lsl #5
 873              	.LVL68:
 874              		.loc 1 629 18 view .LVU212
 875 000a 0C33     		adds	r3, r3, #12
 876 000c 50F82330 		ldr	r3, [r0, r3, lsl #2]
 877              	.LVL69:
 630:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(current && "free list cannot have a null entry");
 878              		.loc 1 630 2 is_stmt 1 view .LVU213
 879              		.loc 1 630 2 view .LVU214
 880 0010 83B1     		cbz	r3, .L52
 881 0012 0546     		mov	r5, r0
 882 0014 0C46     		mov	r4, r1
 883 0016 1646     		mov	r6, r2
 884              		.loc 1 630 2 discriminator 2 view .LVU215
 631:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block && "cannot insert a null entry into the free list");
 885              		.loc 1 631 2 discriminator 2 view .LVU216
 886              		.loc 1 631 2 discriminator 2 view .LVU217
 887 0018 69B1     		cbz	r1, .L54
 888              		.loc 1 631 2 discriminator 2 view .LVU218
 632:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->next_free = current;
 889              		.loc 1 632 2 discriminator 2 view .LVU219
 890              		.loc 1 632 19 is_stmt 0 discriminator 2 view .LVU220
 891 001a 8B60     		str	r3, [r1, #8]
 633:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->prev_free = &control->block_null;
 892              		.loc 1 633 2 is_stmt 1 discriminator 2 view .LVU221
 893              		.loc 1 633 19 is_stmt 0 discriminator 2 view .LVU222
 894 001c C860     		str	r0, [r1, #12]
 634:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	current->prev_free = block;
 895              		.loc 1 634 2 is_stmt 1 discriminator 2 view .LVU223
 896              		.loc 1 634 21 is_stmt 0 discriminator 2 view .LVU224
 897 001e D960     		str	r1, [r3, #12]
 635:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 636:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_to_ptr(block) == align_ptr(block_to_ptr(block), ALIGN_SIZE)
 898              		.loc 1 636 2 is_stmt 1 discriminator 2 view .LVU225
 899              		.loc 1 636 2 discriminator 2 view .LVU226
 900 0020 0846     		mov	r0, r1
 901              	.LVL70:
 902              		.loc 1 636 2 is_stmt 0 discriminator 2 view .LVU227
 903 0022 FFF7FEFF 		bl	block_to_ptr
 904              	.LVL71:
 905              		.loc 1 636 2 discriminator 2 view .LVU228
 906 0026 8046     		mov	r8, r0
 907 0028 0421     		movs	r1, #4
 908 002a FFF7FEFF 		bl	align_ptr
 909              	.LVL72:
 910 002e 8045     		cmp	r8, r0
 911 0030 02D0     		beq	.L55
 912              	.L56:
 913              		.loc 1 636 2 is_stmt 1 discriminator 3 view .LVU229
 914              		.loc 1 636 2 discriminator 3 view .LVU230
 915              		.loc 1 636 2 discriminator 3 view .LVU231
ARM GAS  /tmp/ccbAv97V.s 			page 28


 916              		.loc 1 636 2 discriminator 3 view .LVU232
 917 0032 FEE7     		b	.L56
 918              	.LVL73:
 919              	.L52:
 630:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block && "cannot insert a null entry into the free list");
 920              		.loc 1 630 2 discriminator 1 view .LVU233
 630:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block && "cannot insert a null entry into the free list");
 921              		.loc 1 630 2 discriminator 1 view .LVU234
 630:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block && "cannot insert a null entry into the free list");
 922              		.loc 1 630 2 discriminator 1 view .LVU235
 630:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block && "cannot insert a null entry into the free list");
 923              		.loc 1 630 2 discriminator 1 view .LVU236
 924 0034 FEE7     		b	.L52
 925              	.L54:
 631:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->next_free = current;
 926              		.loc 1 631 2 discriminator 2 view .LVU237
 631:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->next_free = current;
 927              		.loc 1 631 2 discriminator 2 view .LVU238
 631:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->next_free = current;
 928              		.loc 1 631 2 discriminator 2 view .LVU239
 631:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block->next_free = current;
 929              		.loc 1 631 2 discriminator 2 view .LVU240
 930 0036 FEE7     		b	.L54
 931              	.LVL74:
 932              	.L55:
 933              		.loc 1 636 2 discriminator 2 view .LVU241
 637:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		&& "block not aligned properly");
 638:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/*
 639:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** Insert the new block at the head of the list, and mark the first-
 640:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** and second-level bitmaps appropriately.
 641:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
 642:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control->blocks[fl][sl] = block;
 934              		.loc 1 642 2 discriminator 2 view .LVU242
 935              		.loc 1 642 26 is_stmt 0 discriminator 2 view .LVU243
 936 0038 07EB4613 		add	r3, r7, r6, lsl #5
 937 003c 0C33     		adds	r3, r3, #12
 938 003e 45F82340 		str	r4, [r5, r3, lsl #2]
 643:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control->fl_bitmap |= (1U << fl);
 939              		.loc 1 643 2 is_stmt 1 discriminator 2 view .LVU244
 940              		.loc 1 643 28 is_stmt 0 discriminator 2 view .LVU245
 941 0042 0123     		movs	r3, #1
 942 0044 03FA06F1 		lsl	r1, r3, r6
 943              		.loc 1 643 21 discriminator 2 view .LVU246
 944 0048 2A69     		ldr	r2, [r5, #16]
 945 004a 0A43     		orrs	r2, r2, r1
 946 004c 2A61     		str	r2, [r5, #16]
 644:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control->sl_bitmap[fl] |= (1U << sl);
 947              		.loc 1 644 2 is_stmt 1 discriminator 2 view .LVU247
 948              		.loc 1 644 32 is_stmt 0 discriminator 2 view .LVU248
 949 004e BB40     		lsls	r3, r3, r7
 950              		.loc 1 644 25 discriminator 2 view .LVU249
 951 0050 0436     		adds	r6, r6, #4
 952              	.LVL75:
 953              		.loc 1 644 25 discriminator 2 view .LVU250
 954 0052 05EB8605 		add	r5, r5, r6, lsl #2
 955              	.LVL76:
 956              		.loc 1 644 25 discriminator 2 view .LVU251
ARM GAS  /tmp/ccbAv97V.s 			page 29


 957 0056 6A68     		ldr	r2, [r5, #4]
 958 0058 1343     		orrs	r3, r3, r2
 959 005a 6B60     		str	r3, [r5, #4]
 645:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 960              		.loc 1 645 1 discriminator 2 view .LVU252
 961 005c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 962              		.loc 1 645 1 discriminator 2 view .LVU253
 963              		.cfi_endproc
 964              	.LFE28:
 966              		.section	.text.block_can_split,"ax",%progbits
 967              		.align	1
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 971              		.fpu softvfp
 973              	block_can_split:
 974              	.LVL77:
 975              	.LFB31:
 646:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 647:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Remove a given block from the free list. */
 648:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_remove(control_t* control, block_header_t* block)
 649:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 650:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 651:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	mapping_insert(block_size(block), &fl, &sl);
 652:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	remove_free_block(control, block, fl, sl);
 653:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 654:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 655:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Insert a given block into the free list. */
 656:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_insert(control_t* control, block_header_t* block)
 657:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 658:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 659:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	mapping_insert(block_size(block), &fl, &sl);
 660:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	insert_free_block(control, block, fl, sl);
 661:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 662:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 663:Middlewares/lvgl/src/misc/lv_tlsf.c **** static int block_can_split(block_header_t* block, size_t size)
 664:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 976              		.loc 1 664 1 is_stmt 1 view -0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 0
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 980              		.loc 1 664 1 is_stmt 0 view .LVU255
 981 0000 10B5     		push	{r4, lr}
 982              	.LCFI9:
 983              		.cfi_def_cfa_offset 8
 984              		.cfi_offset 4, -8
 985              		.cfi_offset 14, -4
 986 0002 0C46     		mov	r4, r1
 665:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block_size(block) >= sizeof(block_header_t) + size;
 987              		.loc 1 665 2 is_stmt 1 view .LVU256
 988              		.loc 1 665 9 is_stmt 0 view .LVU257
 989 0004 FFF7FEFF 		bl	block_size
 990              	.LVL78:
 991              		.loc 1 665 53 view .LVU258
 992 0008 1034     		adds	r4, r4, #16
 993              	.LVL79:
 666:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
ARM GAS  /tmp/ccbAv97V.s 			page 30


 994              		.loc 1 666 1 view .LVU259
 995 000a A042     		cmp	r0, r4
 996 000c 34BF     		ite	cc
 997 000e 0020     		movcc	r0, #0
 998 0010 0120     		movcs	r0, #1
 999 0012 10BD     		pop	{r4, pc}
 1000              		.loc 1 666 1 view .LVU260
 1001              		.cfi_endproc
 1002              	.LFE31:
 1004              		.section	.text.block_split,"ax",%progbits
 1005              		.align	1
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1009              		.fpu softvfp
 1011              	block_split:
 1012              	.LVL80:
 1013              	.LFB32:
 667:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 668:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Split a block into two, the second of which is free. */
 669:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_split(block_header_t* block, size_t size)
 670:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 1014              		.loc 1 670 1 is_stmt 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              		.loc 1 670 1 is_stmt 0 view .LVU262
 1019 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 1020              	.LCFI10:
 1021              		.cfi_def_cfa_offset 32
 1022              		.cfi_offset 3, -32
 1023              		.cfi_offset 4, -28
 1024              		.cfi_offset 5, -24
 1025              		.cfi_offset 6, -20
 1026              		.cfi_offset 7, -16
 1027              		.cfi_offset 8, -12
 1028              		.cfi_offset 9, -8
 1029              		.cfi_offset 14, -4
 1030 0004 0746     		mov	r7, r0
 1031 0006 0C46     		mov	r4, r1
 671:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Calculate the amount of space left in the remaining block. */
 672:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* remaining =
 1032              		.loc 1 672 2 is_stmt 1 view .LVU263
 673:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		offset_to_block(block_to_ptr(block), size - block_header_overhead);
 1033              		.loc 1 673 19 is_stmt 0 view .LVU264
 1034 0008 FFF7FEFF 		bl	block_to_ptr
 1035              	.LVL81:
 1036              		.loc 1 673 3 view .LVU265
 1037 000c 211F     		subs	r1, r4, #4
 1038 000e FFF7FEFF 		bl	offset_to_block
 1039              	.LVL82:
 1040 0012 0546     		mov	r5, r0
 1041              	.LVL83:
 674:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 675:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t remain_size = block_size(block) - (size + block_header_overhead);
 1042              		.loc 1 675 2 is_stmt 1 view .LVU266
 1043              		.loc 1 675 29 is_stmt 0 view .LVU267
ARM GAS  /tmp/ccbAv97V.s 			page 31


 1044 0014 3846     		mov	r0, r7
 1045              	.LVL84:
 1046              		.loc 1 675 29 view .LVU268
 1047 0016 FFF7FEFF 		bl	block_size
 1048              	.LVL85:
 1049 001a 0646     		mov	r6, r0
 1050              		.loc 1 675 47 view .LVU269
 1051 001c 031B     		subs	r3, r0, r4
 1052              		.loc 1 675 15 view .LVU270
 1053 001e A3F10409 		sub	r9, r3, #4
 1054              	.LVL86:
 676:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 677:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_to_ptr(remaining) == align_ptr(block_to_ptr(remaining), ALIGN_SIZE)
 1055              		.loc 1 677 2 is_stmt 1 view .LVU271
 1056              		.loc 1 677 2 view .LVU272
 1057 0022 2846     		mov	r0, r5
 1058 0024 FFF7FEFF 		bl	block_to_ptr
 1059              	.LVL87:
 1060 0028 8046     		mov	r8, r0
 1061 002a 0421     		movs	r1, #4
 1062 002c FFF7FEFF 		bl	align_ptr
 1063              	.LVL88:
 1064 0030 8045     		cmp	r8, r0
 1065 0032 00D0     		beq	.L61
 1066              	.L62:
 1067              		.loc 1 677 2 discriminator 1 view .LVU273
 1068              		.loc 1 677 2 discriminator 1 view .LVU274
 1069              		.loc 1 677 2 discriminator 1 view .LVU275
 1070              		.loc 1 677 2 discriminator 1 view .LVU276
 1071 0034 FEE7     		b	.L62
 1072              	.L61:
 1073              		.loc 1 677 2 discriminator 2 view .LVU277
 678:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		&& "remaining block not aligned properly");
 679:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 680:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_size(block) == remain_size + size + block_header_overhead);
 1074              		.loc 1 680 2 discriminator 2 view .LVU278
 1075              		.loc 1 680 2 discriminator 2 view .LVU279
 1076 0036 04EB0903 		add	r3, r4, r9
 1077 003a 0433     		adds	r3, r3, #4
 1078 003c 9E42     		cmp	r6, r3
 1079 003e 00D0     		beq	.L63
 1080              	.L64:
 1081              		.loc 1 680 2 discriminator 2 view .LVU280
 1082              		.loc 1 680 2 discriminator 2 view .LVU281
 1083              		.loc 1 680 2 discriminator 2 view .LVU282
 1084              		.loc 1 680 2 discriminator 2 view .LVU283
 1085 0040 FEE7     		b	.L64
 1086              	.L63:
 1087              		.loc 1 680 2 discriminator 2 view .LVU284
 681:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_size(remaining, remain_size);
 1088              		.loc 1 681 2 discriminator 2 view .LVU285
 1089 0042 4946     		mov	r1, r9
 1090 0044 2846     		mov	r0, r5
 1091 0046 FFF7FEFF 		bl	block_set_size
 1092              	.LVL89:
 682:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_size(remaining) >= block_size_min && "block split with invalid size");
 1093              		.loc 1 682 2 discriminator 2 view .LVU286
ARM GAS  /tmp/ccbAv97V.s 			page 32


 1094              		.loc 1 682 2 discriminator 2 view .LVU287
 1095 004a 2846     		mov	r0, r5
 1096 004c FFF7FEFF 		bl	block_size
 1097              	.LVL90:
 1098 0050 0B28     		cmp	r0, #11
 1099 0052 00D8     		bhi	.L65
 1100              	.L66:
 1101              		.loc 1 682 2 discriminator 3 view .LVU288
 1102              		.loc 1 682 2 discriminator 3 view .LVU289
 1103              		.loc 1 682 2 discriminator 3 view .LVU290
 1104              		.loc 1 682 2 discriminator 3 view .LVU291
 1105 0054 FEE7     		b	.L66
 1106              	.L65:
 1107              		.loc 1 682 2 discriminator 4 view .LVU292
 683:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 684:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_size(block, size);
 1108              		.loc 1 684 2 discriminator 4 view .LVU293
 1109 0056 2146     		mov	r1, r4
 1110 0058 3846     		mov	r0, r7
 1111 005a FFF7FEFF 		bl	block_set_size
 1112              	.LVL91:
 685:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_mark_as_free(remaining);
 1113              		.loc 1 685 2 discriminator 4 view .LVU294
 1114 005e 2846     		mov	r0, r5
 1115 0060 FFF7FEFF 		bl	block_mark_as_free
 1116              	.LVL92:
 686:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 687:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return remaining;
 1117              		.loc 1 687 2 discriminator 4 view .LVU295
 688:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1118              		.loc 1 688 1 is_stmt 0 discriminator 4 view .LVU296
 1119 0064 2846     		mov	r0, r5
 1120 0066 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 1121              		.loc 1 688 1 discriminator 4 view .LVU297
 1122              		.cfi_endproc
 1123              	.LFE32:
 1125              		.section	.text.block_absorb,"ax",%progbits
 1126              		.align	1
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1130              		.fpu softvfp
 1132              	block_absorb:
 1133              	.LVL93:
 1134              	.LFB33:
 689:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 690:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Absorb a free block's storage into an adjacent previous free block. */
 691:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_absorb(block_header_t* prev, block_header_t* block)
 692:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 1135              		.loc 1 692 1 is_stmt 1 view -0
 1136              		.cfi_startproc
 1137              		@ args = 0, pretend = 0, frame = 0
 1138              		@ frame_needed = 0, uses_anonymous_args = 0
 1139              		.loc 1 692 1 is_stmt 0 view .LVU299
 1140 0000 38B5     		push	{r3, r4, r5, lr}
 1141              	.LCFI11:
 1142              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccbAv97V.s 			page 33


 1143              		.cfi_offset 3, -16
 1144              		.cfi_offset 4, -12
 1145              		.cfi_offset 5, -8
 1146              		.cfi_offset 14, -4
 1147 0002 0446     		mov	r4, r0
 1148 0004 0D46     		mov	r5, r1
 693:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(!block_is_last(prev) && "previous block can't be last");
 1149              		.loc 1 693 2 is_stmt 1 view .LVU300
 1150              		.loc 1 693 2 view .LVU301
 1151 0006 FFF7FEFF 		bl	block_is_last
 1152              	.LVL94:
 1153              		.loc 1 693 2 is_stmt 0 view .LVU302
 1154 000a 00B1     		cbz	r0, .L69
 1155              	.L70:
 1156              		.loc 1 693 2 is_stmt 1 discriminator 1 view .LVU303
 1157              		.loc 1 693 2 discriminator 1 view .LVU304
 1158              		.loc 1 693 2 discriminator 1 view .LVU305
 1159              		.loc 1 693 2 discriminator 1 view .LVU306
 1160 000c FEE7     		b	.L70
 1161              	.L69:
 1162              		.loc 1 693 2 discriminator 2 view .LVU307
 694:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Note: Leaves flags untouched. */
 695:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	prev->size += block_size(block) + block_header_overhead;
 1163              		.loc 1 695 2 discriminator 2 view .LVU308
 1164              		.loc 1 695 16 is_stmt 0 discriminator 2 view .LVU309
 1165 000e 2846     		mov	r0, r5
 1166 0010 FFF7FEFF 		bl	block_size
 1167              	.LVL95:
 1168              		.loc 1 695 34 discriminator 2 view .LVU310
 1169 0014 021D     		adds	r2, r0, #4
 1170              		.loc 1 695 13 discriminator 2 view .LVU311
 1171 0016 6368     		ldr	r3, [r4, #4]
 1172 0018 1344     		add	r3, r3, r2
 1173 001a 6360     		str	r3, [r4, #4]
 696:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_link_next(prev);
 1174              		.loc 1 696 2 is_stmt 1 discriminator 2 view .LVU312
 1175 001c 2046     		mov	r0, r4
 1176 001e FFF7FEFF 		bl	block_link_next
 1177              	.LVL96:
 697:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return prev;
 1178              		.loc 1 697 2 discriminator 2 view .LVU313
 698:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1179              		.loc 1 698 1 is_stmt 0 discriminator 2 view .LVU314
 1180 0022 2046     		mov	r0, r4
 1181 0024 38BD     		pop	{r3, r4, r5, pc}
 1182              		.loc 1 698 1 discriminator 2 view .LVU315
 1183              		.cfi_endproc
 1184              	.LFE33:
 1186              		.section	.text.control_constructor,"ax",%progbits
 1187              		.align	1
 1188              		.syntax unified
 1189              		.thumb
 1190              		.thumb_func
 1191              		.fpu softvfp
 1193              	control_constructor:
 1194              	.LVL97:
 1195              	.LFB41:
ARM GAS  /tmp/ccbAv97V.s 			page 34


 699:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 700:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Merge a just-freed block with an adjacent previous free block. */
 701:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_merge_prev(control_t* control, block_header_t* block)
 702:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 703:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_is_prev_free(block))
 704:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 705:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_header_t* prev = block_prev(block);
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(prev && "prev physical block can't be null");
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
 708:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 709:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block = block_absorb(prev, block);
 710:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 711:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 712:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block;
 713:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 714:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 715:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Merge a just-freed block with an adjacent free block. */
 716:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_merge_next(control_t* control, block_header_t* block)
 717:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 718:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = block_next(block);
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next physical block can't be null");
 720:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 721:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_is_free(next))
 722:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(!block_is_last(block) && "previous block can't be last");
 724:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
 725:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block = block_absorb(block, next);
 726:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 727:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 728:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block;
 729:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 730:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 731:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Trim any trailing block space off the end of a block, return to pool. */
 732:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_trim_free(control_t* control, block_header_t* block, size_t size)
 733:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_is_free(block) && "block must be free");
 735:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 736:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 737:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_header_t* remaining_block = block_split(block, size);
 738:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_link_next(block);
 739:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 740:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, remaining_block);
 741:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 742:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 743:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 744:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Trim any trailing block space off the end of a used block, return to pool. */
 745:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void block_trim_used(control_t* control, block_header_t* block, size_t size)
 746:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(!block_is_free(block) && "block must be used");
 748:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 749:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 750:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/* If the next block is free, we must coalesce. */
 751:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_header_t* remaining_block = block_split(block, size);
 752:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_used(remaining_block);
 753:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 754:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remaining_block = block_merge_next(control, remaining_block);
 755:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, remaining_block);
ARM GAS  /tmp/ccbAv97V.s 			page 35


 756:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 757:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 758:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 759:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_trim_free_leading(control_t* control, block_header_t* block, size_t si
 760:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 761:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* remaining_block = block;
 762:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 763:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 764:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/* We want the 2nd block. */
 765:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remaining_block = block_split(block, size - block_header_overhead);
 766:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 767:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 768:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_link_next(block);
 769:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, block);
 770:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 771:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 772:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return remaining_block;
 773:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 774:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 775:Middlewares/lvgl/src/misc/lv_tlsf.c **** static block_header_t* block_locate_free(control_t* control, size_t size)
 776:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 777:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl = 0, sl = 0;
 778:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = 0;
 779:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 780:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size)
 781:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 782:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		mapping_search(size, &fl, &sl);
 783:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		
 784:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/*
 785:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		** mapping_search can futz with the size, so for excessively large sizes it can sometimes wind up
 786:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		** with indices that are off the end of the block array.
 787:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		** So, we protect against that here, since this is the only callsite of mapping_search.
 788:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		** Note that we don't need to check sl, since it comes from a modulo operation that guarantees it
 789:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		*/
 790:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (fl < FL_INDEX_COUNT)
 791:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 792:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			block = search_suitable_block(control, &fl, &sl);
 793:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 794:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 795:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 796:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block)
 797:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_size(block) >= size);
 799:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 800:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 801:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 802:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block;
 803:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 804:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 805:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void* block_prepare_used(control_t* control, block_header_t* block, size_t size)
 806:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 807:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	void* p = 0;
 808:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block)
 809:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(size && "size must be non-zero");
 811:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 812:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_mark_as_used(block);
ARM GAS  /tmp/ccbAv97V.s 			page 36


 813:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		p = block_to_ptr(block);
 814:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 815:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return p;
 816:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 817:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 818:Middlewares/lvgl/src/misc/lv_tlsf.c **** /* Clear structure and point all empty lists at the null block. */
 819:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void control_constructor(control_t* control)
 820:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 1196              		.loc 1 820 1 is_stmt 1 view -0
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 0
 1199              		@ frame_needed = 0, uses_anonymous_args = 0
 1200              		@ link register save eliminated.
 821:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int i, j;
 1201              		.loc 1 821 2 view .LVU317
 822:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 823:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control->block_null.next_free = &control->block_null;
 1202              		.loc 1 823 2 view .LVU318
 1203              		.loc 1 823 32 is_stmt 0 view .LVU319
 1204 0000 8060     		str	r0, [r0, #8]
 824:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control->block_null.prev_free = &control->block_null;
 1205              		.loc 1 824 2 is_stmt 1 view .LVU320
 1206              		.loc 1 824 32 is_stmt 0 view .LVU321
 1207 0002 C060     		str	r0, [r0, #12]
 825:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 826:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control->fl_bitmap = 0;
 1208              		.loc 1 826 2 is_stmt 1 view .LVU322
 1209              		.loc 1 826 21 is_stmt 0 view .LVU323
 1210 0004 0021     		movs	r1, #0
 1211 0006 0161     		str	r1, [r0, #16]
 827:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	for (i = 0; i < FL_INDEX_COUNT; ++i)
 1212              		.loc 1 827 2 is_stmt 1 view .LVU324
 1213              	.LVL98:
 1214              		.loc 1 827 2 is_stmt 0 view .LVU325
 1215 0008 08E0     		b	.L73
 1216              	.LVL99:
 1217              	.L75:
 828:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 829:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		control->sl_bitmap[i] = 0;
 830:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		for (j = 0; j < SL_INDEX_COUNT; ++j)
 831:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 832:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			control->blocks[i][j] = &control->block_null;
 1218              		.loc 1 832 4 is_stmt 1 discriminator 3 view .LVU326
 1219              		.loc 1 832 26 is_stmt 0 discriminator 3 view .LVU327
 1220 000a 03EB4112 		add	r2, r3, r1, lsl #5
 1221 000e 0C32     		adds	r2, r2, #12
 1222 0010 40F82200 		str	r0, [r0, r2, lsl #2]
 830:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 1223              		.loc 1 830 35 is_stmt 1 discriminator 3 view .LVU328
 1224 0014 0133     		adds	r3, r3, #1
 1225              	.LVL100:
 1226              	.L74:
 830:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 1227              		.loc 1 830 15 discriminator 1 view .LVU329
 830:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 1228              		.loc 1 830 3 is_stmt 0 discriminator 1 view .LVU330
 1229 0016 1F2B     		cmp	r3, #31
ARM GAS  /tmp/ccbAv97V.s 			page 37


 1230 0018 F7DD     		ble	.L75
 827:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	for (i = 0; i < FL_INDEX_COUNT; ++i)
 1231              		.loc 1 827 34 is_stmt 1 discriminator 2 view .LVU331
 1232 001a 0131     		adds	r1, r1, #1
 1233              	.LVL101:
 1234              	.L73:
 827:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	for (i = 0; i < FL_INDEX_COUNT; ++i)
 1235              		.loc 1 827 14 discriminator 1 view .LVU332
 827:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	for (i = 0; i < FL_INDEX_COUNT; ++i)
 1236              		.loc 1 827 2 is_stmt 0 discriminator 1 view .LVU333
 1237 001c 0629     		cmp	r1, #6
 1238 001e 05DC     		bgt	.L77
 829:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		for (j = 0; j < SL_INDEX_COUNT; ++j)
 1239              		.loc 1 829 3 is_stmt 1 view .LVU334
 829:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		for (j = 0; j < SL_INDEX_COUNT; ++j)
 1240              		.loc 1 829 25 is_stmt 0 view .LVU335
 1241 0020 0A1D     		adds	r2, r1, #4
 1242 0022 00EB8202 		add	r2, r0, r2, lsl #2
 1243 0026 0023     		movs	r3, #0
 1244 0028 5360     		str	r3, [r2, #4]
 830:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 1245              		.loc 1 830 3 is_stmt 1 view .LVU336
 1246              	.LVL102:
 830:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 1247              		.loc 1 830 3 is_stmt 0 view .LVU337
 1248 002a F4E7     		b	.L74
 1249              	.LVL103:
 1250              	.L77:
 833:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 834:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 835:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1251              		.loc 1 835 1 view .LVU338
 1252 002c 7047     		bx	lr
 1253              		.cfi_endproc
 1254              	.LFE41:
 1256              		.section	.text.integrity_walker,"ax",%progbits
 1257              		.align	1
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1261              		.fpu softvfp
 1263              	integrity_walker:
 1264              	.LVL104:
 1265              	.LFB42:
 836:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 837:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 838:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Debugging utilities.
 839:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 840:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 841:Middlewares/lvgl/src/misc/lv_tlsf.c **** typedef struct integrity_t
 842:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 843:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int prev_status;
 844:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int status;
 845:Middlewares/lvgl/src/misc/lv_tlsf.c **** } integrity_t;
 846:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 847:Middlewares/lvgl/src/misc/lv_tlsf.c **** #define tlsf_insist(x) { tlsf_assert(x); if (!(x)) { status--; } }
 848:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
ARM GAS  /tmp/ccbAv97V.s 			page 38


 849:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void integrity_walker(void* ptr, size_t size, int used, void* user)
 850:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 1266              		.loc 1 850 1 is_stmt 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 0
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              		.loc 1 850 1 is_stmt 0 view .LVU340
 1271 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1272              	.LCFI12:
 1273              		.cfi_def_cfa_offset 24
 1274              		.cfi_offset 4, -24
 1275              		.cfi_offset 5, -20
 1276              		.cfi_offset 6, -16
 1277              		.cfi_offset 7, -12
 1278              		.cfi_offset 8, -8
 1279              		.cfi_offset 14, -4
 1280 0004 0F46     		mov	r7, r1
 1281 0006 1D46     		mov	r5, r3
 851:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = block_from_ptr(ptr);
 1282              		.loc 1 851 2 is_stmt 1 view .LVU341
 1283              		.loc 1 851 26 is_stmt 0 view .LVU342
 1284 0008 FFF7FEFF 		bl	block_from_ptr
 1285              	.LVL105:
 1286              		.loc 1 851 26 view .LVU343
 1287 000c 0446     		mov	r4, r0
 1288              	.LVL106:
 852:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	integrity_t* integ = tlsf_cast(integrity_t*, user);
 1289              		.loc 1 852 2 is_stmt 1 view .LVU344
 853:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int this_prev_status = block_is_prev_free(block) ? 1 : 0;
 1290              		.loc 1 853 2 view .LVU345
 1291              		.loc 1 853 31 is_stmt 0 view .LVU346
 1292 000e FFF7FEFF 		bl	block_is_prev_free
 1293              	.LVL107:
 1294              		.loc 1 853 61 view .LVU347
 1295 0012 061E     		subs	r6, r0, #0
 1296 0014 18BF     		it	ne
 1297 0016 0126     		movne	r6, #1
 1298              	.LVL108:
 854:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int this_status = block_is_free(block) ? 1 : 0;
 1299              		.loc 1 854 2 is_stmt 1 view .LVU348
 1300              		.loc 1 854 26 is_stmt 0 view .LVU349
 1301 0018 2046     		mov	r0, r4
 1302 001a FFF7FEFF 		bl	block_is_free
 1303              	.LVL109:
 1304              		.loc 1 854 51 view .LVU350
 1305 001e B0F10008 		subs	r8, r0, #0
 1306 0022 18BF     		it	ne
 1307 0024 4FF00108 		movne	r8, #1
 1308              	.LVL110:
 855:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t this_block_size = block_size(block);
 1309              		.loc 1 855 2 is_stmt 1 view .LVU351
 1310              		.loc 1 855 33 is_stmt 0 view .LVU352
 1311 0028 2046     		mov	r0, r4
 1312 002a FFF7FEFF 		bl	block_size
 1313              	.LVL111:
 856:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 857:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int status = 0;
ARM GAS  /tmp/ccbAv97V.s 			page 39


 1314              		.loc 1 857 2 is_stmt 1 view .LVU353
 858:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	(void)used;
 1315              		.loc 1 858 2 view .LVU354
 859:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_insist(integ->prev_status == this_prev_status && "prev status incorrect");
 1316              		.loc 1 859 2 view .LVU355
 1317              		.loc 1 859 2 view .LVU356
 1318 002e 2B68     		ldr	r3, [r5]
 1319 0030 B342     		cmp	r3, r6
 1320 0032 00D0     		beq	.L79
 1321              	.L80:
 1322              		.loc 1 859 2 discriminator 1 view .LVU357
 1323              		.loc 1 859 2 discriminator 1 view .LVU358
 1324              		.loc 1 859 2 discriminator 1 view .LVU359
 1325              		.loc 1 859 2 discriminator 1 view .LVU360
 1326 0034 FEE7     		b	.L80
 1327              	.L79:
 1328              		.loc 1 859 2 discriminator 5 view .LVU361
 1329              		.loc 1 859 2 discriminator 5 view .LVU362
 1330              		.loc 1 859 80 discriminator 5 view .LVU363
 860:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_insist(size == this_block_size && "block size incorrect");
 1331              		.loc 1 860 2 discriminator 5 view .LVU364
 1332              		.loc 1 860 2 discriminator 5 view .LVU365
 1333 0036 B842     		cmp	r0, r7
 1334 0038 00D0     		beq	.L81
 1335              	.L82:
 1336              		.loc 1 860 2 discriminator 2 view .LVU366
 1337              		.loc 1 860 2 discriminator 2 view .LVU367
 1338              		.loc 1 860 2 discriminator 2 view .LVU368
 1339              		.loc 1 860 2 discriminator 2 view .LVU369
 1340 003a FEE7     		b	.L82
 1341              	.L81:
 1342              		.loc 1 860 2 discriminator 5 view .LVU370
 1343              		.loc 1 860 2 discriminator 5 view .LVU371
 1344              		.loc 1 860 64 discriminator 5 view .LVU372
 861:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 862:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	integ->prev_status = this_status;
 1345              		.loc 1 862 2 discriminator 5 view .LVU373
 1346              		.loc 1 862 21 is_stmt 0 discriminator 5 view .LVU374
 1347 003c C5F80080 		str	r8, [r5]
 863:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	integ->status += status;
 1348              		.loc 1 863 2 is_stmt 1 discriminator 5 view .LVU375
 864:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1349              		.loc 1 864 1 is_stmt 0 discriminator 5 view .LVU376
 1350 0040 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1351              		.loc 1 864 1 discriminator 5 view .LVU377
 1352              		.cfi_endproc
 1353              	.LFE42:
 1355              		.section	.text.default_walker,"ax",%progbits
 1356              		.align	1
 1357              		.syntax unified
 1358              		.thumb
 1359              		.thumb_func
 1360              		.fpu softvfp
 1362              	default_walker:
 1363              	.LVL112:
 1364              	.LFB44:
 865:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
ARM GAS  /tmp/ccbAv97V.s 			page 40


 866:Middlewares/lvgl/src/misc/lv_tlsf.c **** int lv_tlsf_check(lv_tlsf_t tlsf)
 867:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 868:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int i, j;
 869:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 870:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control_t* control = tlsf_cast(control_t*, tlsf);
 871:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int status = 0;
 872:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 873:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Check that the free lists and bitmaps are accurate. */
 874:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	for (i = 0; i < FL_INDEX_COUNT; ++i)
 875:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 876:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		for (j = 0; j < SL_INDEX_COUNT; ++j)
 877:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 878:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int fl_map = control->fl_bitmap & (1U << i);
 879:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int sl_list = control->sl_bitmap[i];
 880:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int sl_map = sl_list & (1U << j);
 881:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const block_header_t* block = control->blocks[i][j];
 882:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 883:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			/* Check that first- and second-level lists agree. */
 884:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			if (!fl_map)
 885:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!sl_map && "second-level map must be null");
 887:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 888:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 889:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			if (!sl_map)
 890:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 891:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block == &control->block_null && "block list must be null");
 892:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				continue;
 893:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 894:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 895:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			/* Check that there is at least one free block. */
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(sl_list && "no free blocks in second-level map");
 897:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 898:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 899:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			while (block != &control->block_null)
 900:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 901:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				int fli, sli;
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_free(block) && "block should be free");
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 907:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 908:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				mapping_insert(block_size(block), &fli, &sli);
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(fli == i && sli == j && "block size indexed in wrong list");
 910:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 911:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 912:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 913:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 914:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 915:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return status;
 916:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 917:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 918:Middlewares/lvgl/src/misc/lv_tlsf.c **** #undef tlsf_insist
 919:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 920:Middlewares/lvgl/src/misc/lv_tlsf.c **** static void default_walker(void* ptr, size_t size, int used, void* user)
 921:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 1365              		.loc 1 921 1 is_stmt 1 view -0
ARM GAS  /tmp/ccbAv97V.s 			page 41


 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
 1368              		@ frame_needed = 0, uses_anonymous_args = 0
 1369              		@ link register save eliminated.
 922:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	(void)user;
 1370              		.loc 1 922 2 view .LVU379
 923:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	printf("\t%p %s size: %x (%p)\n", ptr, used ? "used" : "free", (unsigned int)size, (void*)block_fr
 1371              		.loc 1 923 112 view .LVU380
 924:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1372              		.loc 1 924 1 is_stmt 0 view .LVU381
 1373 0000 7047     		bx	lr
 1374              		.cfi_endproc
 1375              	.LFE44:
 1377              		.section	.text.tlsf_fls,"ax",%progbits
 1378              		.align	1
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1382              		.fpu softvfp
 1384              	tlsf_fls:
 1385              	.LVL113:
 1386              	.LFB2:
 101:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const int bit = word ? 32 - __builtin_clz(word) : 0;
 1387              		.loc 1 101 1 is_stmt 1 view -0
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
 1391              		@ link register save eliminated.
 102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 1392              		.loc 1 102 2 view .LVU383
 102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 1393              		.loc 1 102 50 is_stmt 0 view .LVU384
 1394 0000 28B1     		cbz	r0, .L87
 102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 1395              		.loc 1 102 30 discriminator 1 view .LVU385
 1396 0002 B0FA80F0 		clz	r0, r0
 1397              	.LVL114:
 102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 1398              		.loc 1 102 50 discriminator 1 view .LVU386
 1399 0006 C0F12000 		rsb	r0, r0, #32
 1400              	.L86:
 1401              	.LVL115:
 103:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1402              		.loc 1 103 2 is_stmt 1 discriminator 4 view .LVU387
 104:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1403              		.loc 1 104 1 is_stmt 0 discriminator 4 view .LVU388
 1404 000a 0138     		subs	r0, r0, #1
 1405              	.LVL116:
 104:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1406              		.loc 1 104 1 discriminator 4 view .LVU389
 1407 000c 7047     		bx	lr
 1408              	.LVL117:
 1409              	.L87:
 102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 1410              		.loc 1 102 50 view .LVU390
 1411 000e 0020     		movs	r0, #0
 1412              	.LVL118:
ARM GAS  /tmp/ccbAv97V.s 			page 42


 102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return bit - 1;
 1413              		.loc 1 102 50 view .LVU391
 1414 0010 FBE7     		b	.L86
 1415              		.cfi_endproc
 1416              	.LFE2:
 1418              		.section	.text.mapping_insert,"ax",%progbits
 1419              		.align	1
 1420              		.syntax unified
 1421              		.thumb
 1422              		.thumb_func
 1423              		.fpu softvfp
 1425              	mapping_insert:
 1426              	.LVL119:
 1427              	.LFB24:
 536:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 1428              		.loc 1 536 1 is_stmt 1 view -0
 1429              		.cfi_startproc
 1430              		@ args = 0, pretend = 0, frame = 0
 1431              		@ frame_needed = 0, uses_anonymous_args = 0
 536:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 1432              		.loc 1 536 1 is_stmt 0 view .LVU393
 1433 0000 70B5     		push	{r4, r5, r6, lr}
 1434              	.LCFI13:
 1435              		.cfi_def_cfa_offset 16
 1436              		.cfi_offset 4, -16
 1437              		.cfi_offset 5, -12
 1438              		.cfi_offset 6, -8
 1439              		.cfi_offset 14, -4
 1440 0002 0446     		mov	r4, r0
 1441 0004 0D46     		mov	r5, r1
 1442 0006 1646     		mov	r6, r2
 537:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size < SMALL_BLOCK_SIZE)
 1443              		.loc 1 537 2 is_stmt 1 view .LVU394
 538:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1444              		.loc 1 538 2 view .LVU395
 538:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1445              		.loc 1 538 5 is_stmt 0 view .LVU396
 1446 0008 7F28     		cmp	r0, #127
 1447 000a 08D8     		bhi	.L89
 541:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl = tlsf_cast(int, size) / (SMALL_BLOCK_SIZE / SL_INDEX_COUNT);
 1448              		.loc 1 541 3 is_stmt 1 view .LVU397
 1449              	.LVL120:
 542:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1450              		.loc 1 542 3 view .LVU398
 542:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1451              		.loc 1 542 6 is_stmt 0 view .LVU399
 1452 000c 0028     		cmp	r0, #0
 1453 000e 04DB     		blt	.L93
 1454              	.LVL121:
 1455              	.L90:
 542:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1456              		.loc 1 542 6 view .LVU400
 1457 0010 8410     		asrs	r4, r0, #2
 1458              	.LVL122:
 541:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl = tlsf_cast(int, size) / (SMALL_BLOCK_SIZE / SL_INDEX_COUNT);
 1459              		.loc 1 541 6 view .LVU401
 1460 0012 0020     		movs	r0, #0
ARM GAS  /tmp/ccbAv97V.s 			page 43


 1461              	.LVL123:
 1462              	.L91:
 550:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*sli = sl;
 1463              		.loc 1 550 2 is_stmt 1 view .LVU402
 550:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*sli = sl;
 1464              		.loc 1 550 7 is_stmt 0 view .LVU403
 1465 0014 2860     		str	r0, [r5]
 551:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1466              		.loc 1 551 2 is_stmt 1 view .LVU404
 551:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1467              		.loc 1 551 7 is_stmt 0 view .LVU405
 1468 0016 3460     		str	r4, [r6]
 552:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1469              		.loc 1 552 1 view .LVU406
 1470 0018 70BD     		pop	{r4, r5, r6, pc}
 1471              	.LVL124:
 1472              	.L93:
 542:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1473              		.loc 1 542 6 view .LVU407
 1474 001a 0330     		adds	r0, r0, #3
 1475              	.LVL125:
 542:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1476              		.loc 1 542 6 view .LVU408
 1477 001c F8E7     		b	.L90
 1478              	.LVL126:
 1479              	.L89:
 546:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl = tlsf_cast(int, size >> (fl - SL_INDEX_COUNT_LOG2)) ^ (1 << SL_INDEX_COUNT_LOG2);
 1480              		.loc 1 546 3 is_stmt 1 view .LVU409
 546:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl = tlsf_cast(int, size >> (fl - SL_INDEX_COUNT_LOG2)) ^ (1 << SL_INDEX_COUNT_LOG2);
 1481              		.loc 1 546 8 is_stmt 0 view .LVU410
 1482 001e FFF7FEFF 		bl	tlsf_fls
 1483              	.LVL127:
 547:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		fl -= (FL_INDEX_SHIFT - 1);
 1484              		.loc 1 547 3 is_stmt 1 view .LVU411
 547:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		fl -= (FL_INDEX_SHIFT - 1);
 1485              		.loc 1 547 8 is_stmt 0 view .LVU412
 1486 0022 431F     		subs	r3, r0, #5
 1487 0024 DC40     		lsrs	r4, r4, r3
 1488              	.LVL128:
 547:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		fl -= (FL_INDEX_SHIFT - 1);
 1489              		.loc 1 547 6 view .LVU413
 1490 0026 84F02004 		eor	r4, r4, #32
 1491              	.LVL129:
 548:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1492              		.loc 1 548 3 is_stmt 1 view .LVU414
 548:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1493              		.loc 1 548 6 is_stmt 0 view .LVU415
 1494 002a 0638     		subs	r0, r0, #6
 1495              	.LVL130:
 548:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1496              		.loc 1 548 6 view .LVU416
 1497 002c F2E7     		b	.L91
 1498              		.cfi_endproc
 1499              	.LFE24:
 1501              		.section	.text.block_insert,"ax",%progbits
 1502              		.align	1
 1503              		.syntax unified
ARM GAS  /tmp/ccbAv97V.s 			page 44


 1504              		.thumb
 1505              		.thumb_func
 1506              		.fpu softvfp
 1508              	block_insert:
 1509              	.LVL131:
 1510              	.LFB30:
 657:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 1511              		.loc 1 657 1 is_stmt 1 view -0
 1512              		.cfi_startproc
 1513              		@ args = 0, pretend = 0, frame = 8
 1514              		@ frame_needed = 0, uses_anonymous_args = 0
 657:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 1515              		.loc 1 657 1 is_stmt 0 view .LVU418
 1516 0000 30B5     		push	{r4, r5, lr}
 1517              	.LCFI14:
 1518              		.cfi_def_cfa_offset 12
 1519              		.cfi_offset 4, -12
 1520              		.cfi_offset 5, -8
 1521              		.cfi_offset 14, -4
 1522 0002 83B0     		sub	sp, sp, #12
 1523              	.LCFI15:
 1524              		.cfi_def_cfa_offset 24
 1525 0004 0546     		mov	r5, r0
 1526 0006 0C46     		mov	r4, r1
 658:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	mapping_insert(block_size(block), &fl, &sl);
 1527              		.loc 1 658 2 is_stmt 1 view .LVU419
 659:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	insert_free_block(control, block, fl, sl);
 1528              		.loc 1 659 2 view .LVU420
 1529 0008 0846     		mov	r0, r1
 1530              	.LVL132:
 659:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	insert_free_block(control, block, fl, sl);
 1531              		.loc 1 659 2 is_stmt 0 view .LVU421
 1532 000a FFF7FEFF 		bl	block_size
 1533              	.LVL133:
 659:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	insert_free_block(control, block, fl, sl);
 1534              		.loc 1 659 2 view .LVU422
 1535 000e 6A46     		mov	r2, sp
 1536 0010 01A9     		add	r1, sp, #4
 1537 0012 FFF7FEFF 		bl	mapping_insert
 1538              	.LVL134:
 660:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1539              		.loc 1 660 2 is_stmt 1 view .LVU423
 1540 0016 009B     		ldr	r3, [sp]
 1541 0018 019A     		ldr	r2, [sp, #4]
 1542 001a 2146     		mov	r1, r4
 1543 001c 2846     		mov	r0, r5
 1544 001e FFF7FEFF 		bl	insert_free_block
 1545              	.LVL135:
 661:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1546              		.loc 1 661 1 is_stmt 0 view .LVU424
 1547 0022 03B0     		add	sp, sp, #12
 1548              	.LCFI16:
 1549              		.cfi_def_cfa_offset 12
 1550              		@ sp needed
 1551 0024 30BD     		pop	{r4, r5, pc}
 661:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1552              		.loc 1 661 1 view .LVU425
ARM GAS  /tmp/ccbAv97V.s 			page 45


 1553              		.cfi_endproc
 1554              	.LFE30:
 1556              		.section	.text.block_trim_free,"ax",%progbits
 1557              		.align	1
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1561              		.fpu softvfp
 1563              	block_trim_free:
 1564              	.LVL136:
 1565              	.LFB36:
 733:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_is_free(block) && "block must be free");
 1566              		.loc 1 733 1 is_stmt 1 view -0
 1567              		.cfi_startproc
 1568              		@ args = 0, pretend = 0, frame = 0
 1569              		@ frame_needed = 0, uses_anonymous_args = 0
 733:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_is_free(block) && "block must be free");
 1570              		.loc 1 733 1 is_stmt 0 view .LVU427
 1571 0000 70B5     		push	{r4, r5, r6, lr}
 1572              	.LCFI17:
 1573              		.cfi_def_cfa_offset 16
 1574              		.cfi_offset 4, -16
 1575              		.cfi_offset 5, -12
 1576              		.cfi_offset 6, -8
 1577              		.cfi_offset 14, -4
 1578 0002 0646     		mov	r6, r0
 1579 0004 0C46     		mov	r4, r1
 1580 0006 1546     		mov	r5, r2
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1581              		.loc 1 734 2 is_stmt 1 view .LVU428
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1582              		.loc 1 734 2 view .LVU429
 1583 0008 0846     		mov	r0, r1
 1584              	.LVL137:
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1585              		.loc 1 734 2 is_stmt 0 view .LVU430
 1586 000a FFF7FEFF 		bl	block_is_free
 1587              	.LVL138:
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1588              		.loc 1 734 2 view .LVU431
 1589 000e 00B9     		cbnz	r0, .L97
 1590              	.L98:
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1591              		.loc 1 734 2 is_stmt 1 discriminator 1 view .LVU432
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1592              		.loc 1 734 2 discriminator 1 view .LVU433
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1593              		.loc 1 734 2 discriminator 1 view .LVU434
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1594              		.loc 1 734 2 discriminator 1 view .LVU435
 1595 0010 FEE7     		b	.L98
 1596              	.L97:
 734:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1597              		.loc 1 734 2 discriminator 4 view .LVU436
 735:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1598              		.loc 1 735 2 discriminator 4 view .LVU437
 735:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
ARM GAS  /tmp/ccbAv97V.s 			page 46


 1599              		.loc 1 735 6 is_stmt 0 discriminator 4 view .LVU438
 1600 0012 2946     		mov	r1, r5
 1601 0014 2046     		mov	r0, r4
 1602 0016 FFF7FEFF 		bl	block_can_split
 1603              	.LVL139:
 735:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1604              		.loc 1 735 5 discriminator 4 view .LVU439
 1605 001a 00B9     		cbnz	r0, .L101
 1606              	.LVL140:
 1607              	.L96:
 742:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1608              		.loc 1 742 1 view .LVU440
 1609 001c 70BD     		pop	{r4, r5, r6, pc}
 1610              	.LVL141:
 1611              	.L101:
 1612              	.LBB3:
 737:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_link_next(block);
 1613              		.loc 1 737 3 is_stmt 1 view .LVU441
 737:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_link_next(block);
 1614              		.loc 1 737 37 is_stmt 0 view .LVU442
 1615 001e 2946     		mov	r1, r5
 1616 0020 2046     		mov	r0, r4
 1617 0022 FFF7FEFF 		bl	block_split
 1618              	.LVL142:
 1619 0026 0546     		mov	r5, r0
 1620              	.LVL143:
 738:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 1621              		.loc 1 738 3 is_stmt 1 view .LVU443
 1622 0028 2046     		mov	r0, r4
 1623              	.LVL144:
 738:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 1624              		.loc 1 738 3 is_stmt 0 view .LVU444
 1625 002a FFF7FEFF 		bl	block_link_next
 1626              	.LVL145:
 739:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, remaining_block);
 1627              		.loc 1 739 3 is_stmt 1 view .LVU445
 1628 002e 2846     		mov	r0, r5
 1629 0030 FFF7FEFF 		bl	block_set_prev_free
 1630              	.LVL146:
 740:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1631              		.loc 1 740 3 view .LVU446
 1632 0034 2946     		mov	r1, r5
 1633 0036 3046     		mov	r0, r6
 1634 0038 FFF7FEFF 		bl	block_insert
 1635              	.LVL147:
 1636              	.LBE3:
 742:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1637              		.loc 1 742 1 is_stmt 0 view .LVU447
 1638 003c EEE7     		b	.L96
 1639              		.cfi_endproc
 1640              	.LFE36:
 1642              		.section	.text.block_prepare_used,"ax",%progbits
 1643              		.align	1
 1644              		.syntax unified
 1645              		.thumb
 1646              		.thumb_func
 1647              		.fpu softvfp
ARM GAS  /tmp/ccbAv97V.s 			page 47


 1649              	block_prepare_used:
 1650              	.LVL148:
 1651              	.LFB40:
 806:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	void* p = 0;
 1652              		.loc 1 806 1 is_stmt 1 view -0
 1653              		.cfi_startproc
 1654              		@ args = 0, pretend = 0, frame = 0
 1655              		@ frame_needed = 0, uses_anonymous_args = 0
 806:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	void* p = 0;
 1656              		.loc 1 806 1 is_stmt 0 view .LVU449
 1657 0000 10B5     		push	{r4, lr}
 1658              	.LCFI18:
 1659              		.cfi_def_cfa_offset 8
 1660              		.cfi_offset 4, -8
 1661              		.cfi_offset 14, -4
 807:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block)
 1662              		.loc 1 807 2 is_stmt 1 view .LVU450
 1663              	.LVL149:
 808:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1664              		.loc 1 808 2 view .LVU451
 808:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1665              		.loc 1 808 5 is_stmt 0 view .LVU452
 1666 0002 0C46     		mov	r4, r1
 1667 0004 51B1     		cbz	r1, .L106
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 1668              		.loc 1 810 3 is_stmt 1 view .LVU453
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 1669              		.loc 1 810 3 view .LVU454
 1670 0006 02B9     		cbnz	r2, .L104
 1671              	.L105:
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 1672              		.loc 1 810 3 discriminator 1 view .LVU455
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 1673              		.loc 1 810 3 discriminator 1 view .LVU456
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 1674              		.loc 1 810 3 discriminator 1 view .LVU457
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 1675              		.loc 1 810 3 discriminator 1 view .LVU458
 1676 0008 FEE7     		b	.L105
 1677              	.L104:
 810:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_trim_free(control, block, size);
 1678              		.loc 1 810 3 discriminator 2 view .LVU459
 811:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_mark_as_used(block);
 1679              		.loc 1 811 3 discriminator 2 view .LVU460
 1680 000a FFF7FEFF 		bl	block_trim_free
 1681              	.LVL150:
 812:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		p = block_to_ptr(block);
 1682              		.loc 1 812 3 discriminator 2 view .LVU461
 1683 000e 2046     		mov	r0, r4
 1684 0010 FFF7FEFF 		bl	block_mark_as_used
 1685              	.LVL151:
 813:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1686              		.loc 1 813 3 discriminator 2 view .LVU462
 813:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1687              		.loc 1 813 7 is_stmt 0 discriminator 2 view .LVU463
 1688 0014 2046     		mov	r0, r4
 1689 0016 FFF7FEFF 		bl	block_to_ptr
ARM GAS  /tmp/ccbAv97V.s 			page 48


 1690              	.LVL152:
 1691              	.L102:
 816:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1692              		.loc 1 816 1 view .LVU464
 1693 001a 10BD     		pop	{r4, pc}
 1694              	.LVL153:
 1695              	.L106:
 807:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block)
 1696              		.loc 1 807 8 view .LVU465
 1697 001c 0846     		mov	r0, r1
 1698              	.LVL154:
 815:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1699              		.loc 1 815 2 is_stmt 1 view .LVU466
 815:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1700              		.loc 1 815 9 is_stmt 0 view .LVU467
 1701 001e FCE7     		b	.L102
 1702              		.cfi_endproc
 1703              	.LFE40:
 1705              		.section	.text.block_trim_free_leading,"ax",%progbits
 1706              		.align	1
 1707              		.syntax unified
 1708              		.thumb
 1709              		.thumb_func
 1710              		.fpu softvfp
 1712              	block_trim_free_leading:
 1713              	.LVL155:
 1714              	.LFB38:
 760:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* remaining_block = block;
 1715              		.loc 1 760 1 is_stmt 1 view -0
 1716              		.cfi_startproc
 1717              		@ args = 0, pretend = 0, frame = 0
 1718              		@ frame_needed = 0, uses_anonymous_args = 0
 760:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* remaining_block = block;
 1719              		.loc 1 760 1 is_stmt 0 view .LVU469
 1720 0000 70B5     		push	{r4, r5, r6, lr}
 1721              	.LCFI19:
 1722              		.cfi_def_cfa_offset 16
 1723              		.cfi_offset 4, -16
 1724              		.cfi_offset 5, -12
 1725              		.cfi_offset 6, -8
 1726              		.cfi_offset 14, -4
 1727 0002 0646     		mov	r6, r0
 1728 0004 0C46     		mov	r4, r1
 1729 0006 1546     		mov	r5, r2
 761:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 1730              		.loc 1 761 2 is_stmt 1 view .LVU470
 1731              	.LVL156:
 762:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1732              		.loc 1 762 2 view .LVU471
 762:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1733              		.loc 1 762 6 is_stmt 0 view .LVU472
 1734 0008 1146     		mov	r1, r2
 1735              	.LVL157:
 762:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1736              		.loc 1 762 6 view .LVU473
 1737 000a 2046     		mov	r0, r4
 1738              	.LVL158:
ARM GAS  /tmp/ccbAv97V.s 			page 49


 762:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1739              		.loc 1 762 6 view .LVU474
 1740 000c FFF7FEFF 		bl	block_can_split
 1741              	.LVL159:
 762:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1742              		.loc 1 762 5 view .LVU475
 1743 0010 08B9     		cbnz	r0, .L111
 1744              	.LVL160:
 1745              	.L109:
 772:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1746              		.loc 1 772 2 is_stmt 1 view .LVU476
 773:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1747              		.loc 1 773 1 is_stmt 0 view .LVU477
 1748 0012 2046     		mov	r0, r4
 1749 0014 70BD     		pop	{r4, r5, r6, pc}
 1750              	.LVL161:
 1751              	.L111:
 765:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 1752              		.loc 1 765 3 is_stmt 1 view .LVU478
 765:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 1753              		.loc 1 765 21 is_stmt 0 view .LVU479
 1754 0016 291F     		subs	r1, r5, #4
 1755 0018 2046     		mov	r0, r4
 1756 001a FFF7FEFF 		bl	block_split
 1757              	.LVL162:
 1758 001e 0546     		mov	r5, r0
 1759              	.LVL163:
 766:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1760              		.loc 1 766 3 is_stmt 1 view .LVU480
 1761 0020 FFF7FEFF 		bl	block_set_prev_free
 1762              	.LVL164:
 768:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, block);
 1763              		.loc 1 768 3 view .LVU481
 1764 0024 2046     		mov	r0, r4
 1765 0026 FFF7FEFF 		bl	block_link_next
 1766              	.LVL165:
 769:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1767              		.loc 1 769 3 view .LVU482
 1768 002a 2146     		mov	r1, r4
 1769 002c 3046     		mov	r0, r6
 1770 002e FFF7FEFF 		bl	block_insert
 1771              	.LVL166:
 765:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 1772              		.loc 1 765 21 is_stmt 0 view .LVU483
 1773 0032 2C46     		mov	r4, r5
 1774              	.LVL167:
 765:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_free(remaining_block);
 1775              		.loc 1 765 21 view .LVU484
 1776 0034 EDE7     		b	.L109
 1777              		.cfi_endproc
 1778              	.LFE38:
 1780              		.section	.text.block_remove,"ax",%progbits
 1781              		.align	1
 1782              		.syntax unified
 1783              		.thumb
 1784              		.thumb_func
 1785              		.fpu softvfp
ARM GAS  /tmp/ccbAv97V.s 			page 50


 1787              	block_remove:
 1788              	.LVL168:
 1789              	.LFB29:
 649:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 1790              		.loc 1 649 1 is_stmt 1 view -0
 1791              		.cfi_startproc
 1792              		@ args = 0, pretend = 0, frame = 8
 1793              		@ frame_needed = 0, uses_anonymous_args = 0
 649:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl, sl;
 1794              		.loc 1 649 1 is_stmt 0 view .LVU486
 1795 0000 30B5     		push	{r4, r5, lr}
 1796              	.LCFI20:
 1797              		.cfi_def_cfa_offset 12
 1798              		.cfi_offset 4, -12
 1799              		.cfi_offset 5, -8
 1800              		.cfi_offset 14, -4
 1801 0002 83B0     		sub	sp, sp, #12
 1802              	.LCFI21:
 1803              		.cfi_def_cfa_offset 24
 1804 0004 0546     		mov	r5, r0
 1805 0006 0C46     		mov	r4, r1
 650:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	mapping_insert(block_size(block), &fl, &sl);
 1806              		.loc 1 650 2 is_stmt 1 view .LVU487
 651:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	remove_free_block(control, block, fl, sl);
 1807              		.loc 1 651 2 view .LVU488
 1808 0008 0846     		mov	r0, r1
 1809              	.LVL169:
 651:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	remove_free_block(control, block, fl, sl);
 1810              		.loc 1 651 2 is_stmt 0 view .LVU489
 1811 000a FFF7FEFF 		bl	block_size
 1812              	.LVL170:
 651:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	remove_free_block(control, block, fl, sl);
 1813              		.loc 1 651 2 view .LVU490
 1814 000e 6A46     		mov	r2, sp
 1815 0010 01A9     		add	r1, sp, #4
 1816 0012 FFF7FEFF 		bl	mapping_insert
 1817              	.LVL171:
 652:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1818              		.loc 1 652 2 is_stmt 1 view .LVU491
 1819 0016 009B     		ldr	r3, [sp]
 1820 0018 019A     		ldr	r2, [sp, #4]
 1821 001a 2146     		mov	r1, r4
 1822 001c 2846     		mov	r0, r5
 1823 001e FFF7FEFF 		bl	remove_free_block
 1824              	.LVL172:
 653:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1825              		.loc 1 653 1 is_stmt 0 view .LVU492
 1826 0022 03B0     		add	sp, sp, #12
 1827              	.LCFI22:
 1828              		.cfi_def_cfa_offset 12
 1829              		@ sp needed
 1830 0024 30BD     		pop	{r4, r5, pc}
 653:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1831              		.loc 1 653 1 view .LVU493
 1832              		.cfi_endproc
 1833              	.LFE29:
 1835              		.section	.text.block_merge_prev,"ax",%progbits
ARM GAS  /tmp/ccbAv97V.s 			page 51


 1836              		.align	1
 1837              		.syntax unified
 1838              		.thumb
 1839              		.thumb_func
 1840              		.fpu softvfp
 1842              	block_merge_prev:
 1843              	.LVL173:
 1844              	.LFB34:
 702:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_is_prev_free(block))
 1845              		.loc 1 702 1 is_stmt 1 view -0
 1846              		.cfi_startproc
 1847              		@ args = 0, pretend = 0, frame = 0
 1848              		@ frame_needed = 0, uses_anonymous_args = 0
 702:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_is_prev_free(block))
 1849              		.loc 1 702 1 is_stmt 0 view .LVU495
 1850 0000 70B5     		push	{r4, r5, r6, lr}
 1851              	.LCFI23:
 1852              		.cfi_def_cfa_offset 16
 1853              		.cfi_offset 4, -16
 1854              		.cfi_offset 5, -12
 1855              		.cfi_offset 6, -8
 1856              		.cfi_offset 14, -4
 1857 0002 0546     		mov	r5, r0
 1858 0004 0C46     		mov	r4, r1
 703:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1859              		.loc 1 703 2 is_stmt 1 view .LVU496
 703:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1860              		.loc 1 703 6 is_stmt 0 view .LVU497
 1861 0006 0846     		mov	r0, r1
 1862              	.LVL174:
 703:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1863              		.loc 1 703 6 view .LVU498
 1864 0008 FFF7FEFF 		bl	block_is_prev_free
 1865              	.LVL175:
 703:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1866              		.loc 1 703 5 view .LVU499
 1867 000c 08B9     		cbnz	r0, .L121
 1868              	.L115:
 712:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 1869              		.loc 1 712 2 is_stmt 1 view .LVU500
 713:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1870              		.loc 1 713 1 is_stmt 0 view .LVU501
 1871 000e 2046     		mov	r0, r4
 1872 0010 70BD     		pop	{r4, r5, r6, pc}
 1873              	.LVL176:
 1874              	.L121:
 1875              	.LBB4:
 705:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(prev && "prev physical block can't be null");
 1876              		.loc 1 705 3 is_stmt 1 view .LVU502
 705:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(prev && "prev physical block can't be null");
 1877              		.loc 1 705 26 is_stmt 0 view .LVU503
 1878 0012 2046     		mov	r0, r4
 1879 0014 FFF7FEFF 		bl	block_prev
 1880              	.LVL177:
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
 1881              		.loc 1 706 3 is_stmt 1 view .LVU504
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
ARM GAS  /tmp/ccbAv97V.s 			page 52


 1882              		.loc 1 706 3 view .LVU505
 1883 0018 0646     		mov	r6, r0
 1884 001a 18B1     		cbz	r0, .L117
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
 1885              		.loc 1 706 3 discriminator 2 view .LVU506
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1886              		.loc 1 707 3 discriminator 2 view .LVU507
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1887              		.loc 1 707 3 discriminator 2 view .LVU508
 1888 001c FFF7FEFF 		bl	block_is_free
 1889              	.LVL178:
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1890              		.loc 1 707 3 is_stmt 0 discriminator 2 view .LVU509
 1891 0020 08B9     		cbnz	r0, .L118
 1892              	.L119:
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1893              		.loc 1 707 3 is_stmt 1 discriminator 2 view .LVU510
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1894              		.loc 1 707 3 discriminator 2 view .LVU511
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1895              		.loc 1 707 3 discriminator 2 view .LVU512
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1896              		.loc 1 707 3 discriminator 2 view .LVU513
 1897 0022 FEE7     		b	.L119
 1898              	.LVL179:
 1899              	.L117:
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
 1900              		.loc 1 706 3 discriminator 1 view .LVU514
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
 1901              		.loc 1 706 3 discriminator 1 view .LVU515
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
 1902              		.loc 1 706 3 discriminator 1 view .LVU516
 706:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(block_is_free(prev) && "prev block is not free though marked as such");
 1903              		.loc 1 706 3 discriminator 1 view .LVU517
 1904 0024 FEE7     		b	.L117
 1905              	.LVL180:
 1906              	.L118:
 707:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, prev);
 1907              		.loc 1 707 3 discriminator 4 view .LVU518
 708:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block = block_absorb(prev, block);
 1908              		.loc 1 708 3 discriminator 4 view .LVU519
 1909 0026 3146     		mov	r1, r6
 1910 0028 2846     		mov	r0, r5
 1911 002a FFF7FEFF 		bl	block_remove
 1912              	.LVL181:
 709:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1913              		.loc 1 709 3 discriminator 4 view .LVU520
 709:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1914              		.loc 1 709 11 is_stmt 0 discriminator 4 view .LVU521
 1915 002e 2146     		mov	r1, r4
 1916 0030 3046     		mov	r0, r6
 1917 0032 FFF7FEFF 		bl	block_absorb
 1918              	.LVL182:
 1919 0036 0446     		mov	r4, r0
 1920              	.LVL183:
 709:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1921              		.loc 1 709 11 discriminator 4 view .LVU522
ARM GAS  /tmp/ccbAv97V.s 			page 53


 1922 0038 E9E7     		b	.L115
 1923              	.LBE4:
 1924              		.cfi_endproc
 1925              	.LFE34:
 1927              		.section	.text.block_merge_next,"ax",%progbits
 1928              		.align	1
 1929              		.syntax unified
 1930              		.thumb
 1931              		.thumb_func
 1932              		.fpu softvfp
 1934              	block_merge_next:
 1935              	.LVL184:
 1936              	.LFB35:
 717:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = block_next(block);
 1937              		.loc 1 717 1 is_stmt 1 view -0
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 0
 1940              		@ frame_needed = 0, uses_anonymous_args = 0
 717:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next = block_next(block);
 1941              		.loc 1 717 1 is_stmt 0 view .LVU524
 1942 0000 70B5     		push	{r4, r5, r6, lr}
 1943              	.LCFI24:
 1944              		.cfi_def_cfa_offset 16
 1945              		.cfi_offset 4, -16
 1946              		.cfi_offset 5, -12
 1947              		.cfi_offset 6, -8
 1948              		.cfi_offset 14, -4
 1949 0002 0546     		mov	r5, r0
 1950 0004 0C46     		mov	r4, r1
 718:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next physical block can't be null");
 1951              		.loc 1 718 2 is_stmt 1 view .LVU525
 718:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next physical block can't be null");
 1952              		.loc 1 718 25 is_stmt 0 view .LVU526
 1953 0006 0846     		mov	r0, r1
 1954              	.LVL185:
 718:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(next && "next physical block can't be null");
 1955              		.loc 1 718 25 view .LVU527
 1956 0008 FFF7FEFF 		bl	block_next
 1957              	.LVL186:
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1958              		.loc 1 719 2 is_stmt 1 view .LVU528
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1959              		.loc 1 719 2 view .LVU529
 1960 000c 40B1     		cbz	r0, .L124
 1961 000e 0646     		mov	r6, r0
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1962              		.loc 1 719 2 discriminator 2 view .LVU530
 721:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1963              		.loc 1 721 2 discriminator 2 view .LVU531
 721:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1964              		.loc 1 721 6 is_stmt 0 discriminator 2 view .LVU532
 1965 0010 FFF7FEFF 		bl	block_is_free
 1966              	.LVL187:
 721:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 1967              		.loc 1 721 5 discriminator 2 view .LVU533
 1968 0014 70B1     		cbz	r0, .L125
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
ARM GAS  /tmp/ccbAv97V.s 			page 54


 1969              		.loc 1 723 3 is_stmt 1 view .LVU534
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
 1970              		.loc 1 723 3 view .LVU535
 1971 0016 2046     		mov	r0, r4
 1972 0018 FFF7FEFF 		bl	block_is_last
 1973              	.LVL188:
 1974 001c 08B1     		cbz	r0, .L126
 1975              	.L127:
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
 1976              		.loc 1 723 3 discriminator 2 view .LVU536
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
 1977              		.loc 1 723 3 discriminator 2 view .LVU537
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
 1978              		.loc 1 723 3 discriminator 2 view .LVU538
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
 1979              		.loc 1 723 3 discriminator 2 view .LVU539
 1980 001e FEE7     		b	.L127
 1981              	.LVL189:
 1982              	.L124:
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1983              		.loc 1 719 2 discriminator 1 view .LVU540
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1984              		.loc 1 719 2 discriminator 1 view .LVU541
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1985              		.loc 1 719 2 discriminator 1 view .LVU542
 719:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 1986              		.loc 1 719 2 discriminator 1 view .LVU543
 1987 0020 FEE7     		b	.L124
 1988              	.LVL190:
 1989              	.L126:
 723:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_remove(control, next);
 1990              		.loc 1 723 3 discriminator 2 view .LVU544
 724:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block = block_absorb(block, next);
 1991              		.loc 1 724 3 discriminator 2 view .LVU545
 1992 0022 3146     		mov	r1, r6
 1993 0024 2846     		mov	r0, r5
 1994 0026 FFF7FEFF 		bl	block_remove
 1995              	.LVL191:
 725:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1996              		.loc 1 725 3 discriminator 2 view .LVU546
 725:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 1997              		.loc 1 725 11 is_stmt 0 discriminator 2 view .LVU547
 1998 002a 3146     		mov	r1, r6
 1999 002c 2046     		mov	r0, r4
 2000 002e FFF7FEFF 		bl	block_absorb
 2001              	.LVL192:
 2002 0032 0446     		mov	r4, r0
 2003              	.LVL193:
 2004              	.L125:
 728:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2005              		.loc 1 728 2 is_stmt 1 view .LVU548
 729:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2006              		.loc 1 729 1 is_stmt 0 view .LVU549
 2007 0034 2046     		mov	r0, r4
 2008 0036 70BD     		pop	{r4, r5, r6, pc}
 729:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2009              		.loc 1 729 1 view .LVU550
ARM GAS  /tmp/ccbAv97V.s 			page 55


 2010              		.cfi_endproc
 2011              	.LFE35:
 2013              		.section	.text.block_trim_used,"ax",%progbits
 2014              		.align	1
 2015              		.syntax unified
 2016              		.thumb
 2017              		.thumb_func
 2018              		.fpu softvfp
 2020              	block_trim_used:
 2021              	.LVL194:
 2022              	.LFB37:
 746:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(!block_is_free(block) && "block must be used");
 2023              		.loc 1 746 1 is_stmt 1 view -0
 2024              		.cfi_startproc
 2025              		@ args = 0, pretend = 0, frame = 0
 2026              		@ frame_needed = 0, uses_anonymous_args = 0
 746:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(!block_is_free(block) && "block must be used");
 2027              		.loc 1 746 1 is_stmt 0 view .LVU552
 2028 0000 70B5     		push	{r4, r5, r6, lr}
 2029              	.LCFI25:
 2030              		.cfi_def_cfa_offset 16
 2031              		.cfi_offset 4, -16
 2032              		.cfi_offset 5, -12
 2033              		.cfi_offset 6, -8
 2034              		.cfi_offset 14, -4
 2035 0002 0646     		mov	r6, r0
 2036 0004 0C46     		mov	r4, r1
 2037 0006 1546     		mov	r5, r2
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2038              		.loc 1 747 2 is_stmt 1 view .LVU553
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2039              		.loc 1 747 2 view .LVU554
 2040 0008 0846     		mov	r0, r1
 2041              	.LVL195:
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2042              		.loc 1 747 2 is_stmt 0 view .LVU555
 2043 000a FFF7FEFF 		bl	block_is_free
 2044              	.LVL196:
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2045              		.loc 1 747 2 view .LVU556
 2046 000e 00B1     		cbz	r0, .L130
 2047              	.L131:
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2048              		.loc 1 747 2 is_stmt 1 discriminator 1 view .LVU557
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2049              		.loc 1 747 2 discriminator 1 view .LVU558
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2050              		.loc 1 747 2 discriminator 1 view .LVU559
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2051              		.loc 1 747 2 discriminator 1 view .LVU560
 2052 0010 FEE7     		b	.L131
 2053              	.L130:
 747:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block_can_split(block, size))
 2054              		.loc 1 747 2 discriminator 2 view .LVU561
 748:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2055              		.loc 1 748 2 discriminator 2 view .LVU562
 748:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
ARM GAS  /tmp/ccbAv97V.s 			page 56


 2056              		.loc 1 748 6 is_stmt 0 discriminator 2 view .LVU563
 2057 0012 2946     		mov	r1, r5
 2058 0014 2046     		mov	r0, r4
 2059 0016 FFF7FEFF 		bl	block_can_split
 2060              	.LVL197:
 748:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2061              		.loc 1 748 5 discriminator 2 view .LVU564
 2062 001a 00B9     		cbnz	r0, .L134
 2063              	.LVL198:
 2064              	.L129:
 757:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2065              		.loc 1 757 1 view .LVU565
 2066 001c 70BD     		pop	{r4, r5, r6, pc}
 2067              	.LVL199:
 2068              	.L134:
 2069              	.LBB5:
 751:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_used(remaining_block);
 2070              		.loc 1 751 3 is_stmt 1 view .LVU566
 751:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_set_prev_used(remaining_block);
 2071              		.loc 1 751 37 is_stmt 0 view .LVU567
 2072 001e 2946     		mov	r1, r5
 2073 0020 2046     		mov	r0, r4
 2074 0022 FFF7FEFF 		bl	block_split
 2075              	.LVL200:
 2076 0026 0446     		mov	r4, r0
 2077              	.LVL201:
 752:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2078              		.loc 1 752 3 is_stmt 1 view .LVU568
 2079 0028 FFF7FEFF 		bl	block_set_prev_used
 2080              	.LVL202:
 754:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, remaining_block);
 2081              		.loc 1 754 3 view .LVU569
 754:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, remaining_block);
 2082              		.loc 1 754 21 is_stmt 0 view .LVU570
 2083 002c 2146     		mov	r1, r4
 2084 002e 3046     		mov	r0, r6
 2085 0030 FFF7FEFF 		bl	block_merge_next
 2086              	.LVL203:
 2087 0034 0146     		mov	r1, r0
 2088              	.LVL204:
 755:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2089              		.loc 1 755 3 is_stmt 1 view .LVU571
 2090 0036 3046     		mov	r0, r6
 2091              	.LVL205:
 755:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2092              		.loc 1 755 3 is_stmt 0 view .LVU572
 2093 0038 FFF7FEFF 		bl	block_insert
 2094              	.LVL206:
 755:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2095              		.loc 1 755 3 view .LVU573
 2096              	.LBE5:
 757:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2097              		.loc 1 757 1 view .LVU574
 2098 003c EEE7     		b	.L129
 2099              		.cfi_endproc
 2100              	.LFE37:
 2102              		.section	.text.mapping_search,"ax",%progbits
ARM GAS  /tmp/ccbAv97V.s 			page 57


 2103              		.align	1
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2107              		.fpu softvfp
 2109              	mapping_search:
 2110              	.LVL207:
 2111              	.LFB25:
 556:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size >= SMALL_BLOCK_SIZE)
 2112              		.loc 1 556 1 is_stmt 1 view -0
 2113              		.cfi_startproc
 2114              		@ args = 0, pretend = 0, frame = 0
 2115              		@ frame_needed = 0, uses_anonymous_args = 0
 556:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (size >= SMALL_BLOCK_SIZE)
 2116              		.loc 1 556 1 is_stmt 0 view .LVU576
 2117 0000 70B5     		push	{r4, r5, r6, lr}
 2118              	.LCFI26:
 2119              		.cfi_def_cfa_offset 16
 2120              		.cfi_offset 4, -16
 2121              		.cfi_offset 5, -12
 2122              		.cfi_offset 6, -8
 2123              		.cfi_offset 14, -4
 2124 0002 0446     		mov	r4, r0
 2125 0004 0D46     		mov	r5, r1
 2126 0006 1646     		mov	r6, r2
 557:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2127              		.loc 1 557 2 is_stmt 1 view .LVU577
 557:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2128              		.loc 1 557 5 is_stmt 0 view .LVU578
 2129 0008 7F28     		cmp	r0, #127
 2130 000a 06D9     		bls	.L136
 2131              	.LBB6:
 559:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size += round;
 2132              		.loc 1 559 3 is_stmt 1 view .LVU579
 559:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size += round;
 2133              		.loc 1 559 31 is_stmt 0 view .LVU580
 2134 000c FFF7FEFF 		bl	tlsf_fls
 2135              	.LVL208:
 559:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size += round;
 2136              		.loc 1 559 52 view .LVU581
 2137 0010 431F     		subs	r3, r0, #5
 559:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size += round;
 2138              		.loc 1 559 27 view .LVU582
 2139 0012 0120     		movs	r0, #1
 2140 0014 9840     		lsls	r0, r0, r3
 559:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size += round;
 2141              		.loc 1 559 76 view .LVU583
 2142 0016 0138     		subs	r0, r0, #1
 2143              	.LVL209:
 560:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2144              		.loc 1 560 3 is_stmt 1 view .LVU584
 560:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2145              		.loc 1 560 8 is_stmt 0 view .LVU585
 2146 0018 0444     		add	r4, r4, r0
 2147              	.LVL210:
 2148              	.L136:
 560:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
ARM GAS  /tmp/ccbAv97V.s 			page 58


 2149              		.loc 1 560 8 view .LVU586
 2150              	.LBE6:
 562:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2151              		.loc 1 562 2 is_stmt 1 view .LVU587
 2152 001a 3246     		mov	r2, r6
 2153 001c 2946     		mov	r1, r5
 2154 001e 2046     		mov	r0, r4
 2155 0020 FFF7FEFF 		bl	mapping_insert
 2156              	.LVL211:
 563:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2157              		.loc 1 563 1 is_stmt 0 view .LVU588
 2158 0024 70BD     		pop	{r4, r5, r6, pc}
 563:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2159              		.loc 1 563 1 view .LVU589
 2160              		.cfi_endproc
 2161              	.LFE25:
 2163              		.section	.text.tlsf_ffs,"ax",%progbits
 2164              		.align	1
 2165              		.syntax unified
 2166              		.thumb
 2167              		.thumb_func
 2168              		.fpu softvfp
 2170              	tlsf_ffs:
 2171              	.LVL212:
 2172              	.LFB1:
  94:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return __builtin_ffs(word) - 1;
 2173              		.loc 1 94 1 is_stmt 1 view -0
 2174              		.cfi_startproc
 2175              		@ args = 0, pretend = 0, frame = 0
 2176              		@ frame_needed = 0, uses_anonymous_args = 0
 2177              		@ link register save eliminated.
  94:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return __builtin_ffs(word) - 1;
 2178              		.loc 1 94 1 is_stmt 0 view .LVU591
 2179 0000 0346     		mov	r3, r0
  95:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2180              		.loc 1 95 2 is_stmt 1 view .LVU592
  95:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2181              		.loc 1 95 9 is_stmt 0 view .LVU593
 2182 0002 90FAA0F0 		rbit	r0, r0
 2183              	.LVL213:
  95:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2184              		.loc 1 95 9 view .LVU594
 2185 0006 B0FA80F0 		clz	r0, r0
 2186 000a 0BB9     		cbnz	r3, .L139
 2187 000c 4FF0FF30 		mov	r0, #-1
 2188              	.L139:
  96:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2189              		.loc 1 96 1 view .LVU595
 2190 0010 7047     		bx	lr
 2191              		.cfi_endproc
 2192              	.LFE1:
 2194              		.section	.text.search_suitable_block,"ax",%progbits
 2195              		.align	1
 2196              		.syntax unified
 2197              		.thumb
 2198              		.thumb_func
 2199              		.fpu softvfp
ARM GAS  /tmp/ccbAv97V.s 			page 59


 2201              	search_suitable_block:
 2202              	.LVL214:
 2203              	.LFB26:
 566:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl = *fli;
 2204              		.loc 1 566 1 is_stmt 1 view -0
 2205              		.cfi_startproc
 2206              		@ args = 0, pretend = 0, frame = 0
 2207              		@ frame_needed = 0, uses_anonymous_args = 0
 566:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl = *fli;
 2208              		.loc 1 566 1 is_stmt 0 view .LVU597
 2209 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2210              	.LCFI27:
 2211              		.cfi_def_cfa_offset 24
 2212              		.cfi_offset 3, -24
 2213              		.cfi_offset 4, -20
 2214              		.cfi_offset 5, -16
 2215              		.cfi_offset 6, -12
 2216              		.cfi_offset 7, -8
 2217              		.cfi_offset 14, -4
 2218 0002 0546     		mov	r5, r0
 2219 0004 1646     		mov	r6, r2
 567:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int sl = *sli;
 2220              		.loc 1 567 2 is_stmt 1 view .LVU598
 567:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int sl = *sli;
 2221              		.loc 1 567 6 is_stmt 0 view .LVU599
 2222 0006 0C68     		ldr	r4, [r1]
 2223              	.LVL215:
 568:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2224              		.loc 1 568 2 is_stmt 1 view .LVU600
 568:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2225              		.loc 1 568 6 is_stmt 0 view .LVU601
 2226 0008 1268     		ldr	r2, [r2]
 2227              	.LVL216:
 574:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (!sl_map)
 2228              		.loc 1 574 2 is_stmt 1 view .LVU602
 574:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (!sl_map)
 2229              		.loc 1 574 42 is_stmt 0 view .LVU603
 2230 000a 231D     		adds	r3, r4, #4
 2231 000c 00EB8303 		add	r3, r0, r3, lsl #2
 2232 0010 5B68     		ldr	r3, [r3, #4]
 574:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (!sl_map)
 2233              		.loc 1 574 54 view .LVU604
 2234 0012 4FF0FF30 		mov	r0, #-1
 2235              	.LVL217:
 574:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (!sl_map)
 2236              		.loc 1 574 54 view .LVU605
 2237 0016 9040     		lsls	r0, r0, r2
 2238              	.LVL218:
 575:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2239              		.loc 1 575 2 is_stmt 1 view .LVU606
 575:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2240              		.loc 1 575 5 is_stmt 0 view .LVU607
 2241 0018 1840     		ands	r0, r3, r0
 2242              	.LVL219:
 575:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2243              		.loc 1 575 5 view .LVU608
 2244 001a 10D1     		bne	.L141
ARM GAS  /tmp/ccbAv97V.s 			page 60


 2245 001c 0F46     		mov	r7, r1
 2246              	.LBB7:
 578:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (!fl_map)
 2247              		.loc 1 578 3 is_stmt 1 view .LVU609
 578:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (!fl_map)
 2248              		.loc 1 578 38 is_stmt 0 view .LVU610
 2249 001e 2A69     		ldr	r2, [r5, #16]
 2250              	.LVL220:
 578:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (!fl_map)
 2251              		.loc 1 578 64 view .LVU611
 2252 0020 0134     		adds	r4, r4, #1
 2253              	.LVL221:
 578:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (!fl_map)
 2254              		.loc 1 578 57 view .LVU612
 2255 0022 4FF0FF33 		mov	r3, #-1
 2256 0026 A340     		lsls	r3, r3, r4
 2257              	.LVL222:
 579:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2258              		.loc 1 579 3 is_stmt 1 view .LVU613
 579:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2259              		.loc 1 579 6 is_stmt 0 view .LVU614
 2260 0028 12EA0300 		ands	r0, r2, r3
 2261              	.LVL223:
 579:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2262              		.loc 1 579 6 view .LVU615
 2263 002c 12D0     		beq	.L145
 585:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		*fli = fl;
 2264              		.loc 1 585 3 is_stmt 1 view .LVU616
 585:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		*fli = fl;
 2265              		.loc 1 585 8 is_stmt 0 view .LVU617
 2266 002e FFF7FEFF 		bl	tlsf_ffs
 2267              	.LVL224:
 585:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		*fli = fl;
 2268              		.loc 1 585 8 view .LVU618
 2269 0032 0446     		mov	r4, r0
 2270              	.LVL225:
 586:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl_map = control->sl_bitmap[fl];
 2271              		.loc 1 586 3 is_stmt 1 view .LVU619
 586:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		sl_map = control->sl_bitmap[fl];
 2272              		.loc 1 586 8 is_stmt 0 view .LVU620
 2273 0034 3860     		str	r0, [r7]
 587:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2274              		.loc 1 587 3 is_stmt 1 view .LVU621
 587:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2275              		.loc 1 587 10 is_stmt 0 view .LVU622
 2276 0036 031D     		adds	r3, r0, #4
 2277 0038 05EB8303 		add	r3, r5, r3, lsl #2
 2278 003c 5868     		ldr	r0, [r3, #4]
 2279              	.LVL226:
 2280              	.L141:
 587:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2281              		.loc 1 587 10 view .LVU623
 2282              	.LBE7:
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 2283              		.loc 1 589 2 is_stmt 1 view .LVU624
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 2284              		.loc 1 589 2 view .LVU625
ARM GAS  /tmp/ccbAv97V.s 			page 61


 2285 003e 00B9     		cbnz	r0, .L143
 2286              	.L144:
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 2287              		.loc 1 589 2 discriminator 1 view .LVU626
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 2288              		.loc 1 589 2 discriminator 1 view .LVU627
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 2289              		.loc 1 589 2 discriminator 1 view .LVU628
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 2290              		.loc 1 589 2 discriminator 1 view .LVU629
 2291 0040 FEE7     		b	.L144
 2292              	.L143:
 589:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	sl = tlsf_ffs(sl_map);
 2293              		.loc 1 589 2 discriminator 2 view .LVU630
 590:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*sli = sl;
 2294              		.loc 1 590 2 discriminator 2 view .LVU631
 590:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*sli = sl;
 2295              		.loc 1 590 7 is_stmt 0 discriminator 2 view .LVU632
 2296 0042 FFF7FEFF 		bl	tlsf_ffs
 2297              	.LVL227:
 591:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2298              		.loc 1 591 2 is_stmt 1 discriminator 2 view .LVU633
 591:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2299              		.loc 1 591 7 is_stmt 0 discriminator 2 view .LVU634
 2300 0046 3060     		str	r0, [r6]
 594:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2301              		.loc 1 594 2 is_stmt 1 discriminator 2 view .LVU635
 594:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2302              		.loc 1 594 28 is_stmt 0 discriminator 2 view .LVU636
 2303 0048 00EB4413 		add	r3, r0, r4, lsl #5
 2304 004c 0C33     		adds	r3, r3, #12
 2305 004e 55F82300 		ldr	r0, [r5, r3, lsl #2]
 2306              	.LVL228:
 2307              	.L140:
 595:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2308              		.loc 1 595 1 view .LVU637
 2309 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2310              	.LVL229:
 2311              	.L145:
 2312              	.LBB8:
 582:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 2313              		.loc 1 582 11 view .LVU638
 2314 0054 0020     		movs	r0, #0
 2315              	.LVL230:
 582:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 2316              		.loc 1 582 11 view .LVU639
 2317 0056 FCE7     		b	.L140
 2318              	.LBE8:
 2319              		.cfi_endproc
 2320              	.LFE26:
 2322              		.section	.text.block_locate_free,"ax",%progbits
 2323              		.align	1
 2324              		.syntax unified
 2325              		.thumb
 2326              		.thumb_func
 2327              		.fpu softvfp
 2329              	block_locate_free:
ARM GAS  /tmp/ccbAv97V.s 			page 62


 2330              	.LVL231:
 2331              	.LFB39:
 776:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl = 0, sl = 0;
 2332              		.loc 1 776 1 is_stmt 1 view -0
 2333              		.cfi_startproc
 2334              		@ args = 0, pretend = 0, frame = 8
 2335              		@ frame_needed = 0, uses_anonymous_args = 0
 776:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl = 0, sl = 0;
 2336              		.loc 1 776 1 is_stmt 0 view .LVU641
 2337 0000 70B5     		push	{r4, r5, r6, lr}
 2338              	.LCFI28:
 2339              		.cfi_def_cfa_offset 16
 2340              		.cfi_offset 4, -16
 2341              		.cfi_offset 5, -12
 2342              		.cfi_offset 6, -8
 2343              		.cfi_offset 14, -4
 2344 0002 82B0     		sub	sp, sp, #8
 2345              	.LCFI29:
 2346              		.cfi_def_cfa_offset 24
 777:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = 0;
 2347              		.loc 1 777 2 is_stmt 1 view .LVU642
 777:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = 0;
 2348              		.loc 1 777 6 is_stmt 0 view .LVU643
 2349 0004 0023     		movs	r3, #0
 2350 0006 0193     		str	r3, [sp, #4]
 777:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = 0;
 2351              		.loc 1 777 14 view .LVU644
 2352 0008 0093     		str	r3, [sp]
 778:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2353              		.loc 1 778 2 is_stmt 1 view .LVU645
 2354              	.LVL232:
 780:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2355              		.loc 1 780 2 view .LVU646
 780:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2356              		.loc 1 780 5 is_stmt 0 view .LVU647
 2357 000a E1B1     		cbz	r1, .L151
 2358 000c 0446     		mov	r4, r0
 2359 000e 0E46     		mov	r6, r1
 782:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		
 2360              		.loc 1 782 3 is_stmt 1 view .LVU648
 2361 0010 6A46     		mov	r2, sp
 2362 0012 01A9     		add	r1, sp, #4
 2363              	.LVL233:
 782:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		
 2364              		.loc 1 782 3 is_stmt 0 view .LVU649
 2365 0014 3046     		mov	r0, r6
 2366              	.LVL234:
 782:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		
 2367              		.loc 1 782 3 view .LVU650
 2368 0016 FFF7FEFF 		bl	mapping_search
 2369              	.LVL235:
 790:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2370              		.loc 1 790 3 is_stmt 1 view .LVU651
 790:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2371              		.loc 1 790 10 is_stmt 0 view .LVU652
 2372 001a 019B     		ldr	r3, [sp, #4]
 790:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
ARM GAS  /tmp/ccbAv97V.s 			page 63


 2373              		.loc 1 790 6 view .LVU653
 2374 001c 062B     		cmp	r3, #6
 2375 001e 16DC     		bgt	.L152
 792:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 2376              		.loc 1 792 4 is_stmt 1 view .LVU654
 792:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 2377              		.loc 1 792 12 is_stmt 0 view .LVU655
 2378 0020 6A46     		mov	r2, sp
 2379 0022 01A9     		add	r1, sp, #4
 2380 0024 2046     		mov	r0, r4
 2381 0026 FFF7FEFF 		bl	search_suitable_block
 2382              	.LVL236:
 796:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2383              		.loc 1 796 2 is_stmt 1 view .LVU656
 796:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2384              		.loc 1 796 5 is_stmt 0 view .LVU657
 2385 002a 0546     		mov	r5, r0
 2386 002c 60B1     		cbz	r0, .L147
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2387              		.loc 1 798 3 is_stmt 1 view .LVU658
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2388              		.loc 1 798 3 view .LVU659
 2389 002e FFF7FEFF 		bl	block_size
 2390              	.LVL237:
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2391              		.loc 1 798 3 is_stmt 0 view .LVU660
 2392 0032 B042     		cmp	r0, r6
 2393 0034 00D2     		bcs	.L149
 2394              	.L150:
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2395              		.loc 1 798 3 is_stmt 1 discriminator 1 view .LVU661
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2396              		.loc 1 798 3 discriminator 1 view .LVU662
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2397              		.loc 1 798 3 discriminator 1 view .LVU663
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2398              		.loc 1 798 3 discriminator 1 view .LVU664
 2399 0036 FEE7     		b	.L150
 2400              	.L149:
 798:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		remove_free_block(control, block, fl, sl);
 2401              		.loc 1 798 3 discriminator 2 view .LVU665
 799:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 2402              		.loc 1 799 3 discriminator 2 view .LVU666
 2403 0038 009B     		ldr	r3, [sp]
 2404 003a 019A     		ldr	r2, [sp, #4]
 2405 003c 2946     		mov	r1, r5
 2406 003e 2046     		mov	r0, r4
 2407 0040 FFF7FEFF 		bl	remove_free_block
 2408              	.LVL238:
 2409 0044 00E0     		b	.L147
 2410              	.LVL239:
 2411              	.L151:
 778:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2412              		.loc 1 778 18 is_stmt 0 view .LVU667
 2413 0046 0025     		movs	r5, #0
 2414              	.LVL240:
 2415              	.L147:
ARM GAS  /tmp/ccbAv97V.s 			page 64


 803:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2416              		.loc 1 803 1 view .LVU668
 2417 0048 2846     		mov	r0, r5
 2418 004a 02B0     		add	sp, sp, #8
 2419              	.LCFI30:
 2420              		.cfi_remember_state
 2421              		.cfi_def_cfa_offset 16
 2422              		@ sp needed
 2423 004c 70BD     		pop	{r4, r5, r6, pc}
 2424              	.LVL241:
 2425              	.L152:
 2426              	.LCFI31:
 2427              		.cfi_restore_state
 778:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2428              		.loc 1 778 18 view .LVU669
 2429 004e 0025     		movs	r5, #0
 2430              	.LVL242:
 802:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2431              		.loc 1 802 2 is_stmt 1 view .LVU670
 802:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2432              		.loc 1 802 9 is_stmt 0 view .LVU671
 2433 0050 FAE7     		b	.L147
 2434              		.cfi_endproc
 2435              	.LFE39:
 2437              		.section	.text.lv_tlsf_check,"ax",%progbits
 2438              		.align	1
 2439              		.global	lv_tlsf_check
 2440              		.syntax unified
 2441              		.thumb
 2442              		.thumb_func
 2443              		.fpu softvfp
 2445              	lv_tlsf_check:
 2446              	.LVL243:
 2447              	.LFB43:
 867:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int i, j;
 2448              		.loc 1 867 1 is_stmt 1 view -0
 2449              		.cfi_startproc
 2450              		@ args = 0, pretend = 0, frame = 8
 2451              		@ frame_needed = 0, uses_anonymous_args = 0
 867:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int i, j;
 2452              		.loc 1 867 1 is_stmt 0 view .LVU673
 2453 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2454              	.LCFI32:
 2455              		.cfi_def_cfa_offset 24
 2456              		.cfi_offset 4, -24
 2457              		.cfi_offset 5, -20
 2458              		.cfi_offset 6, -16
 2459              		.cfi_offset 7, -12
 2460              		.cfi_offset 8, -8
 2461              		.cfi_offset 14, -4
 2462 0004 82B0     		sub	sp, sp, #8
 2463              	.LCFI33:
 2464              		.cfi_def_cfa_offset 32
 2465 0006 0546     		mov	r5, r0
 868:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2466              		.loc 1 868 2 is_stmt 1 view .LVU674
 870:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int status = 0;
ARM GAS  /tmp/ccbAv97V.s 			page 65


 2467              		.loc 1 870 2 view .LVU675
 2468              	.LVL244:
 871:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2469              		.loc 1 871 2 view .LVU676
 874:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2470              		.loc 1 874 2 view .LVU677
 874:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2471              		.loc 1 874 9 is_stmt 0 view .LVU678
 2472 0008 0026     		movs	r6, #0
 2473              	.LVL245:
 2474              	.L155:
 874:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2475              		.loc 1 874 14 is_stmt 1 discriminator 1 view .LVU679
 874:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2476              		.loc 1 874 2 is_stmt 0 discriminator 1 view .LVU680
 2477 000a 062E     		cmp	r6, #6
 2478 000c 4FDC     		bgt	.L182
 876:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2479              		.loc 1 876 10 view .LVU681
 2480 000e 0027     		movs	r7, #0
 2481              	.L179:
 2482              	.LVL246:
 876:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2483              		.loc 1 876 15 is_stmt 1 discriminator 1 view .LVU682
 876:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2484              		.loc 1 876 3 is_stmt 0 discriminator 1 view .LVU683
 2485 0010 1F2F     		cmp	r7, #31
 2486 0012 4ADC     		bgt	.L183
 2487              	.LBB9:
 878:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int sl_list = control->sl_bitmap[i];
 2488              		.loc 1 878 4 is_stmt 1 view .LVU684
 878:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int sl_list = control->sl_bitmap[i];
 2489              		.loc 1 878 30 is_stmt 0 view .LVU685
 2490 0014 2A69     		ldr	r2, [r5, #16]
 878:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int sl_list = control->sl_bitmap[i];
 2491              		.loc 1 878 48 view .LVU686
 2492 0016 0123     		movs	r3, #1
 2493 0018 03FA06FC 		lsl	ip, r3, r6
 2494              	.LVL247:
 879:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int sl_map = sl_list & (1U << j);
 2495              		.loc 1 879 4 is_stmt 1 view .LVU687
 879:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const int sl_map = sl_list & (1U << j);
 2496              		.loc 1 879 42 is_stmt 0 view .LVU688
 2497 001c 311D     		adds	r1, r6, #4
 2498 001e 05EB8101 		add	r1, r5, r1, lsl #2
 2499 0022 4868     		ldr	r0, [r1, #4]
 2500              	.LVL248:
 880:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const block_header_t* block = control->blocks[i][j];
 2501              		.loc 1 880 4 is_stmt 1 view .LVU689
 880:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const block_header_t* block = control->blocks[i][j];
 2502              		.loc 1 880 37 is_stmt 0 view .LVU690
 2503 0024 BB40     		lsls	r3, r3, r7
 880:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const block_header_t* block = control->blocks[i][j];
 2504              		.loc 1 880 31 view .LVU691
 2505 0026 0340     		ands	r3, r3, r0
 2506              	.LVL249:
 881:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
ARM GAS  /tmp/ccbAv97V.s 			page 66


 2507              		.loc 1 881 4 is_stmt 1 view .LVU692
 881:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2508              		.loc 1 881 26 is_stmt 0 view .LVU693
 2509 0028 07EB4611 		add	r1, r7, r6, lsl #5
 2510 002c 0C31     		adds	r1, r1, #12
 2511 002e 55F82140 		ldr	r4, [r5, r1, lsl #2]
 2512              	.LVL250:
 884:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 2513              		.loc 1 884 4 is_stmt 1 view .LVU694
 884:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 2514              		.loc 1 884 7 is_stmt 0 view .LVU695
 2515 0032 12EA0C0F 		tst	r2, ip
 2516 0036 00D1     		bne	.L156
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2517              		.loc 1 886 5 is_stmt 1 view .LVU696
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2518              		.loc 1 886 5 view .LVU697
 2519 0038 1BB9     		cbnz	r3, .L157
 2520              	.L156:
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2521              		.loc 1 886 60 discriminator 5 view .LVU698
 889:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 2522              		.loc 1 889 4 discriminator 5 view .LVU699
 889:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 2523              		.loc 1 889 7 is_stmt 0 discriminator 5 view .LVU700
 2524 003a 1BB9     		cbnz	r3, .L158
 891:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				continue;
 2525              		.loc 1 891 5 is_stmt 1 view .LVU701
 891:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				continue;
 2526              		.loc 1 891 5 view .LVU702
 2527 003c A542     		cmp	r5, r4
 2528 003e 32D0     		beq	.L159
 2529              	.L160:
 891:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				continue;
 2530              		.loc 1 891 5 discriminator 2 view .LVU703
 891:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				continue;
 2531              		.loc 1 891 5 discriminator 2 view .LVU704
 891:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				continue;
 2532              		.loc 1 891 5 discriminator 2 view .LVU705
 891:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				continue;
 2533              		.loc 1 891 5 discriminator 2 view .LVU706
 2534 0040 FEE7     		b	.L160
 2535              	.L157:
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2536              		.loc 1 886 5 discriminator 1 view .LVU707
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2537              		.loc 1 886 5 discriminator 1 view .LVU708
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2538              		.loc 1 886 5 discriminator 1 view .LVU709
 886:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2539              		.loc 1 886 5 discriminator 1 view .LVU710
 2540 0042 FEE7     		b	.L157
 2541              	.L158:
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2542              		.loc 1 896 4 view .LVU711
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2543              		.loc 1 896 4 view .LVU712
ARM GAS  /tmp/ccbAv97V.s 			page 67


 2544 0044 38B3     		cbz	r0, .L162
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2545              		.loc 1 896 4 discriminator 5 view .LVU713
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2546              		.loc 1 896 4 discriminator 5 view .LVU714
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2547              		.loc 1 896 64 discriminator 5 view .LVU715
 897:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2548              		.loc 1 897 4 discriminator 5 view .LVU716
 897:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2549              		.loc 1 897 4 discriminator 5 view .LVU717
 2550 0046 A542     		cmp	r5, r4
 2551 0048 26D0     		beq	.L164
 2552              	.LVL251:
 2553              	.L163:
 899:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 2554              		.loc 1 899 10 view .LVU718
 2555 004a A542     		cmp	r5, r4
 2556 004c 2BD0     		beq	.L159
 2557              	.LBB10:
 901:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_free(block) && "block should be free");
 2558              		.loc 1 901 5 view .LVU719
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2559              		.loc 1 902 5 view .LVU720
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2560              		.loc 1 902 5 view .LVU721
 2561 004e 2046     		mov	r0, r4
 2562 0050 FFF7FEFF 		bl	block_is_free
 2563              	.LVL252:
 2564 0054 08B3     		cbz	r0, .L166
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2565              		.loc 1 902 5 discriminator 9 view .LVU722
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2566              		.loc 1 902 5 discriminator 9 view .LVU723
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2567              		.loc 1 902 64 discriminator 9 view .LVU724
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2568              		.loc 1 903 5 discriminator 9 view .LVU725
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2569              		.loc 1 903 5 discriminator 9 view .LVU726
 2570 0056 2046     		mov	r0, r4
 2571 0058 FFF7FEFF 		bl	block_is_prev_free
 2572              	.LVL253:
 2573 005c F0B9     		cbnz	r0, .L168
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2574              		.loc 1 903 5 discriminator 5 view .LVU727
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2575              		.loc 1 903 5 discriminator 5 view .LVU728
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2576              		.loc 1 903 78 discriminator 5 view .LVU729
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2577              		.loc 1 904 5 discriminator 5 view .LVU730
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2578              		.loc 1 904 5 discriminator 5 view .LVU731
 2579 005e 2046     		mov	r0, r4
 2580 0060 FFF7FEFF 		bl	block_next
 2581              	.LVL254:
ARM GAS  /tmp/ccbAv97V.s 			page 68


 2582 0064 8046     		mov	r8, r0
 2583 0066 FFF7FEFF 		bl	block_is_free
 2584              	.LVL255:
 2585 006a C0B9     		cbnz	r0, .L170
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2586              		.loc 1 904 5 discriminator 5 view .LVU732
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2587              		.loc 1 904 5 discriminator 5 view .LVU733
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2588              		.loc 1 904 85 discriminator 5 view .LVU734
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2589              		.loc 1 905 5 discriminator 5 view .LVU735
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2590              		.loc 1 905 5 discriminator 5 view .LVU736
 2591 006c 4046     		mov	r0, r8
 2592 006e FFF7FEFF 		bl	block_is_prev_free
 2593              	.LVL256:
 2594 0072 A8B1     		cbz	r0, .L172
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2595              		.loc 1 905 5 discriminator 9 view .LVU737
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2596              		.loc 1 905 5 discriminator 9 view .LVU738
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2597              		.loc 1 905 81 discriminator 9 view .LVU739
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2598              		.loc 1 906 5 discriminator 9 view .LVU740
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2599              		.loc 1 906 5 discriminator 9 view .LVU741
 2600 0074 2046     		mov	r0, r4
 2601 0076 FFF7FEFF 		bl	block_size
 2602              	.LVL257:
 2603 007a 0B28     		cmp	r0, #11
 2604 007c 11D9     		bls	.L174
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2605              		.loc 1 906 5 discriminator 9 view .LVU742
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2606              		.loc 1 906 5 discriminator 9 view .LVU743
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2607              		.loc 1 906 81 discriminator 9 view .LVU744
 908:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(fli == i && sli == j && "block size indexed in wrong list");
 2608              		.loc 1 908 5 discriminator 9 view .LVU745
 2609 007e 01AA     		add	r2, sp, #4
 2610 0080 6946     		mov	r1, sp
 2611 0082 FFF7FEFF 		bl	mapping_insert
 2612              	.LVL258:
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2613              		.loc 1 909 5 discriminator 9 view .LVU746
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2614              		.loc 1 909 5 discriminator 9 view .LVU747
 2615 0086 009B     		ldr	r3, [sp]
 2616 0088 B342     		cmp	r3, r6
 2617 008a 0BD1     		bne	.L175
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2618              		.loc 1 909 5 is_stmt 0 discriminator 2 view .LVU748
 2619 008c 019B     		ldr	r3, [sp, #4]
 2620 008e BB42     		cmp	r3, r7
 2621 0090 08D1     		bne	.L175
ARM GAS  /tmp/ccbAv97V.s 			page 69


 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2622              		.loc 1 909 5 is_stmt 1 discriminator 9 view .LVU749
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2623              		.loc 1 909 5 discriminator 9 view .LVU750
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2624              		.loc 1 909 76 discriminator 9 view .LVU751
 910:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2625              		.loc 1 910 5 discriminator 9 view .LVU752
 910:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2626              		.loc 1 910 11 is_stmt 0 discriminator 9 view .LVU753
 2627 0092 A468     		ldr	r4, [r4, #8]
 2628              	.LVL259:
 910:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2629              		.loc 1 910 11 discriminator 9 view .LVU754
 2630 0094 D9E7     		b	.L163
 2631              	.LVL260:
 2632              	.L162:
 910:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 2633              		.loc 1 910 11 discriminator 9 view .LVU755
 2634              	.LBE10:
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2635              		.loc 1 896 4 is_stmt 1 discriminator 3 view .LVU756
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2636              		.loc 1 896 4 discriminator 3 view .LVU757
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2637              		.loc 1 896 4 discriminator 3 view .LVU758
 896:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_insist(block != &control->block_null && "block should not be null");
 2638              		.loc 1 896 4 discriminator 3 view .LVU759
 2639 0096 FEE7     		b	.L162
 2640              	.L164:
 897:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2641              		.loc 1 897 4 discriminator 4 view .LVU760
 897:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2642              		.loc 1 897 4 discriminator 4 view .LVU761
 897:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2643              		.loc 1 897 4 discriminator 4 view .LVU762
 897:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2644              		.loc 1 897 4 discriminator 4 view .LVU763
 2645 0098 FEE7     		b	.L164
 2646              	.LVL261:
 2647              	.L166:
 2648              	.LBB11:
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2649              		.loc 1 902 5 discriminator 5 view .LVU764
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2650              		.loc 1 902 5 discriminator 5 view .LVU765
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2651              		.loc 1 902 5 discriminator 5 view .LVU766
 902:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_prev_free(block) && "blocks should have coalesced");
 2652              		.loc 1 902 5 discriminator 5 view .LVU767
 2653 009a FEE7     		b	.L166
 2654              	.L168:
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2655              		.loc 1 903 5 discriminator 6 view .LVU768
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2656              		.loc 1 903 5 discriminator 6 view .LVU769
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
ARM GAS  /tmp/ccbAv97V.s 			page 70


 2657              		.loc 1 903 5 discriminator 6 view .LVU770
 903:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(!block_is_free(block_next(block)) && "blocks should have coalesced");
 2658              		.loc 1 903 5 discriminator 6 view .LVU771
 2659 009c FEE7     		b	.L168
 2660              	.L170:
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2661              		.loc 1 904 5 discriminator 7 view .LVU772
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2662              		.loc 1 904 5 discriminator 7 view .LVU773
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2663              		.loc 1 904 5 discriminator 7 view .LVU774
 904:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_is_prev_free(block_next(block)) && "block should be free");
 2664              		.loc 1 904 5 discriminator 7 view .LVU775
 2665 009e FEE7     		b	.L170
 2666              	.L172:
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2667              		.loc 1 905 5 discriminator 8 view .LVU776
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2668              		.loc 1 905 5 discriminator 8 view .LVU777
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2669              		.loc 1 905 5 discriminator 8 view .LVU778
 905:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_insist(block_size(block) >= block_size_min && "block not minimum size");
 2670              		.loc 1 905 5 discriminator 8 view .LVU779
 2671 00a0 FEE7     		b	.L172
 2672              	.L174:
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2673              		.loc 1 906 5 discriminator 9 view .LVU780
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2674              		.loc 1 906 5 discriminator 9 view .LVU781
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2675              		.loc 1 906 5 discriminator 9 view .LVU782
 906:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2676              		.loc 1 906 5 discriminator 9 view .LVU783
 2677 00a2 FEE7     		b	.L174
 2678              	.L175:
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2679              		.loc 1 909 5 discriminator 10 view .LVU784
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2680              		.loc 1 909 5 discriminator 10 view .LVU785
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2681              		.loc 1 909 5 discriminator 10 view .LVU786
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2682              		.loc 1 909 5 discriminator 10 view .LVU787
 2683 00a4 FEE7     		b	.L175
 2684              	.L159:
 909:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block = block->next_free;
 2685              		.loc 1 909 5 is_stmt 0 discriminator 10 view .LVU788
 2686              	.LBE11:
 2687              	.LBE9:
 876:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2688              		.loc 1 876 35 is_stmt 1 discriminator 2 view .LVU789
 2689 00a6 0137     		adds	r7, r7, #1
 2690              	.LVL262:
 876:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 2691              		.loc 1 876 35 is_stmt 0 discriminator 2 view .LVU790
 2692 00a8 B2E7     		b	.L179
 2693              	.LVL263:
ARM GAS  /tmp/ccbAv97V.s 			page 71


 2694              	.L183:
 874:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2695              		.loc 1 874 34 is_stmt 1 discriminator 2 view .LVU791
 2696 00aa 0136     		adds	r6, r6, #1
 2697              	.LVL264:
 874:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2698              		.loc 1 874 34 is_stmt 0 discriminator 2 view .LVU792
 2699 00ac ADE7     		b	.L155
 2700              	.LVL265:
 2701              	.L182:
 915:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2702              		.loc 1 915 2 is_stmt 1 view .LVU793
 916:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2703              		.loc 1 916 1 is_stmt 0 view .LVU794
 2704 00ae 0020     		movs	r0, #0
 2705 00b0 02B0     		add	sp, sp, #8
 2706              	.LCFI34:
 2707              		.cfi_def_cfa_offset 24
 2708              		@ sp needed
 2709 00b2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 916:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 2710              		.loc 1 916 1 view .LVU795
 2711              		.cfi_endproc
 2712              	.LFE43:
 2714              		.section	.text.lv_tlsf_walk_pool,"ax",%progbits
 2715              		.align	1
 2716              		.global	lv_tlsf_walk_pool
 2717              		.syntax unified
 2718              		.thumb
 2719              		.thumb_func
 2720              		.fpu softvfp
 2722              	lv_tlsf_walk_pool:
 2723              	.LVL266:
 2724              	.LFB45:
 925:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 926:Middlewares/lvgl/src/misc/lv_tlsf.c **** void lv_tlsf_walk_pool(lv_pool_t pool, lv_tlsf_walker walker, void* user)
 927:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 2725              		.loc 1 927 1 is_stmt 1 view -0
 2726              		.cfi_startproc
 2727              		@ args = 0, pretend = 0, frame = 0
 2728              		@ frame_needed = 0, uses_anonymous_args = 0
 2729              		.loc 1 927 1 is_stmt 0 view .LVU797
 2730 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2731              	.LCFI35:
 2732              		.cfi_def_cfa_offset 24
 2733              		.cfi_offset 4, -24
 2734              		.cfi_offset 5, -20
 2735              		.cfi_offset 6, -16
 2736              		.cfi_offset 7, -12
 2737              		.cfi_offset 8, -8
 2738              		.cfi_offset 14, -4
 2739 0004 1746     		mov	r7, r2
 928:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	lv_tlsf_walker pool_walker = walker ? walker : default_walker;
 2740              		.loc 1 928 2 is_stmt 1 view .LVU798
 2741              		.loc 1 928 47 is_stmt 0 view .LVU799
 2742 0006 8846     		mov	r8, r1
 2743 0008 29B1     		cbz	r1, .L191
ARM GAS  /tmp/ccbAv97V.s 			page 72


 2744              	.L185:
 2745              	.LVL267:
 929:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block =
 2746              		.loc 1 929 2 is_stmt 1 discriminator 4 view .LVU800
 930:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		offset_to_block(pool, -(int)block_header_overhead);
 2747              		.loc 1 930 3 is_stmt 0 discriminator 4 view .LVU801
 2748 000a 6FF00301 		mvn	r1, #3
 2749              	.LVL268:
 2750              		.loc 1 930 3 discriminator 4 view .LVU802
 2751 000e FFF7FEFF 		bl	offset_to_block
 2752              	.LVL269:
 2753              		.loc 1 930 3 discriminator 4 view .LVU803
 2754 0012 0446     		mov	r4, r0
 2755              	.LVL270:
 931:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 932:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	while (block && !block_is_last(block))
 2756              		.loc 1 932 2 is_stmt 1 discriminator 4 view .LVU804
 2757              		.loc 1 932 8 is_stmt 0 discriminator 4 view .LVU805
 2758 0014 18E0     		b	.L186
 2759              	.LVL271:
 2760              	.L191:
 928:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block =
 2761              		.loc 1 928 47 view .LVU806
 2762 0016 DFF84080 		ldr	r8, .L192
 2763 001a F6E7     		b	.L185
 2764              	.LVL272:
 2765              	.L188:
 933:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 934:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		pool_walker(
 2766              		.loc 1 934 3 is_stmt 1 view .LVU807
 2767 001c 2046     		mov	r0, r4
 2768 001e FFF7FEFF 		bl	block_to_ptr
 2769              	.LVL273:
 2770 0022 0546     		mov	r5, r0
 2771 0024 2046     		mov	r0, r4
 2772 0026 FFF7FEFF 		bl	block_size
 2773              	.LVL274:
 2774 002a 0646     		mov	r6, r0
 935:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			block_to_ptr(block),
 936:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			block_size(block),
 937:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			!block_is_free(block),
 2775              		.loc 1 937 5 is_stmt 0 view .LVU808
 2776 002c 2046     		mov	r0, r4
 2777 002e FFF7FEFF 		bl	block_is_free
 2778              	.LVL275:
 934:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			block_to_ptr(block),
 2779              		.loc 1 934 3 view .LVU809
 2780 0032 3B46     		mov	r3, r7
 2781 0034 B0FA80F2 		clz	r2, r0
 2782 0038 5209     		lsrs	r2, r2, #5
 2783 003a 3146     		mov	r1, r6
 2784 003c 2846     		mov	r0, r5
 2785 003e C047     		blx	r8
 2786              	.LVL276:
 938:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			user);
 939:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block = block_next(block);
 2787              		.loc 1 939 3 is_stmt 1 view .LVU810
ARM GAS  /tmp/ccbAv97V.s 			page 73


 2788              		.loc 1 939 11 is_stmt 0 view .LVU811
 2789 0040 2046     		mov	r0, r4
 2790 0042 FFF7FEFF 		bl	block_next
 2791              	.LVL277:
 2792 0046 0446     		mov	r4, r0
 2793              	.LVL278:
 2794              	.L186:
 932:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2795              		.loc 1 932 8 is_stmt 1 view .LVU812
 2796 0048 24B1     		cbz	r4, .L184
 932:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2797              		.loc 1 932 19 is_stmt 0 discriminator 1 view .LVU813
 2798 004a 2046     		mov	r0, r4
 932:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2799              		.loc 1 932 19 discriminator 1 view .LVU814
 2800 004c FFF7FEFF 		bl	block_is_last
 2801              	.LVL279:
 932:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 2802              		.loc 1 932 15 discriminator 1 view .LVU815
 2803 0050 0028     		cmp	r0, #0
 2804 0052 E3D0     		beq	.L188
 2805              	.L184:
 940:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 941:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2806              		.loc 1 941 1 view .LVU816
 2807 0054 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2808              	.LVL280:
 2809              	.L193:
 2810              		.loc 1 941 1 view .LVU817
 2811              		.align	2
 2812              	.L192:
 2813 0058 00000000 		.word	default_walker
 2814              		.cfi_endproc
 2815              	.LFE45:
 2817              		.section	.text.lv_tlsf_block_size,"ax",%progbits
 2818              		.align	1
 2819              		.global	lv_tlsf_block_size
 2820              		.syntax unified
 2821              		.thumb
 2822              		.thumb_func
 2823              		.fpu softvfp
 2825              	lv_tlsf_block_size:
 2826              	.LVL281:
 2827              	.LFB46:
 942:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 943:Middlewares/lvgl/src/misc/lv_tlsf.c **** size_t lv_tlsf_block_size(void* ptr)
 944:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 2828              		.loc 1 944 1 is_stmt 1 view -0
 2829              		.cfi_startproc
 2830              		@ args = 0, pretend = 0, frame = 0
 2831              		@ frame_needed = 0, uses_anonymous_args = 0
 945:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	size_t size = 0;
 2832              		.loc 1 945 2 view .LVU819
 946:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (ptr)
 2833              		.loc 1 946 2 view .LVU820
 2834              		.loc 1 946 5 is_stmt 0 view .LVU821
 2835 0000 28B1     		cbz	r0, .L196
ARM GAS  /tmp/ccbAv97V.s 			page 74


 944:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	size_t size = 0;
 2836              		.loc 1 944 1 view .LVU822
 2837 0002 08B5     		push	{r3, lr}
 2838              	.LCFI36:
 2839              		.cfi_def_cfa_offset 8
 2840              		.cfi_offset 3, -8
 2841              		.cfi_offset 14, -4
 2842              	.LBB12:
 947:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
 948:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		const block_header_t* block = block_from_ptr(ptr);
 2843              		.loc 1 948 3 is_stmt 1 view .LVU823
 2844              		.loc 1 948 33 is_stmt 0 view .LVU824
 2845 0004 FFF7FEFF 		bl	block_from_ptr
 2846              	.LVL282:
 949:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size = block_size(block);
 2847              		.loc 1 949 3 is_stmt 1 view .LVU825
 2848              		.loc 1 949 10 is_stmt 0 view .LVU826
 2849 0008 FFF7FEFF 		bl	block_size
 2850              	.LVL283:
 2851              		.loc 1 949 10 view .LVU827
 2852              	.LBE12:
 950:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 951:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return size;
 952:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2853              		.loc 1 952 1 view .LVU828
 2854 000c 08BD     		pop	{r3, pc}
 2855              	.LVL284:
 2856              	.L196:
 2857              	.LCFI37:
 2858              		.cfi_def_cfa_offset 0
 2859              		.cfi_restore 3
 2860              		.cfi_restore 14
 945:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (ptr)
 2861              		.loc 1 945 9 view .LVU829
 2862 000e 0020     		movs	r0, #0
 2863              	.LVL285:
 951:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2864              		.loc 1 951 2 is_stmt 1 view .LVU830
 2865              		.loc 1 952 1 is_stmt 0 view .LVU831
 2866 0010 7047     		bx	lr
 2867              		.cfi_endproc
 2868              	.LFE46:
 2870              		.section	.text.lv_tlsf_check_pool,"ax",%progbits
 2871              		.align	1
 2872              		.global	lv_tlsf_check_pool
 2873              		.syntax unified
 2874              		.thumb
 2875              		.thumb_func
 2876              		.fpu softvfp
 2878              	lv_tlsf_check_pool:
 2879              	.LVL286:
 2880              	.LFB47:
 953:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 954:Middlewares/lvgl/src/misc/lv_tlsf.c **** int lv_tlsf_check_pool(lv_pool_t pool)
 955:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 2881              		.loc 1 955 1 is_stmt 1 view -0
 2882              		.cfi_startproc
ARM GAS  /tmp/ccbAv97V.s 			page 75


 2883              		@ args = 0, pretend = 0, frame = 8
 2884              		@ frame_needed = 0, uses_anonymous_args = 0
 2885              		.loc 1 955 1 is_stmt 0 view .LVU833
 2886 0000 00B5     		push	{lr}
 2887              	.LCFI38:
 2888              		.cfi_def_cfa_offset 4
 2889              		.cfi_offset 14, -4
 2890 0002 83B0     		sub	sp, sp, #12
 2891              	.LCFI39:
 2892              		.cfi_def_cfa_offset 16
 956:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Check that the blocks are physically correct. */
 957:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	integrity_t integ = { 0, 0 };
 2893              		.loc 1 957 2 is_stmt 1 view .LVU834
 2894              		.loc 1 957 14 is_stmt 0 view .LVU835
 2895 0004 0023     		movs	r3, #0
 2896 0006 0093     		str	r3, [sp]
 2897 0008 0193     		str	r3, [sp, #4]
 958:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	lv_tlsf_walk_pool(pool, integrity_walker, &integ);
 2898              		.loc 1 958 2 is_stmt 1 view .LVU836
 2899 000a 6A46     		mov	r2, sp
 2900 000c 0349     		ldr	r1, .L203
 2901 000e FFF7FEFF 		bl	lv_tlsf_walk_pool
 2902              	.LVL287:
 959:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 960:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return integ.status;
 2903              		.loc 1 960 2 view .LVU837
 961:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2904              		.loc 1 961 1 is_stmt 0 view .LVU838
 2905 0012 0198     		ldr	r0, [sp, #4]
 2906 0014 03B0     		add	sp, sp, #12
 2907              	.LCFI40:
 2908              		.cfi_def_cfa_offset 4
 2909              		@ sp needed
 2910 0016 5DF804FB 		ldr	pc, [sp], #4
 2911              	.L204:
 2912 001a 00BF     		.align	2
 2913              	.L203:
 2914 001c 00000000 		.word	integrity_walker
 2915              		.cfi_endproc
 2916              	.LFE47:
 2918              		.section	.text.lv_tlsf_size,"ax",%progbits
 2919              		.align	1
 2920              		.global	lv_tlsf_size
 2921              		.syntax unified
 2922              		.thumb
 2923              		.thumb_func
 2924              		.fpu softvfp
 2926              	lv_tlsf_size:
 2927              	.LFB48:
 962:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 963:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 964:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Size of the TLSF structures in a given memory block passed to
 965:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** lv_tlsf_create, equal to the size of a control_t
 966:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 967:Middlewares/lvgl/src/misc/lv_tlsf.c **** size_t lv_tlsf_size(void)
 968:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 2928              		.loc 1 968 1 is_stmt 1 view -0
ARM GAS  /tmp/ccbAv97V.s 			page 76


 2929              		.cfi_startproc
 2930              		@ args = 0, pretend = 0, frame = 0
 2931              		@ frame_needed = 0, uses_anonymous_args = 0
 2932              		@ link register save eliminated.
 969:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return sizeof(control_t);
 2933              		.loc 1 969 2 view .LVU840
 970:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2934              		.loc 1 970 1 is_stmt 0 view .LVU841
 2935 0000 4FF46C70 		mov	r0, #944
 2936 0004 7047     		bx	lr
 2937              		.cfi_endproc
 2938              	.LFE48:
 2940              		.section	.text.lv_tlsf_align_size,"ax",%progbits
 2941              		.align	1
 2942              		.global	lv_tlsf_align_size
 2943              		.syntax unified
 2944              		.thumb
 2945              		.thumb_func
 2946              		.fpu softvfp
 2948              	lv_tlsf_align_size:
 2949              	.LFB49:
 971:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 972:Middlewares/lvgl/src/misc/lv_tlsf.c **** size_t lv_tlsf_align_size(void)
 973:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 2950              		.loc 1 973 1 is_stmt 1 view -0
 2951              		.cfi_startproc
 2952              		@ args = 0, pretend = 0, frame = 0
 2953              		@ frame_needed = 0, uses_anonymous_args = 0
 2954              		@ link register save eliminated.
 974:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return ALIGN_SIZE;
 2955              		.loc 1 974 2 view .LVU843
 975:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 2956              		.loc 1 975 1 is_stmt 0 view .LVU844
 2957 0000 0420     		movs	r0, #4
 2958 0002 7047     		bx	lr
 2959              		.cfi_endproc
 2960              	.LFE49:
 2962              		.section	.text.lv_tlsf_block_size_min,"ax",%progbits
 2963              		.align	1
 2964              		.global	lv_tlsf_block_size_min
 2965              		.syntax unified
 2966              		.thumb
 2967              		.thumb_func
 2968              		.fpu softvfp
 2970              	lv_tlsf_block_size_min:
 2971              	.LFB50:
 976:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 977:Middlewares/lvgl/src/misc/lv_tlsf.c **** size_t lv_tlsf_block_size_min(void)
 978:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 2972              		.loc 1 978 1 is_stmt 1 view -0
 2973              		.cfi_startproc
 2974              		@ args = 0, pretend = 0, frame = 0
 2975              		@ frame_needed = 0, uses_anonymous_args = 0
 2976              		@ link register save eliminated.
 979:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block_size_min;
 2977              		.loc 1 979 2 view .LVU846
 980:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
ARM GAS  /tmp/ccbAv97V.s 			page 77


 2978              		.loc 1 980 1 is_stmt 0 view .LVU847
 2979 0000 0C20     		movs	r0, #12
 2980 0002 7047     		bx	lr
 2981              		.cfi_endproc
 2982              	.LFE50:
 2984              		.section	.text.lv_tlsf_block_size_max,"ax",%progbits
 2985              		.align	1
 2986              		.global	lv_tlsf_block_size_max
 2987              		.syntax unified
 2988              		.thumb
 2989              		.thumb_func
 2990              		.fpu softvfp
 2992              	lv_tlsf_block_size_max:
 2993              	.LFB51:
 981:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 982:Middlewares/lvgl/src/misc/lv_tlsf.c **** size_t lv_tlsf_block_size_max(void)
 983:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 2994              		.loc 1 983 1 is_stmt 1 view -0
 2995              		.cfi_startproc
 2996              		@ args = 0, pretend = 0, frame = 0
 2997              		@ frame_needed = 0, uses_anonymous_args = 0
 2998              		@ link register save eliminated.
 984:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block_size_max;
 2999              		.loc 1 984 2 view .LVU849
 985:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3000              		.loc 1 985 1 is_stmt 0 view .LVU850
 3001 0000 4FF40050 		mov	r0, #8192
 3002 0004 7047     		bx	lr
 3003              		.cfi_endproc
 3004              	.LFE51:
 3006              		.section	.text.lv_tlsf_pool_overhead,"ax",%progbits
 3007              		.align	1
 3008              		.global	lv_tlsf_pool_overhead
 3009              		.syntax unified
 3010              		.thumb
 3011              		.thumb_func
 3012              		.fpu softvfp
 3014              	lv_tlsf_pool_overhead:
 3015              	.LFB52:
 986:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 987:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
 988:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** Overhead of the TLSF structures in a given memory block passed to
 989:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** lv_tlsf_add_pool, equal to the overhead of a free block and the
 990:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** sentinel block.
 991:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
 992:Middlewares/lvgl/src/misc/lv_tlsf.c **** size_t lv_tlsf_pool_overhead(void)
 993:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3016              		.loc 1 993 1 is_stmt 1 view -0
 3017              		.cfi_startproc
 3018              		@ args = 0, pretend = 0, frame = 0
 3019              		@ frame_needed = 0, uses_anonymous_args = 0
 3020              		@ link register save eliminated.
 994:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return 2 * block_header_overhead;
 3021              		.loc 1 994 2 view .LVU852
 995:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3022              		.loc 1 995 1 is_stmt 0 view .LVU853
 3023 0000 0820     		movs	r0, #8
ARM GAS  /tmp/ccbAv97V.s 			page 78


 3024 0002 7047     		bx	lr
 3025              		.cfi_endproc
 3026              	.LFE52:
 3028              		.section	.text.lv_tlsf_alloc_overhead,"ax",%progbits
 3029              		.align	1
 3030              		.global	lv_tlsf_alloc_overhead
 3031              		.syntax unified
 3032              		.thumb
 3033              		.thumb_func
 3034              		.fpu softvfp
 3036              	lv_tlsf_alloc_overhead:
 3037              	.LFB53:
 996:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 997:Middlewares/lvgl/src/misc/lv_tlsf.c **** size_t lv_tlsf_alloc_overhead(void)
 998:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3038              		.loc 1 998 1 is_stmt 1 view -0
 3039              		.cfi_startproc
 3040              		@ args = 0, pretend = 0, frame = 0
 3041              		@ frame_needed = 0, uses_anonymous_args = 0
 3042              		@ link register save eliminated.
 999:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block_header_overhead;
 3043              		.loc 1 999 2 view .LVU855
1000:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3044              		.loc 1 1000 1 is_stmt 0 view .LVU856
 3045 0000 0420     		movs	r0, #4
 3046 0002 7047     		bx	lr
 3047              		.cfi_endproc
 3048              	.LFE53:
 3050              		.section	.text.lv_tlsf_add_pool,"ax",%progbits
 3051              		.align	1
 3052              		.global	lv_tlsf_add_pool
 3053              		.syntax unified
 3054              		.thumb
 3055              		.thumb_func
 3056              		.fpu softvfp
 3058              	lv_tlsf_add_pool:
 3059              	.LVL288:
 3060              	.LFB54:
1001:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1002:Middlewares/lvgl/src/misc/lv_tlsf.c **** lv_pool_t lv_tlsf_add_pool(lv_tlsf_t tlsf, void* mem, size_t bytes)
1003:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3061              		.loc 1 1003 1 is_stmt 1 view -0
 3062              		.cfi_startproc
 3063              		@ args = 0, pretend = 0, frame = 0
 3064              		@ frame_needed = 0, uses_anonymous_args = 0
 3065              		.loc 1 1003 1 is_stmt 0 view .LVU858
 3066 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3067              	.LCFI41:
 3068              		.cfi_def_cfa_offset 24
 3069              		.cfi_offset 3, -24
 3070              		.cfi_offset 4, -20
 3071              		.cfi_offset 5, -16
 3072              		.cfi_offset 6, -12
 3073              		.cfi_offset 7, -8
 3074              		.cfi_offset 14, -4
 3075 0002 0746     		mov	r7, r0
 3076 0004 0C46     		mov	r4, r1
ARM GAS  /tmp/ccbAv97V.s 			page 79


 3077 0006 1546     		mov	r5, r2
1004:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block;
 3078              		.loc 1 1004 2 is_stmt 1 view .LVU859
1005:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* next;
 3079              		.loc 1 1005 2 view .LVU860
1006:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1007:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t pool_overhead = lv_tlsf_pool_overhead();
 3080              		.loc 1 1007 2 view .LVU861
 3081              		.loc 1 1007 31 is_stmt 0 view .LVU862
 3082 0008 FFF7FEFF 		bl	lv_tlsf_pool_overhead
 3083              	.LVL289:
1008:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t pool_bytes = align_down(bytes - pool_overhead, ALIGN_SIZE);
 3084              		.loc 1 1008 2 is_stmt 1 view .LVU863
 3085              		.loc 1 1008 28 is_stmt 0 view .LVU864
 3086 000c 0421     		movs	r1, #4
 3087 000e 281A     		subs	r0, r5, r0
 3088              	.LVL290:
 3089              		.loc 1 1008 28 view .LVU865
 3090 0010 FFF7FEFF 		bl	align_down
 3091              	.LVL291:
1009:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1010:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (((ptrdiff_t)mem % ALIGN_SIZE) != 0)
 3092              		.loc 1 1010 2 is_stmt 1 view .LVU866
 3093              		.loc 1 1010 5 is_stmt 0 view .LVU867
 3094 0014 14F0030F 		tst	r4, #3
 3095 0018 28D1     		bne	.L213
 3096 001a 0546     		mov	r5, r0
 3097              	.LVL292:
1011:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1012:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		printf("lv_tlsf_add_pool: Memory must be aligned by %u bytes.\n",
1013:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			(unsigned int)ALIGN_SIZE);
1014:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		return 0;
1015:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1016:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1017:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (pool_bytes < block_size_min || pool_bytes > block_size_max)
 3098              		.loc 1 1017 2 is_stmt 1 view .LVU868
 3099              		.loc 1 1017 34 is_stmt 0 view .LVU869
 3100 001c A0F10C02 		sub	r2, r0, #12
 3101              		.loc 1 1017 5 view .LVU870
 3102 0020 41F6F473 		movw	r3, #8180
 3103 0024 9A42     		cmp	r2, r3
 3104 0026 23D8     		bhi	.L214
1018:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1019:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (TLSF_64BIT)
1020:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		printf("lv_tlsf_add_pool: Memory size must be between 0x%x and 0x%x00 bytes.\n", 
1021:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			(unsigned int)(pool_overhead + block_size_min),
1022:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			(unsigned int)((pool_overhead + block_size_max) / 256));
1023:Middlewares/lvgl/src/misc/lv_tlsf.c **** #else
1024:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		printf("lv_tlsf_add_pool: Memory size must be between %u and %u bytes.\n", 
1025:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			(unsigned int)(pool_overhead + block_size_min),
1026:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			(unsigned int)(pool_overhead + block_size_max));
1027:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
1028:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		return 0;
1029:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1030:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1031:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/*
1032:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** Create the main free block. Offset the start of the block slightly
ARM GAS  /tmp/ccbAv97V.s 			page 80


1033:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** so that the prev_phys_block field falls outside of the pool -
1034:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** it will never be used.
1035:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
1036:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block = offset_to_block(mem, -(tlsfptr_t)block_header_overhead);
 3105              		.loc 1 1036 2 is_stmt 1 view .LVU871
 3106              		.loc 1 1036 10 is_stmt 0 view .LVU872
 3107 0028 6FF00301 		mvn	r1, #3
 3108 002c 2046     		mov	r0, r4
 3109              	.LVL293:
 3110              		.loc 1 1036 10 view .LVU873
 3111 002e FFF7FEFF 		bl	offset_to_block
 3112              	.LVL294:
 3113 0032 0646     		mov	r6, r0
 3114              	.LVL295:
1037:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_size(block, pool_bytes);
 3115              		.loc 1 1037 2 is_stmt 1 view .LVU874
 3116 0034 2946     		mov	r1, r5
 3117 0036 FFF7FEFF 		bl	block_set_size
 3118              	.LVL296:
1038:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_free(block);
 3119              		.loc 1 1038 2 view .LVU875
 3120 003a 3046     		mov	r0, r6
 3121 003c FFF7FEFF 		bl	block_set_free
 3122              	.LVL297:
1039:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_prev_used(block);
 3123              		.loc 1 1039 2 view .LVU876
 3124 0040 3046     		mov	r0, r6
 3125 0042 FFF7FEFF 		bl	block_set_prev_used
 3126              	.LVL298:
1040:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_insert(tlsf_cast(control_t*, tlsf), block);
 3127              		.loc 1 1040 2 view .LVU877
 3128 0046 3146     		mov	r1, r6
 3129 0048 3846     		mov	r0, r7
 3130 004a FFF7FEFF 		bl	block_insert
 3131              	.LVL299:
1041:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1042:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Split the block to create a zero-size sentinel block. */
1043:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	next = block_link_next(block);
 3132              		.loc 1 1043 2 view .LVU878
 3133              		.loc 1 1043 9 is_stmt 0 view .LVU879
 3134 004e 3046     		mov	r0, r6
 3135 0050 FFF7FEFF 		bl	block_link_next
 3136              	.LVL300:
 3137 0054 0546     		mov	r5, r0
 3138              	.LVL301:
1044:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_size(next, 0);
 3139              		.loc 1 1044 2 is_stmt 1 view .LVU880
 3140 0056 0021     		movs	r1, #0
 3141 0058 FFF7FEFF 		bl	block_set_size
 3142              	.LVL302:
1045:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_used(next);
 3143              		.loc 1 1045 2 view .LVU881
 3144 005c 2846     		mov	r0, r5
 3145 005e FFF7FEFF 		bl	block_set_used
 3146              	.LVL303:
1046:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_set_prev_free(next);
 3147              		.loc 1 1046 2 view .LVU882
ARM GAS  /tmp/ccbAv97V.s 			page 81


 3148 0062 2846     		mov	r0, r5
 3149 0064 FFF7FEFF 		bl	block_set_prev_free
 3150              	.LVL304:
1047:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1048:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return mem;
 3151              		.loc 1 1048 2 view .LVU883
 3152              		.loc 1 1048 9 is_stmt 0 view .LVU884
 3153 0068 2046     		mov	r0, r4
 3154              	.LVL305:
 3155              	.L211:
1049:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3156              		.loc 1 1049 1 view .LVU885
 3157 006a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3158              	.LVL306:
 3159              	.L213:
1014:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3160              		.loc 1 1014 10 view .LVU886
 3161 006c 0020     		movs	r0, #0
 3162              	.LVL307:
1014:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3163              		.loc 1 1014 10 view .LVU887
 3164 006e FCE7     		b	.L211
 3165              	.LVL308:
 3166              	.L214:
1028:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3167              		.loc 1 1028 10 view .LVU888
 3168 0070 0020     		movs	r0, #0
 3169              	.LVL309:
1028:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3170              		.loc 1 1028 10 view .LVU889
 3171 0072 FAE7     		b	.L211
 3172              		.cfi_endproc
 3173              	.LFE54:
 3175              		.section	.text.lv_tlsf_remove_pool,"ax",%progbits
 3176              		.align	1
 3177              		.global	lv_tlsf_remove_pool
 3178              		.syntax unified
 3179              		.thumb
 3180              		.thumb_func
 3181              		.fpu softvfp
 3183              	lv_tlsf_remove_pool:
 3184              	.LVL310:
 3185              	.LFB55:
1050:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1051:Middlewares/lvgl/src/misc/lv_tlsf.c **** void lv_tlsf_remove_pool(lv_tlsf_t tlsf, lv_pool_t pool)
1052:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3186              		.loc 1 1052 1 is_stmt 1 view -0
 3187              		.cfi_startproc
 3188              		@ args = 0, pretend = 0, frame = 8
 3189              		@ frame_needed = 0, uses_anonymous_args = 0
 3190              		.loc 1 1052 1 is_stmt 0 view .LVU891
 3191 0000 70B5     		push	{r4, r5, r6, lr}
 3192              	.LCFI42:
 3193              		.cfi_def_cfa_offset 16
 3194              		.cfi_offset 4, -16
 3195              		.cfi_offset 5, -12
 3196              		.cfi_offset 6, -8
ARM GAS  /tmp/ccbAv97V.s 			page 82


 3197              		.cfi_offset 14, -4
 3198 0002 82B0     		sub	sp, sp, #8
 3199              	.LCFI43:
 3200              		.cfi_def_cfa_offset 24
 3201 0004 0546     		mov	r5, r0
 3202 0006 0846     		mov	r0, r1
 3203              	.LVL311:
1053:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control_t* control = tlsf_cast(control_t*, tlsf);
 3204              		.loc 1 1053 2 is_stmt 1 view .LVU892
1054:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = offset_to_block(pool, -(int)block_header_overhead);
 3205              		.loc 1 1054 2 view .LVU893
 3206              		.loc 1 1054 26 is_stmt 0 view .LVU894
 3207 0008 6FF00301 		mvn	r1, #3
 3208              	.LVL312:
 3209              		.loc 1 1054 26 view .LVU895
 3210 000c FFF7FEFF 		bl	offset_to_block
 3211              	.LVL313:
 3212              		.loc 1 1054 26 view .LVU896
 3213 0010 0446     		mov	r4, r0
 3214              	.LVL314:
1055:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1056:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int fl = 0, sl = 0;
 3215              		.loc 1 1056 2 is_stmt 1 view .LVU897
 3216              		.loc 1 1056 6 is_stmt 0 view .LVU898
 3217 0012 0023     		movs	r3, #0
 3218 0014 0193     		str	r3, [sp, #4]
 3219              		.loc 1 1056 14 view .LVU899
 3220 0016 0093     		str	r3, [sp]
1057:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1058:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_is_free(block) && "block should be free");
 3221              		.loc 1 1058 2 is_stmt 1 view .LVU900
 3222              		.loc 1 1058 2 view .LVU901
 3223 0018 FFF7FEFF 		bl	block_is_free
 3224              	.LVL315:
 3225              		.loc 1 1058 2 is_stmt 0 view .LVU902
 3226 001c 00B9     		cbnz	r0, .L217
 3227              	.L218:
 3228              		.loc 1 1058 2 is_stmt 1 discriminator 1 view .LVU903
 3229              		.loc 1 1058 2 discriminator 1 view .LVU904
 3230              		.loc 1 1058 2 discriminator 1 view .LVU905
 3231              		.loc 1 1058 2 discriminator 1 view .LVU906
 3232 001e FEE7     		b	.L218
 3233              	.L217:
 3234              		.loc 1 1058 2 discriminator 4 view .LVU907
1059:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(!block_is_free(block_next(block)) && "next block should not be free");
 3235              		.loc 1 1059 2 discriminator 4 view .LVU908
 3236              		.loc 1 1059 2 discriminator 4 view .LVU909
 3237 0020 2046     		mov	r0, r4
 3238 0022 FFF7FEFF 		bl	block_next
 3239              	.LVL316:
 3240 0026 0646     		mov	r6, r0
 3241 0028 FFF7FEFF 		bl	block_is_free
 3242              	.LVL317:
 3243 002c 00B1     		cbz	r0, .L219
 3244              	.L220:
 3245              		.loc 1 1059 2 discriminator 2 view .LVU910
 3246              		.loc 1 1059 2 discriminator 2 view .LVU911
ARM GAS  /tmp/ccbAv97V.s 			page 83


 3247              		.loc 1 1059 2 discriminator 2 view .LVU912
 3248              		.loc 1 1059 2 discriminator 2 view .LVU913
 3249 002e FEE7     		b	.L220
 3250              	.L219:
 3251              		.loc 1 1059 2 discriminator 2 view .LVU914
1060:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(block_size(block_next(block)) == 0 && "next block size should be zero");
 3252              		.loc 1 1060 2 discriminator 2 view .LVU915
 3253              		.loc 1 1060 2 discriminator 2 view .LVU916
 3254 0030 3046     		mov	r0, r6
 3255 0032 FFF7FEFF 		bl	block_size
 3256              	.LVL318:
 3257 0036 00B1     		cbz	r0, .L221
 3258              	.L222:
 3259              		.loc 1 1060 2 discriminator 3 view .LVU917
 3260              		.loc 1 1060 2 discriminator 3 view .LVU918
 3261              		.loc 1 1060 2 discriminator 3 view .LVU919
 3262              		.loc 1 1060 2 discriminator 3 view .LVU920
 3263 0038 FEE7     		b	.L222
 3264              	.L221:
 3265              		.loc 1 1060 2 discriminator 2 view .LVU921
1061:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1062:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	mapping_insert(block_size(block), &fl, &sl);
 3266              		.loc 1 1062 2 discriminator 2 view .LVU922
 3267 003a 2046     		mov	r0, r4
 3268 003c FFF7FEFF 		bl	block_size
 3269              	.LVL319:
 3270 0040 6A46     		mov	r2, sp
 3271 0042 01A9     		add	r1, sp, #4
 3272 0044 FFF7FEFF 		bl	mapping_insert
 3273              	.LVL320:
1063:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	remove_free_block(control, block, fl, sl);
 3274              		.loc 1 1063 2 discriminator 2 view .LVU923
 3275 0048 009B     		ldr	r3, [sp]
 3276 004a 019A     		ldr	r2, [sp, #4]
 3277 004c 2146     		mov	r1, r4
 3278 004e 2846     		mov	r0, r5
 3279 0050 FFF7FEFF 		bl	remove_free_block
 3280              	.LVL321:
1064:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3281              		.loc 1 1064 1 is_stmt 0 discriminator 2 view .LVU924
 3282 0054 02B0     		add	sp, sp, #8
 3283              	.LCFI44:
 3284              		.cfi_def_cfa_offset 16
 3285              		@ sp needed
 3286 0056 70BD     		pop	{r4, r5, r6, pc}
 3287              		.loc 1 1064 1 discriminator 2 view .LVU925
 3288              		.cfi_endproc
 3289              	.LFE55:
 3291              		.section	.text.lv_tlsf_create,"ax",%progbits
 3292              		.align	1
 3293              		.global	lv_tlsf_create
 3294              		.syntax unified
 3295              		.thumb
 3296              		.thumb_func
 3297              		.fpu softvfp
 3299              	lv_tlsf_create:
 3300              	.LVL322:
ARM GAS  /tmp/ccbAv97V.s 			page 84


 3301              	.LFB56:
1065:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1066:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
1067:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** TLSF main interface.
1068:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
1069:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1070:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if _DEBUG
1071:Middlewares/lvgl/src/misc/lv_tlsf.c **** int test_ffs_fls()
1072:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
1073:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Verify ffs/fls work properly. */
1074:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	int rv = 0;
1075:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_ffs(0) == -1) ? 0 : 0x1;
1076:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_fls(0) == -1) ? 0 : 0x2;
1077:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_ffs(1) == 0) ? 0 : 0x4;
1078:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_fls(1) == 0) ? 0 : 0x8;
1079:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_ffs(0x80000000) == 31) ? 0 : 0x10;
1080:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_ffs(0x80008000) == 15) ? 0 : 0x20;
1081:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_fls(0x80000008) == 31) ? 0 : 0x40;
1082:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_fls(0x7FFFFFFF) == 30) ? 0 : 0x80;
1083:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1084:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if defined (TLSF_64BIT)
1085:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_fls_sizet(0x80000000) == 31) ? 0 : 0x100;
1086:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_fls_sizet(0x100000000) == 32) ? 0 : 0x200;
1087:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	rv += (tlsf_fls_sizet(0xffffffffffffffff) == 63) ? 0 : 0x400;
1088:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
1089:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1090:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (rv)
1091:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1092:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		printf("test_ffs_fls: %x ffs/fls tests failed.\n", rv);
1093:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1094:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return rv;
1095:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
1096:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
1097:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1098:Middlewares/lvgl/src/misc/lv_tlsf.c **** lv_tlsf_t lv_tlsf_create(void* mem)
1099:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3302              		.loc 1 1099 1 is_stmt 1 view -0
 3303              		.cfi_startproc
 3304              		@ args = 0, pretend = 0, frame = 0
 3305              		@ frame_needed = 0, uses_anonymous_args = 0
1100:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if _DEBUG
1101:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (test_ffs_fls())
1102:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1103:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		return 0;
1104:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1105:Middlewares/lvgl/src/misc/lv_tlsf.c **** #endif
1106:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1107:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (((tlsfptr_t)mem % ALIGN_SIZE) != 0)
 3306              		.loc 1 1107 2 view .LVU927
 3307              		.loc 1 1107 5 is_stmt 0 view .LVU928
 3308 0000 10F0030F 		tst	r0, #3
 3309 0004 05D1     		bne	.L226
1099:Middlewares/lvgl/src/misc/lv_tlsf.c **** #if _DEBUG
 3310              		.loc 1 1099 1 view .LVU929
 3311 0006 10B5     		push	{r4, lr}
 3312              	.LCFI45:
 3313              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccbAv97V.s 			page 85


 3314              		.cfi_offset 4, -8
 3315              		.cfi_offset 14, -4
 3316 0008 0446     		mov	r4, r0
1108:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1109:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		printf("lv_tlsf_create: Memory must be aligned to %u bytes.\n",
1110:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			(unsigned int)ALIGN_SIZE);
1111:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		return 0;
1112:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1113:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1114:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control_constructor(tlsf_cast(control_t*, mem));
 3317              		.loc 1 1114 2 is_stmt 1 view .LVU930
 3318 000a FFF7FEFF 		bl	control_constructor
 3319              	.LVL323:
1115:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1116:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(lv_tlsf_t, mem);
 3320              		.loc 1 1116 2 view .LVU931
 3321              		.loc 1 1116 9 is_stmt 0 view .LVU932
 3322 000e 2046     		mov	r0, r4
1117:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3323              		.loc 1 1117 1 view .LVU933
 3324 0010 10BD     		pop	{r4, pc}
 3325              	.LVL324:
 3326              	.L226:
 3327              	.LCFI46:
 3328              		.cfi_def_cfa_offset 0
 3329              		.cfi_restore 4
 3330              		.cfi_restore 14
1111:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3331              		.loc 1 1111 10 view .LVU934
 3332 0012 0020     		movs	r0, #0
 3333              	.LVL325:
 3334              		.loc 1 1117 1 view .LVU935
 3335 0014 7047     		bx	lr
 3336              		.cfi_endproc
 3337              	.LFE56:
 3339              		.section	.text.lv_tlsf_create_with_pool,"ax",%progbits
 3340              		.align	1
 3341              		.global	lv_tlsf_create_with_pool
 3342              		.syntax unified
 3343              		.thumb
 3344              		.thumb_func
 3345              		.fpu softvfp
 3347              	lv_tlsf_create_with_pool:
 3348              	.LVL326:
 3349              	.LFB57:
1118:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1119:Middlewares/lvgl/src/misc/lv_tlsf.c **** lv_tlsf_t lv_tlsf_create_with_pool(void* mem, size_t bytes)
1120:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3350              		.loc 1 1120 1 is_stmt 1 view -0
 3351              		.cfi_startproc
 3352              		@ args = 0, pretend = 0, frame = 0
 3353              		@ frame_needed = 0, uses_anonymous_args = 0
 3354              		.loc 1 1120 1 is_stmt 0 view .LVU937
 3355 0000 70B5     		push	{r4, r5, r6, lr}
 3356              	.LCFI47:
 3357              		.cfi_def_cfa_offset 16
 3358              		.cfi_offset 4, -16
ARM GAS  /tmp/ccbAv97V.s 			page 86


 3359              		.cfi_offset 5, -12
 3360              		.cfi_offset 6, -8
 3361              		.cfi_offset 14, -4
 3362 0002 0546     		mov	r5, r0
 3363 0004 0E46     		mov	r6, r1
1121:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	lv_tlsf_t tlsf = lv_tlsf_create(mem);
 3364              		.loc 1 1121 2 is_stmt 1 view .LVU938
 3365              		.loc 1 1121 19 is_stmt 0 view .LVU939
 3366 0006 FFF7FEFF 		bl	lv_tlsf_create
 3367              	.LVL327:
 3368              		.loc 1 1121 19 view .LVU940
 3369 000a 0446     		mov	r4, r0
 3370              	.LVL328:
1122:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	lv_tlsf_add_pool(tlsf, (char*)mem + lv_tlsf_size(), bytes - lv_tlsf_size());
 3371              		.loc 1 1122 2 is_stmt 1 view .LVU941
 3372              		.loc 1 1122 38 is_stmt 0 view .LVU942
 3373 000c FFF7FEFF 		bl	lv_tlsf_size
 3374              	.LVL329:
 3375              		.loc 1 1122 2 view .LVU943
 3376 0010 321A     		subs	r2, r6, r0
 3377 0012 2918     		adds	r1, r5, r0
 3378 0014 2046     		mov	r0, r4
 3379 0016 FFF7FEFF 		bl	lv_tlsf_add_pool
 3380              	.LVL330:
1123:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf;
 3381              		.loc 1 1123 2 is_stmt 1 view .LVU944
1124:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3382              		.loc 1 1124 1 is_stmt 0 view .LVU945
 3383 001a 2046     		mov	r0, r4
 3384 001c 70BD     		pop	{r4, r5, r6, pc}
 3385              		.loc 1 1124 1 view .LVU946
 3386              		.cfi_endproc
 3387              	.LFE57:
 3389              		.section	.text.lv_tlsf_destroy,"ax",%progbits
 3390              		.align	1
 3391              		.global	lv_tlsf_destroy
 3392              		.syntax unified
 3393              		.thumb
 3394              		.thumb_func
 3395              		.fpu softvfp
 3397              	lv_tlsf_destroy:
 3398              	.LVL331:
 3399              	.LFB58:
1125:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1126:Middlewares/lvgl/src/misc/lv_tlsf.c **** void lv_tlsf_destroy(lv_tlsf_t tlsf)
1127:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3400              		.loc 1 1127 1 is_stmt 1 view -0
 3401              		.cfi_startproc
 3402              		@ args = 0, pretend = 0, frame = 0
 3403              		@ frame_needed = 0, uses_anonymous_args = 0
 3404              		@ link register save eliminated.
1128:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Nothing to do. */
1129:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	(void)tlsf;
 3405              		.loc 1 1129 2 view .LVU948
1130:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3406              		.loc 1 1130 1 is_stmt 0 view .LVU949
 3407 0000 7047     		bx	lr
ARM GAS  /tmp/ccbAv97V.s 			page 87


 3408              		.cfi_endproc
 3409              	.LFE58:
 3411              		.section	.text.lv_tlsf_get_pool,"ax",%progbits
 3412              		.align	1
 3413              		.global	lv_tlsf_get_pool
 3414              		.syntax unified
 3415              		.thumb
 3416              		.thumb_func
 3417              		.fpu softvfp
 3419              	lv_tlsf_get_pool:
 3420              	.LVL332:
 3421              	.LFB59:
1131:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1132:Middlewares/lvgl/src/misc/lv_tlsf.c **** lv_pool_t lv_tlsf_get_pool(lv_tlsf_t tlsf)
1133:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3422              		.loc 1 1133 1 is_stmt 1 view -0
 3423              		.cfi_startproc
 3424              		@ args = 0, pretend = 0, frame = 0
 3425              		@ frame_needed = 0, uses_anonymous_args = 0
 3426              		.loc 1 1133 1 is_stmt 0 view .LVU951
 3427 0000 10B5     		push	{r4, lr}
 3428              	.LCFI48:
 3429              		.cfi_def_cfa_offset 8
 3430              		.cfi_offset 4, -8
 3431              		.cfi_offset 14, -4
 3432 0002 0446     		mov	r4, r0
1134:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return tlsf_cast(lv_pool_t, (char*)tlsf + lv_tlsf_size());
 3433              		.loc 1 1134 2 is_stmt 1 view .LVU952
 3434              		.loc 1 1134 9 is_stmt 0 view .LVU953
 3435 0004 FFF7FEFF 		bl	lv_tlsf_size
 3436              	.LVL333:
1135:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3437              		.loc 1 1135 1 view .LVU954
 3438 0008 2044     		add	r0, r0, r4
 3439 000a 10BD     		pop	{r4, pc}
 3440              		.loc 1 1135 1 view .LVU955
 3441              		.cfi_endproc
 3442              	.LFE59:
 3444              		.section	.text.lv_tlsf_malloc,"ax",%progbits
 3445              		.align	1
 3446              		.global	lv_tlsf_malloc
 3447              		.syntax unified
 3448              		.thumb
 3449              		.thumb_func
 3450              		.fpu softvfp
 3452              	lv_tlsf_malloc:
 3453              	.LVL334:
 3454              	.LFB60:
1136:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1137:Middlewares/lvgl/src/misc/lv_tlsf.c **** void* lv_tlsf_malloc(lv_tlsf_t tlsf, size_t size)
1138:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3455              		.loc 1 1138 1 is_stmt 1 view -0
 3456              		.cfi_startproc
 3457              		@ args = 0, pretend = 0, frame = 0
 3458              		@ frame_needed = 0, uses_anonymous_args = 0
 3459              		.loc 1 1138 1 is_stmt 0 view .LVU957
 3460 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/ccbAv97V.s 			page 88


 3461              	.LCFI49:
 3462              		.cfi_def_cfa_offset 16
 3463              		.cfi_offset 3, -16
 3464              		.cfi_offset 4, -12
 3465              		.cfi_offset 5, -8
 3466              		.cfi_offset 14, -4
 3467 0002 0446     		mov	r4, r0
 3468 0004 0846     		mov	r0, r1
 3469              	.LVL335:
1139:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control_t* control = tlsf_cast(control_t*, tlsf);
 3470              		.loc 1 1139 2 is_stmt 1 view .LVU958
1140:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t adjust = adjust_request_size(size, ALIGN_SIZE);
 3471              		.loc 1 1140 2 view .LVU959
 3472              		.loc 1 1140 24 is_stmt 0 view .LVU960
 3473 0006 0421     		movs	r1, #4
 3474              	.LVL336:
 3475              		.loc 1 1140 24 view .LVU961
 3476 0008 FFF7FEFF 		bl	adjust_request_size
 3477              	.LVL337:
 3478              		.loc 1 1140 24 view .LVU962
 3479 000c 0546     		mov	r5, r0
 3480              	.LVL338:
1141:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = block_locate_free(control, adjust);
 3481              		.loc 1 1141 2 is_stmt 1 view .LVU963
 3482              		.loc 1 1141 26 is_stmt 0 view .LVU964
 3483 000e 0146     		mov	r1, r0
 3484 0010 2046     		mov	r0, r4
 3485              	.LVL339:
 3486              		.loc 1 1141 26 view .LVU965
 3487 0012 FFF7FEFF 		bl	block_locate_free
 3488              	.LVL340:
 3489              		.loc 1 1141 26 view .LVU966
 3490 0016 0146     		mov	r1, r0
 3491              	.LVL341:
1142:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block_prepare_used(control, block, adjust);
 3492              		.loc 1 1142 2 is_stmt 1 view .LVU967
 3493              		.loc 1 1142 9 is_stmt 0 view .LVU968
 3494 0018 2A46     		mov	r2, r5
 3495 001a 2046     		mov	r0, r4
 3496              	.LVL342:
 3497              		.loc 1 1142 9 view .LVU969
 3498 001c FFF7FEFF 		bl	block_prepare_used
 3499              	.LVL343:
1143:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3500              		.loc 1 1143 1 view .LVU970
 3501 0020 38BD     		pop	{r3, r4, r5, pc}
 3502              		.loc 1 1143 1 view .LVU971
 3503              		.cfi_endproc
 3504              	.LFE60:
 3506              		.section	.text.lv_tlsf_memalign,"ax",%progbits
 3507              		.align	1
 3508              		.global	lv_tlsf_memalign
 3509              		.syntax unified
 3510              		.thumb
 3511              		.thumb_func
 3512              		.fpu softvfp
 3514              	lv_tlsf_memalign:
ARM GAS  /tmp/ccbAv97V.s 			page 89


 3515              	.LVL344:
 3516              	.LFB61:
1144:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1145:Middlewares/lvgl/src/misc/lv_tlsf.c **** void* lv_tlsf_memalign(lv_tlsf_t tlsf, size_t align, size_t size)
1146:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3517              		.loc 1 1146 1 is_stmt 1 view -0
 3518              		.cfi_startproc
 3519              		@ args = 0, pretend = 0, frame = 0
 3520              		@ frame_needed = 0, uses_anonymous_args = 0
 3521              		.loc 1 1146 1 is_stmt 0 view .LVU973
 3522 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 3523              	.LCFI50:
 3524              		.cfi_def_cfa_offset 24
 3525              		.cfi_offset 4, -24
 3526              		.cfi_offset 5, -20
 3527              		.cfi_offset 6, -16
 3528              		.cfi_offset 7, -12
 3529              		.cfi_offset 8, -8
 3530              		.cfi_offset 14, -4
 3531 0004 0646     		mov	r6, r0
 3532 0006 0C46     		mov	r4, r1
1147:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control_t* control = tlsf_cast(control_t*, tlsf);
 3533              		.loc 1 1147 2 is_stmt 1 view .LVU974
 3534              	.LVL345:
1148:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t adjust = adjust_request_size(size, ALIGN_SIZE);
 3535              		.loc 1 1148 2 view .LVU975
 3536              		.loc 1 1148 24 is_stmt 0 view .LVU976
 3537 0008 0421     		movs	r1, #4
 3538              	.LVL346:
 3539              		.loc 1 1148 24 view .LVU977
 3540 000a 1046     		mov	r0, r2
 3541              	.LVL347:
 3542              		.loc 1 1148 24 view .LVU978
 3543 000c FFF7FEFF 		bl	adjust_request_size
 3544              	.LVL348:
 3545              		.loc 1 1148 24 view .LVU979
 3546 0010 0546     		mov	r5, r0
 3547              	.LVL349:
1149:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1150:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/*
1151:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** We must allocate an additional minimum block size bytes so that if
1152:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** our free block will leave an alignment gap which is smaller, we can
1153:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** trim a leading free block and release it back to the pool. We must
1154:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** do this because the previous physical block is in use, therefore
1155:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** the prev_phys_block field is not valid, and we can't simply adjust
1156:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** the size of that block.
1157:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
1158:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t gap_minimum = sizeof(block_header_t);
 3548              		.loc 1 1158 2 is_stmt 1 view .LVU980
1159:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t size_with_gap = adjust_request_size(adjust + align + gap_minimum, align);
 3549              		.loc 1 1159 2 view .LVU981
 3550              		.loc 1 1159 58 is_stmt 0 view .LVU982
 3551 0012 2044     		add	r0, r0, r4
 3552              	.LVL350:
 3553              		.loc 1 1159 31 view .LVU983
 3554 0014 2146     		mov	r1, r4
 3555 0016 1030     		adds	r0, r0, #16
ARM GAS  /tmp/ccbAv97V.s 			page 90


 3556 0018 FFF7FEFF 		bl	adjust_request_size
 3557              	.LVL351:
1160:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1161:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/*
1162:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** If alignment is less than or equals base alignment, we're done.
1163:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	** If we requested 0 bytes, return null, as lv_tlsf_malloc(0) does.
1164:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	*/
1165:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	const size_t aligned_size = (adjust && align > ALIGN_SIZE) ? size_with_gap : adjust;
 3558              		.loc 1 1165 2 is_stmt 1 view .LVU984
 3559              		.loc 1 1165 77 is_stmt 0 view .LVU985
 3560 001c 25B1     		cbz	r5, .L244
 3561 001e 0146     		mov	r1, r0
 3562              		.loc 1 1165 38 discriminator 1 view .LVU986
 3563 0020 042C     		cmp	r4, #4
 3564 0022 02D8     		bhi	.L239
 3565              		.loc 1 1165 77 view .LVU987
 3566 0024 2946     		mov	r1, r5
 3567 0026 00E0     		b	.L239
 3568              	.L244:
 3569              		.loc 1 1165 77 view .LVU988
 3570 0028 2946     		mov	r1, r5
 3571              	.L239:
 3572              	.LVL352:
1166:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1167:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	block_header_t* block = block_locate_free(control, aligned_size);
 3573              		.loc 1 1167 2 is_stmt 1 discriminator 6 view .LVU989
 3574              		.loc 1 1167 26 is_stmt 0 discriminator 6 view .LVU990
 3575 002a 3046     		mov	r0, r6
 3576              	.LVL353:
 3577              		.loc 1 1167 26 discriminator 6 view .LVU991
 3578 002c FFF7FEFF 		bl	block_locate_free
 3579              	.LVL354:
1168:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1169:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* This can't be a static assert. */
1170:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	tlsf_assert(sizeof(block_header_t) == block_size_min + block_header_overhead);
 3580              		.loc 1 1170 2 is_stmt 1 discriminator 6 view .LVU992
 3581              		.loc 1 1170 2 discriminator 6 view .LVU993
 3582              		.loc 1 1170 2 discriminator 6 view .LVU994
1171:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1172:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (block)
 3583              		.loc 1 1172 2 discriminator 6 view .LVU995
 3584              		.loc 1 1172 5 is_stmt 0 discriminator 6 view .LVU996
 3585 0030 0746     		mov	r7, r0
 3586 0032 F8B1     		cbz	r0, .L240
 3587              	.LBB13:
1173:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1174:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		void* ptr = block_to_ptr(block);
 3588              		.loc 1 1174 3 is_stmt 1 view .LVU997
 3589              		.loc 1 1174 15 is_stmt 0 view .LVU998
 3590 0034 FFF7FEFF 		bl	block_to_ptr
 3591              	.LVL355:
 3592              		.loc 1 1174 15 view .LVU999
 3593 0038 8046     		mov	r8, r0
 3594              	.LVL356:
1175:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		void* aligned = align_ptr(ptr, align);
 3595              		.loc 1 1175 3 is_stmt 1 view .LVU1000
 3596              		.loc 1 1175 19 is_stmt 0 view .LVU1001
ARM GAS  /tmp/ccbAv97V.s 			page 91


 3597 003a 2146     		mov	r1, r4
 3598 003c FFF7FEFF 		bl	align_ptr
 3599              	.LVL357:
1176:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		size_t gap = tlsf_cast(size_t,
 3600              		.loc 1 1176 3 is_stmt 1 view .LVU1002
 3601              		.loc 1 1176 16 is_stmt 0 view .LVU1003
 3602 0040 A0EB0802 		sub	r2, r0, r8
 3603              	.LVL358:
1177:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_cast(tlsfptr_t, aligned) - tlsf_cast(tlsfptr_t, ptr));
1178:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1179:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/* If gap size is too small, offset to next aligned boundary. */
1180:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (gap && gap < gap_minimum)
 3604              		.loc 1 1180 3 is_stmt 1 view .LVU1004
 3605              		.loc 1 1180 11 is_stmt 0 view .LVU1005
 3606 0044 531E     		subs	r3, r2, #1
 3607              		.loc 1 1180 6 view .LVU1006
 3608 0046 0E2B     		cmp	r3, #14
 3609 0048 03D9     		bls	.L246
 3610              	.L241:
1181:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
1182:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const size_t gap_remain = gap_minimum - gap;
1183:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const size_t offset = tlsf_max(gap_remain, align);
1184:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const void* next_aligned = tlsf_cast(void*,
1185:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_cast(tlsfptr_t, aligned) + offset);
1186:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1187:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			aligned = align_ptr(next_aligned, align);
1188:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			gap = tlsf_cast(size_t,
1189:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_cast(tlsfptr_t, aligned) - tlsf_cast(tlsfptr_t, ptr));
1190:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
1191:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1192:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (gap)
 3611              		.loc 1 1192 3 is_stmt 1 view .LVU1007
 3612              		.loc 1 1192 6 is_stmt 0 view .LVU1008
 3613 004a 9AB1     		cbz	r2, .L240
1193:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
1194:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			tlsf_assert(gap >= gap_minimum && "gap size too small");
 3614              		.loc 1 1194 4 is_stmt 1 view .LVU1009
 3615              		.loc 1 1194 4 view .LVU1010
 3616 004c 0F2A     		cmp	r2, #15
 3617 004e 0CD8     		bhi	.L242
 3618              	.L243:
 3619              		.loc 1 1194 4 discriminator 2 view .LVU1011
 3620              		.loc 1 1194 4 discriminator 2 view .LVU1012
 3621              		.loc 1 1194 4 discriminator 2 view .LVU1013
 3622              		.loc 1 1194 4 discriminator 2 view .LVU1014
 3623 0050 FEE7     		b	.L243
 3624              	.L246:
 3625              	.LBB14:
1182:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const size_t offset = tlsf_max(gap_remain, align);
 3626              		.loc 1 1182 4 view .LVU1015
1182:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const size_t offset = tlsf_max(gap_remain, align);
 3627              		.loc 1 1182 17 is_stmt 0 view .LVU1016
 3628 0052 C2F11002 		rsb	r2, r2, #16
 3629              	.LVL359:
1183:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			const void* next_aligned = tlsf_cast(void*,
 3630              		.loc 1 1183 4 is_stmt 1 view .LVU1017
1184:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_cast(tlsfptr_t, aligned) + offset);
ARM GAS  /tmp/ccbAv97V.s 			page 92


 3631              		.loc 1 1184 4 view .LVU1018
1187:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			gap = tlsf_cast(size_t,
 3632              		.loc 1 1187 4 view .LVU1019
1187:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			gap = tlsf_cast(size_t,
 3633              		.loc 1 1187 14 is_stmt 0 view .LVU1020
 3634 0056 2146     		mov	r1, r4
 3635 0058 9442     		cmp	r4, r2
 3636 005a 2CBF     		ite	cs
 3637 005c 0019     		addcs	r0, r0, r4
 3638 005e 8018     		addcc	r0, r0, r2
 3639              	.LVL360:
1187:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			gap = tlsf_cast(size_t,
 3640              		.loc 1 1187 14 view .LVU1021
 3641 0060 FFF7FEFF 		bl	align_ptr
 3642              	.LVL361:
1188:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_cast(tlsfptr_t, aligned) - tlsf_cast(tlsfptr_t, ptr));
 3643              		.loc 1 1188 4 is_stmt 1 view .LVU1022
1188:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_cast(tlsfptr_t, aligned) - tlsf_cast(tlsfptr_t, ptr));
 3644              		.loc 1 1188 10 is_stmt 0 view .LVU1023
 3645 0064 A0EB0802 		sub	r2, r0, r8
 3646              	.LVL362:
1188:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_cast(tlsfptr_t, aligned) - tlsf_cast(tlsfptr_t, ptr));
 3647              		.loc 1 1188 10 view .LVU1024
 3648 0068 EFE7     		b	.L241
 3649              	.L242:
1188:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				tlsf_cast(tlsfptr_t, aligned) - tlsf_cast(tlsfptr_t, ptr));
 3650              		.loc 1 1188 10 view .LVU1025
 3651              	.LBE14:
 3652              		.loc 1 1194 4 is_stmt 1 discriminator 2 view .LVU1026
1195:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			block = block_trim_free_leading(control, block, gap);
 3653              		.loc 1 1195 4 discriminator 2 view .LVU1027
 3654              		.loc 1 1195 12 is_stmt 0 discriminator 2 view .LVU1028
 3655 006a 3946     		mov	r1, r7
 3656 006c 3046     		mov	r0, r6
 3657              	.LVL363:
 3658              		.loc 1 1195 12 discriminator 2 view .LVU1029
 3659 006e FFF7FEFF 		bl	block_trim_free_leading
 3660              	.LVL364:
 3661              		.loc 1 1195 12 discriminator 2 view .LVU1030
 3662 0072 0746     		mov	r7, r0
 3663              	.LVL365:
 3664              	.L240:
 3665              		.loc 1 1195 12 discriminator 2 view .LVU1031
 3666              	.LBE13:
1196:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
1197:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1198:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1199:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return block_prepare_used(control, block, adjust);
 3667              		.loc 1 1199 2 is_stmt 1 view .LVU1032
 3668              		.loc 1 1199 9 is_stmt 0 view .LVU1033
 3669 0074 2A46     		mov	r2, r5
 3670 0076 3946     		mov	r1, r7
 3671 0078 3046     		mov	r0, r6
 3672 007a FFF7FEFF 		bl	block_prepare_used
 3673              	.LVL366:
1200:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3674              		.loc 1 1200 1 view .LVU1034
ARM GAS  /tmp/ccbAv97V.s 			page 93


 3675 007e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 3676              		.loc 1 1200 1 view .LVU1035
 3677              		.cfi_endproc
 3678              	.LFE61:
 3680              		.section	.text.lv_tlsf_free,"ax",%progbits
 3681              		.align	1
 3682              		.global	lv_tlsf_free
 3683              		.syntax unified
 3684              		.thumb
 3685              		.thumb_func
 3686              		.fpu softvfp
 3688              	lv_tlsf_free:
 3689              	.LVL367:
 3690              	.LFB62:
1201:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1202:Middlewares/lvgl/src/misc/lv_tlsf.c **** void lv_tlsf_free(lv_tlsf_t tlsf, void* ptr)
1203:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3691              		.loc 1 1203 1 is_stmt 1 view -0
 3692              		.cfi_startproc
 3693              		@ args = 0, pretend = 0, frame = 0
 3694              		@ frame_needed = 0, uses_anonymous_args = 0
1204:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Don't attempt to free a NULL pointer. */
1205:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (ptr)
 3695              		.loc 1 1205 2 view .LVU1037
 3696              		.loc 1 1205 5 is_stmt 0 view .LVU1038
 3697 0000 C9B1     		cbz	r1, .L252
1203:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Don't attempt to free a NULL pointer. */
 3698              		.loc 1 1203 1 view .LVU1039
 3699 0002 38B5     		push	{r3, r4, r5, lr}
 3700              	.LCFI51:
 3701              		.cfi_def_cfa_offset 16
 3702              		.cfi_offset 3, -16
 3703              		.cfi_offset 4, -12
 3704              		.cfi_offset 5, -8
 3705              		.cfi_offset 14, -4
 3706 0004 0446     		mov	r4, r0
 3707 0006 0846     		mov	r0, r1
 3708              	.LVL368:
 3709              	.LBB15:
1206:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1207:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		control_t* control = tlsf_cast(control_t*, tlsf);
 3710              		.loc 1 1207 3 is_stmt 1 view .LVU1040
1208:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_header_t* block = block_from_ptr(ptr);
 3711              		.loc 1 1208 3 view .LVU1041
 3712              		.loc 1 1208 27 is_stmt 0 view .LVU1042
 3713 0008 FFF7FEFF 		bl	block_from_ptr
 3714              	.LVL369:
 3715              		.loc 1 1208 27 view .LVU1043
 3716 000c 0546     		mov	r5, r0
 3717              	.LVL370:
1209:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(!block_is_free(block) && "block already marked as free");
 3718              		.loc 1 1209 3 is_stmt 1 view .LVU1044
 3719              		.loc 1 1209 3 view .LVU1045
 3720 000e FFF7FEFF 		bl	block_is_free
 3721              	.LVL371:
 3722              		.loc 1 1209 3 is_stmt 0 view .LVU1046
 3723 0012 00B1     		cbz	r0, .L249
ARM GAS  /tmp/ccbAv97V.s 			page 94


 3724              	.L250:
 3725              		.loc 1 1209 3 is_stmt 1 discriminator 1 view .LVU1047
 3726              		.loc 1 1209 3 discriminator 1 view .LVU1048
 3727              		.loc 1 1209 3 discriminator 1 view .LVU1049
 3728              		.loc 1 1209 3 discriminator 1 view .LVU1050
 3729 0014 FEE7     		b	.L250
 3730              	.L249:
 3731              		.loc 1 1209 3 discriminator 2 view .LVU1051
1210:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_mark_as_free(block);
 3732              		.loc 1 1210 3 discriminator 2 view .LVU1052
 3733 0016 2846     		mov	r0, r5
 3734 0018 FFF7FEFF 		bl	block_mark_as_free
 3735              	.LVL372:
1211:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block = block_merge_prev(control, block);
 3736              		.loc 1 1211 3 discriminator 2 view .LVU1053
 3737              		.loc 1 1211 11 is_stmt 0 discriminator 2 view .LVU1054
 3738 001c 2946     		mov	r1, r5
 3739 001e 2046     		mov	r0, r4
 3740 0020 FFF7FEFF 		bl	block_merge_prev
 3741              	.LVL373:
 3742 0024 0146     		mov	r1, r0
 3743              	.LVL374:
1212:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block = block_merge_next(control, block);
 3744              		.loc 1 1212 3 is_stmt 1 discriminator 2 view .LVU1055
 3745              		.loc 1 1212 11 is_stmt 0 discriminator 2 view .LVU1056
 3746 0026 2046     		mov	r0, r4
 3747              	.LVL375:
 3748              		.loc 1 1212 11 discriminator 2 view .LVU1057
 3749 0028 FFF7FEFF 		bl	block_merge_next
 3750              	.LVL376:
 3751              		.loc 1 1212 11 discriminator 2 view .LVU1058
 3752 002c 0146     		mov	r1, r0
 3753              	.LVL377:
1213:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_insert(control, block);
 3754              		.loc 1 1213 3 is_stmt 1 discriminator 2 view .LVU1059
 3755 002e 2046     		mov	r0, r4
 3756              	.LVL378:
 3757              		.loc 1 1213 3 is_stmt 0 discriminator 2 view .LVU1060
 3758 0030 FFF7FEFF 		bl	block_insert
 3759              	.LVL379:
 3760              		.loc 1 1213 3 discriminator 2 view .LVU1061
 3761              	.LBE15:
1214:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1215:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3762              		.loc 1 1215 1 discriminator 2 view .LVU1062
 3763 0034 38BD     		pop	{r3, r4, r5, pc}
 3764              	.LVL380:
 3765              	.L252:
 3766              	.LCFI52:
 3767              		.cfi_def_cfa_offset 0
 3768              		.cfi_restore 3
 3769              		.cfi_restore 4
 3770              		.cfi_restore 5
 3771              		.cfi_restore 14
 3772              		.loc 1 1215 1 discriminator 2 view .LVU1063
 3773 0036 7047     		bx	lr
 3774              		.cfi_endproc
ARM GAS  /tmp/ccbAv97V.s 			page 95


 3775              	.LFE62:
 3777              		.section	.text.lv_tlsf_realloc,"ax",%progbits
 3778              		.align	1
 3779              		.global	lv_tlsf_realloc
 3780              		.syntax unified
 3781              		.thumb
 3782              		.thumb_func
 3783              		.fpu softvfp
 3785              	lv_tlsf_realloc:
 3786              	.LVL381:
 3787              	.LFB63:
1216:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1217:Middlewares/lvgl/src/misc/lv_tlsf.c **** /*
1218:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** The TLSF block information provides us with enough information to
1219:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** provide a reasonably intelligent implementation of realloc, growing or
1220:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** shrinking the currently allocated block as required.
1221:Middlewares/lvgl/src/misc/lv_tlsf.c **** **
1222:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** This routine handles the somewhat esoteric edge cases of realloc:
1223:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - a non-zero size with a null pointer will behave like malloc
1224:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - a zero size with a non-null pointer will behave like free
1225:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - a request that cannot be satisfied will leave the original buffer
1226:Middlewares/lvgl/src/misc/lv_tlsf.c **** **   untouched
1227:Middlewares/lvgl/src/misc/lv_tlsf.c **** ** - an extended buffer size will leave the newly-allocated area with
1228:Middlewares/lvgl/src/misc/lv_tlsf.c **** **   contents undefined
1229:Middlewares/lvgl/src/misc/lv_tlsf.c **** */
1230:Middlewares/lvgl/src/misc/lv_tlsf.c **** void* lv_tlsf_realloc(lv_tlsf_t tlsf, void* ptr, size_t size)
1231:Middlewares/lvgl/src/misc/lv_tlsf.c **** {
 3788              		.loc 1 1231 1 is_stmt 1 view -0
 3789              		.cfi_startproc
 3790              		@ args = 0, pretend = 0, frame = 0
 3791              		@ frame_needed = 0, uses_anonymous_args = 0
 3792              		.loc 1 1231 1 is_stmt 0 view .LVU1065
 3793 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3794              	.LCFI53:
 3795              		.cfi_def_cfa_offset 40
 3796              		.cfi_offset 3, -40
 3797              		.cfi_offset 4, -36
 3798              		.cfi_offset 5, -32
 3799              		.cfi_offset 6, -28
 3800              		.cfi_offset 7, -24
 3801              		.cfi_offset 8, -20
 3802              		.cfi_offset 9, -16
 3803              		.cfi_offset 10, -12
 3804              		.cfi_offset 11, -8
 3805              		.cfi_offset 14, -4
 3806 0004 0546     		mov	r5, r0
 3807 0006 1446     		mov	r4, r2
1232:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	control_t* control = tlsf_cast(control_t*, tlsf);
 3808              		.loc 1 1232 2 is_stmt 1 view .LVU1066
 3809              	.LVL382:
1233:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	void* p = 0;
 3810              		.loc 1 1233 2 view .LVU1067
1234:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1235:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Zero-size requests are treated as free. */
1236:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	if (ptr && size == 0)
 3811              		.loc 1 1236 2 view .LVU1068
 3812              		.loc 1 1236 5 is_stmt 0 view .LVU1069
ARM GAS  /tmp/ccbAv97V.s 			page 96


 3813 0008 8946     		mov	r9, r1
 3814 000a 01B1     		cbz	r1, .L256
 3815              		.loc 1 1236 10 discriminator 1 view .LVU1070
 3816 000c F2B1     		cbz	r2, .L265
 3817              	.L256:
1237:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1238:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		lv_tlsf_free(tlsf, ptr);
1239:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1240:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	/* Requests with NULL pointers are treated as malloc. */
1241:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	else if (!ptr)
 3818              		.loc 1 1241 7 is_stmt 1 view .LVU1071
 3819              		.loc 1 1241 10 is_stmt 0 view .LVU1072
 3820 000e B9F1000F 		cmp	r9, #0
 3821 0012 1FD0     		beq	.L266
 3822              	.LBB16:
1242:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1243:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		p = lv_tlsf_malloc(tlsf, size);
1244:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1245:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	else
1246:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	{
1247:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_header_t* block = block_from_ptr(ptr);
 3823              		.loc 1 1247 3 is_stmt 1 view .LVU1073
 3824              		.loc 1 1247 27 is_stmt 0 view .LVU1074
 3825 0014 4846     		mov	r0, r9
 3826              	.LVL383:
 3827              		.loc 1 1247 27 view .LVU1075
 3828 0016 FFF7FEFF 		bl	block_from_ptr
 3829              	.LVL384:
 3830              		.loc 1 1247 27 view .LVU1076
 3831 001a 0646     		mov	r6, r0
 3832              	.LVL385:
1248:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		block_header_t* next = block_next(block);
 3833              		.loc 1 1248 3 is_stmt 1 view .LVU1077
 3834              		.loc 1 1248 26 is_stmt 0 view .LVU1078
 3835 001c FFF7FEFF 		bl	block_next
 3836              	.LVL386:
 3837              		.loc 1 1248 26 view .LVU1079
 3838 0020 8246     		mov	r10, r0
 3839              	.LVL387:
1249:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1250:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		const size_t cursize = block_size(block);
 3840              		.loc 1 1250 3 is_stmt 1 view .LVU1080
 3841              		.loc 1 1250 26 is_stmt 0 view .LVU1081
 3842 0022 3046     		mov	r0, r6
 3843              	.LVL388:
 3844              		.loc 1 1250 26 view .LVU1082
 3845 0024 FFF7FEFF 		bl	block_size
 3846              	.LVL389:
 3847 0028 8046     		mov	r8, r0
 3848              	.LVL390:
1251:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		const size_t combined = cursize + block_size(next) + block_header_overhead;
 3849              		.loc 1 1251 3 is_stmt 1 view .LVU1083
 3850              		.loc 1 1251 37 is_stmt 0 view .LVU1084
 3851 002a 5046     		mov	r0, r10
 3852              	.LVL391:
 3853              		.loc 1 1251 37 view .LVU1085
 3854 002c FFF7FEFF 		bl	block_size
ARM GAS  /tmp/ccbAv97V.s 			page 97


 3855              	.LVL392:
 3856              		.loc 1 1251 35 view .LVU1086
 3857 0030 00EB0803 		add	r3, r0, r8
 3858              		.loc 1 1251 16 view .LVU1087
 3859 0034 03F1040B 		add	fp, r3, #4
 3860              	.LVL393:
1252:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		const size_t adjust = adjust_request_size(size, ALIGN_SIZE);
 3861              		.loc 1 1252 3 is_stmt 1 view .LVU1088
 3862              		.loc 1 1252 25 is_stmt 0 view .LVU1089
 3863 0038 0421     		movs	r1, #4
 3864 003a 2046     		mov	r0, r4
 3865 003c FFF7FEFF 		bl	adjust_request_size
 3866              	.LVL394:
 3867 0040 0746     		mov	r7, r0
 3868              	.LVL395:
1253:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1254:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		tlsf_assert(!block_is_free(block) && "block already marked as free");
 3869              		.loc 1 1254 3 is_stmt 1 view .LVU1090
 3870              		.loc 1 1254 3 view .LVU1091
 3871 0042 3046     		mov	r0, r6
 3872              	.LVL396:
 3873              		.loc 1 1254 3 is_stmt 0 view .LVU1092
 3874 0044 FFF7FEFF 		bl	block_is_free
 3875              	.LVL397:
 3876 0048 60B1     		cbz	r0, .L259
 3877              	.L260:
 3878              		.loc 1 1254 3 is_stmt 1 discriminator 1 view .LVU1093
 3879              		.loc 1 1254 3 discriminator 1 view .LVU1094
 3880              		.loc 1 1254 3 discriminator 1 view .LVU1095
 3881              		.loc 1 1254 3 discriminator 1 view .LVU1096
 3882 004a FEE7     		b	.L260
 3883              	.LVL398:
 3884              	.L265:
 3885              		.loc 1 1254 3 is_stmt 0 discriminator 1 view .LVU1097
 3886              	.LBE16:
1238:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3887              		.loc 1 1238 3 is_stmt 1 view .LVU1098
 3888 004c FFF7FEFF 		bl	lv_tlsf_free
 3889              	.LVL399:
1233:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 3890              		.loc 1 1233 8 is_stmt 0 view .LVU1099
 3891 0050 0026     		movs	r6, #0
1238:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3892              		.loc 1 1238 3 view .LVU1100
 3893 0052 04E0     		b	.L255
 3894              	.LVL400:
 3895              	.L266:
1243:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3896              		.loc 1 1243 3 is_stmt 1 view .LVU1101
1243:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3897              		.loc 1 1243 7 is_stmt 0 view .LVU1102
 3898 0054 2146     		mov	r1, r4
 3899              	.LVL401:
1243:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3900              		.loc 1 1243 7 view .LVU1103
 3901 0056 2846     		mov	r0, r5
 3902              	.LVL402:
ARM GAS  /tmp/ccbAv97V.s 			page 98


1243:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3903              		.loc 1 1243 7 view .LVU1104
 3904 0058 FFF7FEFF 		bl	lv_tlsf_malloc
 3905              	.LVL403:
1243:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
 3906              		.loc 1 1243 7 view .LVU1105
 3907 005c 0646     		mov	r6, r0
 3908              	.LVL404:
 3909              	.L255:
1255:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1256:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		/*
1257:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		** If the next block is used, or when combined with the current
1258:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		** block, does not offer enough space, we must reallocate and copy.
1259:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		*/
1260:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		if (adjust > cursize && (!block_is_free(next) || adjust > combined))
1261:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
1262:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			p = lv_tlsf_malloc(tlsf, size);
1263:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			if (p)
1264:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
1265:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				const size_t minsize = tlsf_min(cursize, size);
1266:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				lv_memcpy(p, ptr, minsize);
1267:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				lv_tlsf_free(tlsf, ptr);
1268:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
1269:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
1270:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		else
1271:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
1272:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			/* Do we need to expand to the next block? */
1273:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			if (adjust > cursize)
1274:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
1275:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block_merge_next(control, block);
1276:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block_mark_as_used(block);
1277:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
1278:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1279:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			/* Trim the resulting block and return the original pointer. */
1280:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			block_trim_used(control, block, adjust);
1281:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			p = ptr;
1282:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
1283:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	}
1284:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
1285:Middlewares/lvgl/src/misc/lv_tlsf.c **** 	return p;
1286:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3910              		.loc 1 1286 1 view .LVU1106
 3911 005e 3046     		mov	r0, r6
 3912 0060 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3913              	.LVL405:
 3914              	.L259:
 3915              	.LBB18:
1254:Middlewares/lvgl/src/misc/lv_tlsf.c **** 
 3916              		.loc 1 1254 3 is_stmt 1 discriminator 2 view .LVU1107
1260:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 3917              		.loc 1 1260 3 discriminator 2 view .LVU1108
1260:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 3918              		.loc 1 1260 6 is_stmt 0 discriminator 2 view .LVU1109
 3919 0064 B845     		cmp	r8, r7
 3920 0066 18D2     		bcs	.L261
1260:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 3921              		.loc 1 1260 29 discriminator 1 view .LVU1110
ARM GAS  /tmp/ccbAv97V.s 			page 99


 3922 0068 5046     		mov	r0, r10
 3923 006a FFF7FEFF 		bl	block_is_free
 3924              	.LVL406:
1260:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 3925              		.loc 1 1260 24 discriminator 1 view .LVU1111
 3926 006e 08B1     		cbz	r0, .L262
1260:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		{
 3927              		.loc 1 1260 49 discriminator 2 view .LVU1112
 3928 0070 BB45     		cmp	fp, r7
 3929 0072 12D2     		bcs	.L261
 3930              	.L262:
1262:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			if (p)
 3931              		.loc 1 1262 4 is_stmt 1 view .LVU1113
1262:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			if (p)
 3932              		.loc 1 1262 8 is_stmt 0 view .LVU1114
 3933 0074 2146     		mov	r1, r4
 3934 0076 2846     		mov	r0, r5
 3935 0078 FFF7FEFF 		bl	lv_tlsf_malloc
 3936              	.LVL407:
1263:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 3937              		.loc 1 1263 4 is_stmt 1 view .LVU1115
1263:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 3938              		.loc 1 1263 7 is_stmt 0 view .LVU1116
 3939 007c 0646     		mov	r6, r0
 3940              	.LVL408:
1263:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 3941              		.loc 1 1263 7 view .LVU1117
 3942 007e 0028     		cmp	r0, #0
 3943 0080 EDD0     		beq	.L255
 3944              	.LBB17:
1265:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				lv_memcpy(p, ptr, minsize);
 3945              		.loc 1 1265 5 is_stmt 1 view .LVU1118
 3946              	.LVL409:
1266:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				lv_tlsf_free(tlsf, ptr);
 3947              		.loc 1 1266 5 view .LVU1119
 3948 0082 2246     		mov	r2, r4
 3949 0084 4445     		cmp	r4, r8
 3950 0086 28BF     		it	cs
 3951 0088 4246     		movcs	r2, r8
 3952 008a 4946     		mov	r1, r9
 3953 008c FFF7FEFF 		bl	lv_memcpy
 3954              	.LVL410:
1267:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 3955              		.loc 1 1267 5 view .LVU1120
 3956 0090 4946     		mov	r1, r9
 3957 0092 2846     		mov	r0, r5
 3958 0094 FFF7FEFF 		bl	lv_tlsf_free
 3959              	.LVL411:
 3960 0098 E1E7     		b	.L255
 3961              	.LVL412:
 3962              	.L261:
1267:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 3963              		.loc 1 1267 5 is_stmt 0 view .LVU1121
 3964              	.LBE17:
1273:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
 3965              		.loc 1 1273 4 is_stmt 1 view .LVU1122
1273:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			{
ARM GAS  /tmp/ccbAv97V.s 			page 100


 3966              		.loc 1 1273 7 is_stmt 0 view .LVU1123
 3967 009a B845     		cmp	r8, r7
 3968 009c 06D3     		bcc	.L267
 3969              	.L263:
1280:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			p = ptr;
 3970              		.loc 1 1280 4 is_stmt 1 view .LVU1124
 3971 009e 3A46     		mov	r2, r7
 3972 00a0 3146     		mov	r1, r6
 3973 00a2 2846     		mov	r0, r5
 3974 00a4 FFF7FEFF 		bl	block_trim_used
 3975              	.LVL413:
1281:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 3976              		.loc 1 1281 4 view .LVU1125
1281:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 3977              		.loc 1 1281 6 is_stmt 0 view .LVU1126
 3978 00a8 4E46     		mov	r6, r9
 3979              	.LVL414:
1281:Middlewares/lvgl/src/misc/lv_tlsf.c **** 		}
 3980              		.loc 1 1281 6 view .LVU1127
 3981              	.LBE18:
1285:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3982              		.loc 1 1285 2 is_stmt 1 view .LVU1128
1285:Middlewares/lvgl/src/misc/lv_tlsf.c **** }
 3983              		.loc 1 1285 9 is_stmt 0 view .LVU1129
 3984 00aa D8E7     		b	.L255
 3985              	.LVL415:
 3986              	.L267:
 3987              	.LBB19:
1275:Middlewares/lvgl/src/misc/lv_tlsf.c **** 				block_mark_as_used(block);
 3988              		.loc 1 1275 5 is_stmt 1 view .LVU1130
 3989 00ac 3146     		mov	r1, r6
 3990 00ae 2846     		mov	r0, r5
 3991 00b0 FFF7FEFF 		bl	block_merge_next
 3992              	.LVL416:
1276:Middlewares/lvgl/src/misc/lv_tlsf.c **** 			}
 3993              		.loc 1 1276 5 view .LVU1131
 3994 00b4 3046     		mov	r0, r6
 3995 00b6 FFF7FEFF 		bl	block_mark_as_used
 3996              	.LVL417:
 3997 00ba F0E7     		b	.L263
 3998              	.LBE19:
 3999              		.cfi_endproc
 4000              	.LFE63:
 4002              		.text
 4003              	.Letext0:
 4004              		.file 2 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.2.1/include/stddef.h"
 4005              		.file 3 "Middlewares/lvgl/src/misc/lv_tlsf.h"
 4006              		.file 4 "Middlewares/lvgl/src/misc/lv_mem.h"
ARM GAS  /tmp/ccbAv97V.s 			page 101


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_tlsf.c
     /tmp/ccbAv97V.s:16     .text.block_size:0000000000000000 $t
     /tmp/ccbAv97V.s:23     .text.block_size:0000000000000000 block_size
     /tmp/ccbAv97V.s:43     .text.block_set_size:0000000000000000 $t
     /tmp/ccbAv97V.s:49     .text.block_set_size:0000000000000000 block_set_size
     /tmp/ccbAv97V.s:76     .text.block_is_last:0000000000000000 $t
     /tmp/ccbAv97V.s:82     .text.block_is_last:0000000000000000 block_is_last
     /tmp/ccbAv97V.s:107    .text.block_is_free:0000000000000000 $t
     /tmp/ccbAv97V.s:113    .text.block_is_free:0000000000000000 block_is_free
     /tmp/ccbAv97V.s:132    .text.block_set_free:0000000000000000 $t
     /tmp/ccbAv97V.s:138    .text.block_set_free:0000000000000000 block_set_free
     /tmp/ccbAv97V.s:157    .text.block_set_used:0000000000000000 $t
     /tmp/ccbAv97V.s:163    .text.block_set_used:0000000000000000 block_set_used
     /tmp/ccbAv97V.s:182    .text.block_is_prev_free:0000000000000000 $t
     /tmp/ccbAv97V.s:188    .text.block_is_prev_free:0000000000000000 block_is_prev_free
     /tmp/ccbAv97V.s:207    .text.block_set_prev_free:0000000000000000 $t
     /tmp/ccbAv97V.s:213    .text.block_set_prev_free:0000000000000000 block_set_prev_free
     /tmp/ccbAv97V.s:232    .text.block_set_prev_used:0000000000000000 $t
     /tmp/ccbAv97V.s:238    .text.block_set_prev_used:0000000000000000 block_set_prev_used
     /tmp/ccbAv97V.s:257    .text.block_from_ptr:0000000000000000 $t
     /tmp/ccbAv97V.s:263    .text.block_from_ptr:0000000000000000 block_from_ptr
     /tmp/ccbAv97V.s:281    .text.block_to_ptr:0000000000000000 $t
     /tmp/ccbAv97V.s:287    .text.block_to_ptr:0000000000000000 block_to_ptr
     /tmp/ccbAv97V.s:305    .text.offset_to_block:0000000000000000 $t
     /tmp/ccbAv97V.s:311    .text.offset_to_block:0000000000000000 offset_to_block
     /tmp/ccbAv97V.s:329    .text.block_prev:0000000000000000 $t
     /tmp/ccbAv97V.s:335    .text.block_prev:0000000000000000 block_prev
     /tmp/ccbAv97V.s:372    .text.block_next:0000000000000000 $t
     /tmp/ccbAv97V.s:378    .text.block_next:0000000000000000 block_next
     /tmp/ccbAv97V.s:434    .text.block_link_next:0000000000000000 $t
     /tmp/ccbAv97V.s:440    .text.block_link_next:0000000000000000 block_link_next
     /tmp/ccbAv97V.s:469    .text.block_mark_as_free:0000000000000000 $t
     /tmp/ccbAv97V.s:475    .text.block_mark_as_free:0000000000000000 block_mark_as_free
     /tmp/ccbAv97V.s:507    .text.block_mark_as_used:0000000000000000 $t
     /tmp/ccbAv97V.s:513    .text.block_mark_as_used:0000000000000000 block_mark_as_used
     /tmp/ccbAv97V.s:545    .text.align_up:0000000000000000 $t
     /tmp/ccbAv97V.s:551    .text.align_up:0000000000000000 align_up
     /tmp/ccbAv97V.s:588    .text.align_down:0000000000000000 $t
     /tmp/ccbAv97V.s:594    .text.align_down:0000000000000000 align_down
     /tmp/ccbAv97V.s:628    .text.align_ptr:0000000000000000 $t
     /tmp/ccbAv97V.s:634    .text.align_ptr:0000000000000000 align_ptr
     /tmp/ccbAv97V.s:673    .text.adjust_request_size:0000000000000000 $t
     /tmp/ccbAv97V.s:679    .text.adjust_request_size:0000000000000000 adjust_request_size
     /tmp/ccbAv97V.s:734    .text.remove_free_block:0000000000000000 $t
     /tmp/ccbAv97V.s:740    .text.remove_free_block:0000000000000000 remove_free_block
     /tmp/ccbAv97V.s:846    .text.insert_free_block:0000000000000000 $t
     /tmp/ccbAv97V.s:852    .text.insert_free_block:0000000000000000 insert_free_block
     /tmp/ccbAv97V.s:967    .text.block_can_split:0000000000000000 $t
     /tmp/ccbAv97V.s:973    .text.block_can_split:0000000000000000 block_can_split
     /tmp/ccbAv97V.s:1005   .text.block_split:0000000000000000 $t
     /tmp/ccbAv97V.s:1011   .text.block_split:0000000000000000 block_split
     /tmp/ccbAv97V.s:1126   .text.block_absorb:0000000000000000 $t
     /tmp/ccbAv97V.s:1132   .text.block_absorb:0000000000000000 block_absorb
     /tmp/ccbAv97V.s:1187   .text.control_constructor:0000000000000000 $t
     /tmp/ccbAv97V.s:1193   .text.control_constructor:0000000000000000 control_constructor
     /tmp/ccbAv97V.s:1257   .text.integrity_walker:0000000000000000 $t
ARM GAS  /tmp/ccbAv97V.s 			page 102


     /tmp/ccbAv97V.s:1263   .text.integrity_walker:0000000000000000 integrity_walker
     /tmp/ccbAv97V.s:1356   .text.default_walker:0000000000000000 $t
     /tmp/ccbAv97V.s:1362   .text.default_walker:0000000000000000 default_walker
     /tmp/ccbAv97V.s:1378   .text.tlsf_fls:0000000000000000 $t
     /tmp/ccbAv97V.s:1384   .text.tlsf_fls:0000000000000000 tlsf_fls
     /tmp/ccbAv97V.s:1419   .text.mapping_insert:0000000000000000 $t
     /tmp/ccbAv97V.s:1425   .text.mapping_insert:0000000000000000 mapping_insert
     /tmp/ccbAv97V.s:1502   .text.block_insert:0000000000000000 $t
     /tmp/ccbAv97V.s:1508   .text.block_insert:0000000000000000 block_insert
     /tmp/ccbAv97V.s:1557   .text.block_trim_free:0000000000000000 $t
     /tmp/ccbAv97V.s:1563   .text.block_trim_free:0000000000000000 block_trim_free
     /tmp/ccbAv97V.s:1643   .text.block_prepare_used:0000000000000000 $t
     /tmp/ccbAv97V.s:1649   .text.block_prepare_used:0000000000000000 block_prepare_used
     /tmp/ccbAv97V.s:1706   .text.block_trim_free_leading:0000000000000000 $t
     /tmp/ccbAv97V.s:1712   .text.block_trim_free_leading:0000000000000000 block_trim_free_leading
     /tmp/ccbAv97V.s:1781   .text.block_remove:0000000000000000 $t
     /tmp/ccbAv97V.s:1787   .text.block_remove:0000000000000000 block_remove
     /tmp/ccbAv97V.s:1836   .text.block_merge_prev:0000000000000000 $t
     /tmp/ccbAv97V.s:1842   .text.block_merge_prev:0000000000000000 block_merge_prev
     /tmp/ccbAv97V.s:1928   .text.block_merge_next:0000000000000000 $t
     /tmp/ccbAv97V.s:1934   .text.block_merge_next:0000000000000000 block_merge_next
     /tmp/ccbAv97V.s:2014   .text.block_trim_used:0000000000000000 $t
     /tmp/ccbAv97V.s:2020   .text.block_trim_used:0000000000000000 block_trim_used
     /tmp/ccbAv97V.s:2103   .text.mapping_search:0000000000000000 $t
     /tmp/ccbAv97V.s:2109   .text.mapping_search:0000000000000000 mapping_search
     /tmp/ccbAv97V.s:2164   .text.tlsf_ffs:0000000000000000 $t
     /tmp/ccbAv97V.s:2170   .text.tlsf_ffs:0000000000000000 tlsf_ffs
     /tmp/ccbAv97V.s:2195   .text.search_suitable_block:0000000000000000 $t
     /tmp/ccbAv97V.s:2201   .text.search_suitable_block:0000000000000000 search_suitable_block
     /tmp/ccbAv97V.s:2323   .text.block_locate_free:0000000000000000 $t
     /tmp/ccbAv97V.s:2329   .text.block_locate_free:0000000000000000 block_locate_free
     /tmp/ccbAv97V.s:2438   .text.lv_tlsf_check:0000000000000000 $t
     /tmp/ccbAv97V.s:2445   .text.lv_tlsf_check:0000000000000000 lv_tlsf_check
     /tmp/ccbAv97V.s:2715   .text.lv_tlsf_walk_pool:0000000000000000 $t
     /tmp/ccbAv97V.s:2722   .text.lv_tlsf_walk_pool:0000000000000000 lv_tlsf_walk_pool
     /tmp/ccbAv97V.s:2813   .text.lv_tlsf_walk_pool:0000000000000058 $d
     /tmp/ccbAv97V.s:2818   .text.lv_tlsf_block_size:0000000000000000 $t
     /tmp/ccbAv97V.s:2825   .text.lv_tlsf_block_size:0000000000000000 lv_tlsf_block_size
     /tmp/ccbAv97V.s:2871   .text.lv_tlsf_check_pool:0000000000000000 $t
     /tmp/ccbAv97V.s:2878   .text.lv_tlsf_check_pool:0000000000000000 lv_tlsf_check_pool
     /tmp/ccbAv97V.s:2914   .text.lv_tlsf_check_pool:000000000000001c $d
     /tmp/ccbAv97V.s:2919   .text.lv_tlsf_size:0000000000000000 $t
     /tmp/ccbAv97V.s:2926   .text.lv_tlsf_size:0000000000000000 lv_tlsf_size
     /tmp/ccbAv97V.s:2941   .text.lv_tlsf_align_size:0000000000000000 $t
     /tmp/ccbAv97V.s:2948   .text.lv_tlsf_align_size:0000000000000000 lv_tlsf_align_size
     /tmp/ccbAv97V.s:2963   .text.lv_tlsf_block_size_min:0000000000000000 $t
     /tmp/ccbAv97V.s:2970   .text.lv_tlsf_block_size_min:0000000000000000 lv_tlsf_block_size_min
     /tmp/ccbAv97V.s:2985   .text.lv_tlsf_block_size_max:0000000000000000 $t
     /tmp/ccbAv97V.s:2992   .text.lv_tlsf_block_size_max:0000000000000000 lv_tlsf_block_size_max
     /tmp/ccbAv97V.s:3007   .text.lv_tlsf_pool_overhead:0000000000000000 $t
     /tmp/ccbAv97V.s:3014   .text.lv_tlsf_pool_overhead:0000000000000000 lv_tlsf_pool_overhead
     /tmp/ccbAv97V.s:3029   .text.lv_tlsf_alloc_overhead:0000000000000000 $t
     /tmp/ccbAv97V.s:3036   .text.lv_tlsf_alloc_overhead:0000000000000000 lv_tlsf_alloc_overhead
     /tmp/ccbAv97V.s:3051   .text.lv_tlsf_add_pool:0000000000000000 $t
     /tmp/ccbAv97V.s:3058   .text.lv_tlsf_add_pool:0000000000000000 lv_tlsf_add_pool
     /tmp/ccbAv97V.s:3176   .text.lv_tlsf_remove_pool:0000000000000000 $t
     /tmp/ccbAv97V.s:3183   .text.lv_tlsf_remove_pool:0000000000000000 lv_tlsf_remove_pool
ARM GAS  /tmp/ccbAv97V.s 			page 103


     /tmp/ccbAv97V.s:3292   .text.lv_tlsf_create:0000000000000000 $t
     /tmp/ccbAv97V.s:3299   .text.lv_tlsf_create:0000000000000000 lv_tlsf_create
     /tmp/ccbAv97V.s:3340   .text.lv_tlsf_create_with_pool:0000000000000000 $t
     /tmp/ccbAv97V.s:3347   .text.lv_tlsf_create_with_pool:0000000000000000 lv_tlsf_create_with_pool
     /tmp/ccbAv97V.s:3390   .text.lv_tlsf_destroy:0000000000000000 $t
     /tmp/ccbAv97V.s:3397   .text.lv_tlsf_destroy:0000000000000000 lv_tlsf_destroy
     /tmp/ccbAv97V.s:3412   .text.lv_tlsf_get_pool:0000000000000000 $t
     /tmp/ccbAv97V.s:3419   .text.lv_tlsf_get_pool:0000000000000000 lv_tlsf_get_pool
     /tmp/ccbAv97V.s:3445   .text.lv_tlsf_malloc:0000000000000000 $t
     /tmp/ccbAv97V.s:3452   .text.lv_tlsf_malloc:0000000000000000 lv_tlsf_malloc
     /tmp/ccbAv97V.s:3507   .text.lv_tlsf_memalign:0000000000000000 $t
     /tmp/ccbAv97V.s:3514   .text.lv_tlsf_memalign:0000000000000000 lv_tlsf_memalign
     /tmp/ccbAv97V.s:3681   .text.lv_tlsf_free:0000000000000000 $t
     /tmp/ccbAv97V.s:3688   .text.lv_tlsf_free:0000000000000000 lv_tlsf_free
     /tmp/ccbAv97V.s:3778   .text.lv_tlsf_realloc:0000000000000000 $t
     /tmp/ccbAv97V.s:3785   .text.lv_tlsf_realloc:0000000000000000 lv_tlsf_realloc

UNDEFINED SYMBOLS
lv_memcpy
