cocci_test_suite() {
	uint32_t cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 87 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 86 */;
	struct msm_drm_private *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 85 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 84 */;
	struct mdp_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 82 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 80 */;
	struct drm_printer cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 32 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 27 */;
	struct mdp5_kms cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 25 */;
	struct mdp_irq *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 23 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 120 */;
	struct mdp5_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 119 */;
	struct msm_kms *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 117 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 117 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 117 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/mdp5/mdp5_irq.c 104 */;
}
