.version 1.4
// Copyright 2010 The MathWorks, Inc.
.target sm_13
.extern .shared .align 1 .b8 block[];
.entry _Z4lifePhii (
.param .u64 __cudaparm__Z4lifePhii_board,
.param .s32 __cudaparm__Z4lifePhii_m,
.param .s32 __cudaparm__Z4lifePhii_n)
{
.reg .u16 %rh<7>;
.reg .u32 %r<161>;
.reg .u64 %rd<30>;
.reg .pred %p<43>;
$LDWbegin__Z4lifePhii:
mov.u64 %rd1, block;
cvt.u32.u16 %r1, %ntid.x;
cvt.u32.u16 %r2, %ctaid.x;
mul.lo.u32 %r3, %r2, %r1;
cvt.u32.u16 %r4, %ntid.y;
cvt.u32.u16 %r5, %ctaid.y;
mul.lo.u32 %r6, %r5, %r4;
cvt.u32.u16 %r7, %tid.x;
add.s32 %r8, %r7, 1;
sub.s32 %r9, %r7, %r1;
cvt.u32.u16 %r10, %tid.y;
add.s32 %r11, %r10, 1;
sub.s32 %r12, %r10, %r4;
add.u32 %r13, %r3, %r7;
add.u32 %r14, %r6, %r10;
setp.ge.s32 %p1, %r8, %r1;
add.s32 %r15, %r9, 1;
setp.ge.s32 %p2, %r11, %r4;
add.s32 %r16, %r12, 1;
ld.param.s32 %r17, [__cudaparm__Z4lifePhii_n];
setp.le.s32 %p3, %r17, %r13;
sub.s32 %r18, %r13, %r17;
ld.param.s32 %r19, [__cudaparm__Z4lifePhii_m];
setp.le.s32 %p4, %r19, %r14;
sub.s32 %r20, %r14, %r19;
selp.s32 %r21, %r15, %r8, %p1;
selp.s32 %r22, %r16, %r11, %p2;
selp.s32 %r23, %r18, %r13, %p3;
selp.s32 %r24, %r20, %r14, %p4;
mov.s32 %r25, 0;
setp.lt.s32 %p5, %r21, %r25;
add.s32 %r26, %r21, %r1;
mov.s32 %r27, 0;
setp.lt.s32 %p6, %r22, %r27;
add.s32 %r28, %r22, %r4;
mov.s32 %r29, 0;
setp.lt.s32 %p7, %r23, %r29;
add.s32 %r30, %r23, %r17;
mov.s32 %r31, 0;
setp.lt.s32 %p8, %r24, %r31;
add.s32 %r32, %r24, %r19;
selp.s32 %r33, %r26, %r21, %p5;
selp.s32 %r34, %r28, %r22, %p6;
selp.s32 %r35, %r30, %r23, %p7;
selp.s32 %r36, %r32, %r24, %p8;
mul.lo.s32 %r37, %r33, %r4;
mul.lo.s32 %r38, %r35, %r19;
add.s32 %r39, %r34, %r37;
cvt.u64.u32 %rd2, %r39;
add.u64 %rd3, %rd2, %rd1;
ld.param.u64 %rd4, [__cudaparm__Z4lifePhii_board];
add.s32 %r40, %r36, %r38;
cvt.s64.s32 %rd5, %r40;
add.u64 %rd6, %rd5, %rd4;
ld.global.u8 %rh1, [%rd6+0];
st.shared.u8 [%rd3+0], %rh1;
setp.ge.s32 %p9, %r10, %r4;
selp.s32 %r41, %r12, %r10, %p9;
mov.s32 %r42, 0;
setp.lt.s32 %p10, %r41, %r42;
add.s32 %r43, %r41, %r4;
selp.s32 %r44, %r43, %r41, %p10;
mov.u32 %r45, 0;
setp.ne.u32 %p11, %r7, %r45;
@%p11 bra $Lt_0_45826;
mov.s32 %r46, 0;
setp.le.s32 %p12, %r1, %r46;
neg.s32 %r47, %r1;
mov.s32 %r48, 0;
selp.s32 %r49, %r47, %r48, %p12;
sub.s32 %r50, %r13, 1;
sub.s32 %r51, %r18, 1;
ld.param.s32 %r17, [__cudaparm__Z4lifePhii_n];
setp.ge.s32 %p13, %r50, %r17;
selp.s32 %r52, %r51, %r50, %p13;
add.s32 %r53, %r52, %r17;
mov.s32 %r54, 0;
setp.lt.s32 %p14, %r52, %r54;
selp.s32 %r55, %r53, %r52, %p14;
ld.param.s32 %r19, [__cudaparm__Z4lifePhii_m];
mul.lo.s32 %r56, %r55, %r19;
add.s32 %r57, %r36, %r56;
cvt.u64.u32 %rd7, %r57;
ld.param.u64 %rd4, [__cudaparm__Z4lifePhii_board];
add.u64 %rd8, %rd7, %rd4;
ld.global.u8 %rh2, [%rd8+0];
add.s32 %r58, %r49, %r1;
mov.s32 %r59, 0;
setp.lt.s32 %p15, %r49, %r59;
selp.s32 %r60, %r58, %r49, %p15;
mul.lo.s32 %r61, %r60, %r4;
add.s32 %r62, %r44, %r61;
cvt.u64.u32 %rd9, %r62;
add.u64 %rd10, %rd9, %rd1;
st.shared.u8 [%rd10+0], %rh2;
$Lt_0_45826:
sub.u32 %r63, %r1, 1;
setp.ne.u32 %p16, %r7, %r63;
@%p16 bra $Lt_0_46338;
add.s32 %r64, %r1, 1;
setp.ge.s32 %p17, %r64, %r1;
add.s32 %r65, %r13, 1;
mov.s32 %r66, 1;
selp.s32 %r67, %r66, %r64, %p17;
add.s32 %r68, %r18, 1;
ld.param.s32 %r17, [__cudaparm__Z4lifePhii_n];
setp.ge.s32 %p18, %r65, %r17;
selp.s32 %r69, %r68, %r65, %p18;
add.s32 %r70, %r69, %r17;
mov.s32 %r71, 0;
setp.lt.s32 %p19, %r69, %r71;
selp.s32 %r72, %r70, %r69, %p19;
ld.param.s32 %r19, [__cudaparm__Z4lifePhii_m];
mul.lo.s32 %r73, %r72, %r19;
add.s32 %r74, %r36, %r73;
cvt.u64.u32 %rd11, %r74;
ld.param.u64 %rd4, [__cudaparm__Z4lifePhii_board];
add.u64 %rd12, %rd11, %rd4;
ld.global.u8 %rh3, [%rd12+0];
add.s32 %r75, %r67, %r1;
mov.s32 %r76, 0;
setp.lt.s32 %p20, %r67, %r76;
selp.s32 %r77, %r75, %r67, %p20;
mul.lo.s32 %r78, %r77, %r4;
add.s32 %r79, %r44, %r78;
cvt.u64.u32 %rd13, %r79;
add.u64 %rd14, %rd13, %rd1;
st.shared.u8 [%rd14+0], %rh3;
$Lt_0_46338:
mov.u32 %r80, 0;
setp.ne.u32 %p21, %r10, %r80;
@%p21 bra $Lt_0_46850;
setp.ge.s32 %p22, %r7, %r1;
mov.s32 %r81, 0;
setp.le.s32 %p23, %r4, %r81;
neg.s32 %r82, %r4;
selp.s32 %r83, %r9, %r7, %p22;
mov.s32 %r84, 0;
selp.s32 %r85, %r82, %r84, %p23;
sub.s32 %r86, %r14, 1;
sub.s32 %r87, %r20, 1;
ld.param.s32 %r19, [__cudaparm__Z4lifePhii_m];
setp.ge.s32 %p24, %r86, %r19;
selp.s32 %r88, %r87, %r86, %p24;
add.s32 %r89, %r88, %r19;
mov.s32 %r90, 0;
setp.lt.s32 %p25, %r88, %r90;
selp.s32 %r91, %r89, %r88, %p25;
add.s32 %r92, %r91, %r38;
cvt.u64.u32 %rd15, %r92;
ld.param.u64 %rd4, [__cudaparm__Z4lifePhii_board];
add.u64 %rd16, %rd15, %rd4;
ld.global.u8 %rh4, [%rd16+0];
add.s32 %r93, %r85, %r4;
mov.s32 %r94, 0;
setp.lt.s32 %p26, %r85, %r94;
selp.s32 %r95, %r93, %r85, %p26;
add.s32 %r96, %r83, %r1;
mov.s32 %r97, 0;
setp.lt.s32 %p27, %r83, %r97;
selp.s32 %r98, %r96, %r83, %p27;
mul.lo.s32 %r99, %r98, %r4;
add.s32 %r100, %r95, %r99;
cvt.u64.u32 %rd17, %r100;
add.u64 %rd18, %rd17, %rd1;
st.shared.u8 [%rd18+0], %rh4;
$Lt_0_46850:
sub.u32 %r101, %r4, 1;
setp.ne.u32 %p28, %r10, %r101;
@%p28 bra $Lt_0_47362;
setp.ge.s32 %p29, %r7, %r1;
add.s32 %r102, %r4, 1;
selp.s32 %r103, %r9, %r7, %p29;
setp.ge.s32 %p30, %r102, %r4;
add.s32 %r104, %r14, 1;
mov.s32 %r105, 1;
selp.s32 %r106, %r105, %r102, %p30;
add.s32 %r107, %r20, 1;
ld.param.s32 %r19, [__cudaparm__Z4lifePhii_m];
setp.ge.s32 %p31, %r104, %r19;
selp.s32 %r108, %r107, %r104, %p31;
add.s32 %r109, %r108, %r19;
mov.s32 %r110, 0;
setp.lt.s32 %p32, %r108, %r110;
selp.s32 %r111, %r109, %r108, %p32;
add.s32 %r112, %r111, %r38;
cvt.u64.u32 %rd19, %r112;
ld.param.u64 %rd4, [__cudaparm__Z4lifePhii_board];
add.u64 %rd20, %rd19, %rd4;
ld.global.u8 %rh5, [%rd20+0];
add.s32 %r113, %r106, %r4;
mov.s32 %r114, 0;
setp.lt.s32 %p33, %r106, %r114;
selp.s32 %r115, %r113, %r106, %p33;
add.s32 %r116, %r103, %r1;
mov.s32 %r117, 0;
setp.lt.s32 %p34, %r103, %r117;
selp.s32 %r118, %r116, %r103, %p34;
mul.lo.s32 %r119, %r118, %r4;
add.s32 %r120, %r115, %r119;
cvt.u64.u32 %rd21, %r120;
add.u64 %rd22, %rd21, %rd1;
st.shared.u8 [%rd22+0], %rh5;
$Lt_0_47362:
bar.sync 0;
mov.s32 %r121, %r7;
add.u32 %r122, %r7, 3;
add.s32 %r123, %r10, 2;
add.s32 %r124, %r12, 2;
setp.ge.s32 %p35, %r123, %r4;
selp.s32 %r125, %r124, %r123, %p35;
mov.s32 %r126, 0;
setp.lt.s32 %p36, %r125, %r126;
add.s32 %r127, %r125, %r4;
selp.s32 %r128, %r127, %r125, %p36;
mov.s32 %r129, 0;
$Lt_0_48386:
setp.ge.s32 %p37, %r121, %r1;
sub.s32 %r130, %r121, %r1;
selp.s32 %r131, %r130, %r121, %p37;
mov.s32 %r132, 0;
setp.lt.s32 %p38, %r131, %r132;
add.s32 %r133, %r131, %r1;
selp.s32 %r134, %r133, %r131, %p38;
mul.lo.s32 %r135, %r134, %r4;
add.s32 %r136, %r44, %r135;
cvt.u64.u32 %rd23, %r136;
add.u64 %rd24, %rd23, %rd1;
ld.shared.u8 %r137, [%rd24+0];
add.s32 %r129, %r129, %r137;
setp.eq.s32 %p39, %r8, %r121;
@%p39 bra $Lt_0_49154;
add.s32 %r138, %r34, %r135;
cvt.u64.u32 %rd25, %r138;
add.u64 %rd26, %rd25, %rd1;
ld.shared.u8 %r139, [%rd26+0];
add.s32 %r129, %r129, %r139;
$Lt_0_49154:
add.s32 %r140, %r128, %r135;
cvt.u64.u32 %rd27, %r140;
add.u64 %rd28, %rd27, %rd1;
ld.shared.u8 %r141, [%rd28+0];
add.s32 %r129, %r129, %r141;
add.u32 %r121, %r121, 1;
setp.ne.s32 %p40, %r121, %r122;
@%p40 bra $Lt_0_48386;
set.gt.u32.s32 %r142, %r19, %r14;
neg.s32 %r143, %r142;
set.gt.u32.s32 %r144, %r17, %r13;
neg.s32 %r145, %r144;
and.b32 %r146, %r143, %r145;
mov.u32 %r147, 0;
setp.eq.s32 %p41, %r146, %r147;
@%p41 bra $Lt_0_50434;
mov.s32 %r148, 3;
set.eq.u32.s32 %r149, %r129, %r148;
neg.s32 %r150, %r149;
mov.s32 %r151, 2;
set.eq.u32.s32 %r152, %r129, %r151;
neg.s32 %r153, %r152;
ld.shared.u8 %r154, [%rd3+0];
mov.s32 %r155, 0;
set.ne.u32.s32 %r156, %r154, %r155;
neg.s32 %r157, %r156;
and.b32 %r158, %r153, %r157;
or.b32 %r159, %r150, %r158;
st.global.u8 [%rd6+0], %r159;
$Lt_0_50434:
exit;
$LDWend__Z4lifePhii:
} 
