

================================================================
== Vivado HLS Report for 'kernel_matrix_tiled'
================================================================
* Date:           Thu Jun 20 10:33:34 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kernel_matrix_tiled
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.495|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+----------------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |      Trip      |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------+------+------+----------+-----------+-----------+----------------+----------+
        |- Loop 1         |  1568|  1568|         2|          -|          -|             784|    no    |
        |- Loop 2         |     ?|     ?|         ?|          -|          -| 0 ~ 4294967300 |    no    |
        | + Loop 2.1      |  1568|  1568|         2|          -|          -|             784|    no    |
        | + Loop 2.2      |     ?|     ?|      5515|          -|          -|               ?|    no    |
        |  ++ Loop 2.2.1  |  1568|  1568|         2|          -|          -|             784|    no    |
        |  ++ Loop 2.2.2  |  3930|  3930|        16|          5|          1|             784|    yes   |
        |- Loop 3         |     ?|     ?|         3|          -|          -|               ?|    no    |
        +-----------------+------+------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|     10|       0|    786|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     12|    1093|   1977|
|Memory           |      268|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    802|
|Register         |        0|      -|    1255|     32|
+-----------------+---------+-------+--------+-------+
|Total            |      268|     23|    2348|   3597|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       95|     10|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |kernel_matrix_tiled_CONTROL_BUS_s_axi_U  |kernel_matrix_tiled_CONTROL_BUS_s_axi  |        0|      0|   74|  104|
    |kernel_matrix_tilfYi_U1                  |kernel_matrix_tilfYi                   |        0|      2|  205|  390|
    |kernel_matrix_tilg8j_U2                  |kernel_matrix_tilg8j                   |        0|      3|  143|  321|
    |kernel_matrix_tilhbi_U3                  |kernel_matrix_tilhbi                   |        0|      7|  277|  924|
    |kernel_matrix_tilibs_U4                  |kernel_matrix_tilibs                   |        0|      0|  394|  238|
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                    |                                       |        0|     12| 1093| 1977|
    +-----------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |kernel_matrix_tiljbC_U5  |kernel_matrix_tiljbC  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |input_buf_U   |kernel_matrix_tilbkb  |      256|  0|   0|  78400|   32|     1|      2508800|
    |index_buf_U   |kernel_matrix_tilcud  |        2|  0|   0|    784|   32|     1|        25088|
    |temp2_buf_U   |kernel_matrix_tilcud  |        2|  0|   0|    784|   32|     1|        25088|
    |result_buf_U  |kernel_matrix_tileOg  |        8|  0|   0|   2500|   32|     1|        80000|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                      |      268|  0|   0|  82468|  128|     4|      2638976|
    +--------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_510_p2                              |     *    |      3|  0|  44|          26|           7|
    |m_mid2_fu_572_p2                             |     *    |      3|  0|  44|          26|           7|
    |mul_fu_457_p2                                |     *    |      4|  0|  22|          33|          32|
    |TILE_SIZE_fu_483_p2                          |     +    |      0|  0|  33|           1|          26|
    |i_2_fu_635_p2                                |     +    |      0|  0|  15|           7|           1|
    |i_3_fu_677_p2                                |     +    |      0|  0|  14|          10|           1|
    |indvar_flatten_next_fu_535_p2                |     +    |      0|  0|  40|          33|           1|
    |j_1_fu_501_p2                                |     +    |      0|  0|  14|          10|           1|
    |j_2_fu_592_p2                                |     +    |      0|  0|  14|          10|           1|
    |l_1_fu_646_p2                                |     +    |      0|  0|  14|          10|           1|
    |m_fu_694_p2                                  |     +    |      0|  0|  39|          32|           1|
    |next_mul_fu_624_p2                           |     +    |      0|  0|  71|          10|          64|
    |os_idx_2_fu_705_p2                           |     +    |      0|  0|  39|          32|           1|
    |p_1_fu_541_p2                                |     +    |      0|  0|  33|          26|           1|
    |tmp_10_fu_656_p2                             |     +    |      0|  0|  25|          18|          18|
    |tmp_3_fu_602_p2                              |     +    |      0|  0|  24|          17|          17|
    |tmp_3_mid2_fu_578_p2                         |     +    |      0|  0|  39|          32|           7|
    |kernel_in_stream_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |kernel_in_stream_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |kernel_index_stream_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |kernel_index_stream_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |kernel_out_stream_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_586_p2                          |   icmp   |      0|  0|  13|          10|           9|
    |exitcond2_fu_547_p2                          |   icmp   |      0|  0|  11|           7|           6|
    |exitcond3_fu_495_p2                          |   icmp   |      0|  0|  13|          10|           9|
    |exitcond8_fu_700_p2                          |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_flatten_fu_530_p2                   |   icmp   |      0|  0|  21|          33|          33|
    |exitcond_fu_640_p2                           |   icmp   |      0|  0|  13|          10|           9|
    |kernel_in_stream_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |kernel_index_stream_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |kernel_out_stream_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |kernel_out_stream_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |last_assign_fu_716_p2                        |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_477_p2                              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_i_fu_671_p2                              |   icmp   |      0|  0|  13|          10|           9|
    |tmp_s_fu_630_p2                              |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state78                             |    or    |      0|  0|   2|           1|           1|
    |TILE_SIZE_1_fu_488_p3                        |  select  |      0|  0|  26|           1|          26|
    |i_mid2_fu_553_p3                             |  select  |      0|  0|   7|           1|           1|
    |m_mid2_v_v_fu_561_p3                         |  select  |      0|  0|  26|           1|          26|
    |ap_enable_pp0                                |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                      |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |     10|  0| 786|         540|         428|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  313|         70|    1|         70|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |    9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_408_p4           |    9|          2|   10|         20|
    |grp_fu_426_opcode                      |   15|          3|    2|          6|
    |grp_fu_426_p0                          |   15|          3|   32|         96|
    |grp_fu_426_p1                          |   15|          3|   32|         96|
    |grp_fu_431_p0                          |   15|          3|   32|         96|
    |grp_fu_431_p1                          |   15|          3|   32|         96|
    |i_i_reg_404                            |    9|          2|   10|         20|
    |i_reg_337                              |    9|          2|    7|         14|
    |index_buf_address0                     |   15|          3|   10|         30|
    |indvar_flatten_reg_315                 |    9|          2|   33|         66|
    |input_buf_address0                     |   15|          3|   17|         51|
    |j1_reg_348                             |    9|          2|   10|         20|
    |j_reg_303                              |    9|          2|   10|         20|
    |kernel_in_stream_TDATA_blk_n           |    9|          2|    1|          2|
    |kernel_in_stream_data_V_0_data_out     |    9|          2|   32|         64|
    |kernel_in_stream_data_V_0_state        |   15|          3|    2|          6|
    |kernel_in_stream_dest_V_0_state        |   15|          3|    2|          6|
    |kernel_index_stream_TDATA_blk_n        |    9|          2|    1|          2|
    |kernel_index_stream_data_V_0_data_out  |    9|          2|   32|         64|
    |kernel_index_stream_data_V_0_state     |   15|          3|    2|          6|
    |kernel_index_stream_dest_V_0_state     |   15|          3|    2|          6|
    |kernel_out_stream_TDATA_blk_n          |    9|          2|    1|          2|
    |kernel_out_stream_data_V_1_data_out    |    9|          2|   32|         64|
    |kernel_out_stream_data_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_dest_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_id_V_1_state         |   15|          3|    2|          6|
    |kernel_out_stream_keep_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_last_V_1_data_out    |    9|          2|    1|          2|
    |kernel_out_stream_last_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_strb_V_1_state       |   15|          3|    2|          6|
    |kernel_out_stream_user_V_1_state       |   15|          3|    2|          6|
    |l_reg_380                              |    9|          2|   10|         20|
    |m1_reg_359                             |    9|          2|   32|         64|
    |os_idx_reg_415                         |    9|          2|   32|         64|
    |p_reg_326                              |    9|          2|   26|         52|
    |phi_mul_reg_369                        |    9|          2|   64|        128|
    |result_buf_address0                    |   15|          3|   12|         36|
    |sum_i_reg_392                          |    9|          2|   32|         64|
    |temp2_buf_address0                     |   15|          3|   10|         30|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  802|        172|  580|       1429|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |TILE_SIZE_1_reg_746                     |  26|   0|   26|          0|
    |TILE_SIZE_cast_reg_740                  |  26|   0|   26|          0|
    |ap_CS_fsm                               |  69|   0|   69|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |bound_reg_759                           |  31|   0|   33|          2|
    |i_3_reg_849                             |  10|   0|   10|          0|
    |i_i_reg_404                             |  10|   0|   10|          0|
    |i_mid2_reg_772                          |   7|   0|    7|          0|
    |i_reg_337                               |   7|   0|    7|          0|
    |index_buf_load_reg_864                  |  32|   0|   32|          0|
    |indvar_flatten_next_reg_767             |  33|   0|   33|          0|
    |indvar_flatten_reg_315                  |  33|   0|   33|          0|
    |j1_reg_348                              |  10|   0|   10|          0|
    |j_1_reg_754                             |  10|   0|   10|          0|
    |j_2_reg_803                             |  10|   0|   10|          0|
    |j_reg_303                               |  10|   0|   10|          0|
    |kernel_in_stream_data_V_0_payload_A     |  32|   0|   32|          0|
    |kernel_in_stream_data_V_0_payload_B     |  32|   0|   32|          0|
    |kernel_in_stream_data_V_0_sel_rd        |   1|   0|    1|          0|
    |kernel_in_stream_data_V_0_sel_wr        |   1|   0|    1|          0|
    |kernel_in_stream_data_V_0_state         |   2|   0|    2|          0|
    |kernel_in_stream_dest_V_0_state         |   2|   0|    2|          0|
    |kernel_index_stream_data_V_0_payload_A  |  32|   0|   32|          0|
    |kernel_index_stream_data_V_0_payload_B  |  32|   0|   32|          0|
    |kernel_index_stream_data_V_0_sel_rd     |   1|   0|    1|          0|
    |kernel_index_stream_data_V_0_sel_wr     |   1|   0|    1|          0|
    |kernel_index_stream_data_V_0_state      |   2|   0|    2|          0|
    |kernel_index_stream_dest_V_0_state      |   2|   0|    2|          0|
    |kernel_out_stream_data_V_1_payload_A    |  32|   0|   32|          0|
    |kernel_out_stream_data_V_1_payload_B    |  32|   0|   32|          0|
    |kernel_out_stream_data_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_data_V_1_sel_wr       |   1|   0|    1|          0|
    |kernel_out_stream_data_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_dest_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_dest_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_id_V_1_sel_rd         |   1|   0|    1|          0|
    |kernel_out_stream_id_V_1_state          |   2|   0|    2|          0|
    |kernel_out_stream_keep_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_keep_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_last_V_1_payload_A    |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_payload_B    |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_sel_wr       |   1|   0|    1|          0|
    |kernel_out_stream_last_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_strb_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_strb_V_1_state        |   2|   0|    2|          0|
    |kernel_out_stream_user_V_1_sel_rd       |   1|   0|    1|          0|
    |kernel_out_stream_user_V_1_state        |   2|   0|    2|          0|
    |l_1_reg_835                             |  10|   0|   10|          0|
    |l_reg_380                               |  10|   0|   10|          0|
    |last_assign_reg_908                     |   1|   0|    1|          0|
    |length_x_0_data_reg                     |  32|   0|   32|          0|
    |length_x_0_vld_reg                      |   0|   0|    1|          1|
    |length_x_read_reg_732                   |  32|   0|   32|          0|
    |m1_reg_359                              |  32|   0|   32|          0|
    |m_mid2_reg_784                          |  30|   0|   32|          2|
    |m_mid2_v_v_reg_778                      |  26|   0|   26|          0|
    |next_mul_reg_818                        |  64|   0|   64|          0|
    |os_idx_2_reg_898                        |  32|   0|   32|          0|
    |os_idx_reg_415                          |  32|   0|   32|          0|
    |p_reg_326                               |  26|   0|   26|          0|
    |phi_mul_reg_369                         |  64|   0|   64|          0|
    |reg_442                                 |  32|   0|   32|          0|
    |sum_i_reg_392                           |  32|   0|   32|          0|
    |temp2_buf_load_reg_869                  |  32|   0|   32|          0|
    |tmp_2_i_reg_885                         |  32|   0|   32|          0|
    |tmp_2_reg_795                           |  17|   0|   17|          0|
    |tmp_3_mid2_reg_790                      |  30|   0|   32|          2|
    |tmp_3_reg_808                           |  17|   0|   17|          0|
    |tmp_4_i_reg_874                         |  32|   0|   32|          0|
    |tmp_5_reg_813                           |  18|   0|   18|          0|
    |tmp_i_reg_845                           |   1|   0|    1|          0|
    |tmp_i_reg_845                           |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1255|  32| 1199|          7|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID   |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_AWREADY   | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_AWADDR    |  in |    5|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WVALID    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WREADY    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WDATA     |  in |   32|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_WSTRB     |  in |    4|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARVALID   |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARREADY   | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_ARADDR    |  in |    5|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RVALID    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RREADY    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RDATA     | out |   32|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_RRESP     | out |    2|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BVALID    | out |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BREADY    |  in |    1|    s_axi   |         CONTROL_BUS        |    pointer   |
|s_axi_CONTROL_BUS_BRESP     | out |    2|    s_axi   |         CONTROL_BUS        |    pointer   |
|ap_clk                      |  in |    1| ap_ctrl_hs |     kernel_matrix_tiled    | return value |
|ap_rst_n                    |  in |    1| ap_ctrl_hs |     kernel_matrix_tiled    | return value |
|interrupt                   | out |    1| ap_ctrl_hs |     kernel_matrix_tiled    | return value |
|kernel_in_stream_TDATA      |  in |   32|    axis    |   kernel_in_stream_data_V  |    pointer   |
|kernel_in_stream_TVALID     |  in |    1|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TREADY     | out |    1|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TDEST      |  in |    5|    axis    |   kernel_in_stream_dest_V  |    pointer   |
|kernel_in_stream_TKEEP      |  in |    4|    axis    |   kernel_in_stream_keep_V  |    pointer   |
|kernel_in_stream_TSTRB      |  in |    4|    axis    |   kernel_in_stream_strb_V  |    pointer   |
|kernel_in_stream_TUSER      |  in |    4|    axis    |   kernel_in_stream_user_V  |    pointer   |
|kernel_in_stream_TLAST      |  in |    1|    axis    |   kernel_in_stream_last_V  |    pointer   |
|kernel_in_stream_TID        |  in |    5|    axis    |    kernel_in_stream_id_V   |    pointer   |
|kernel_index_stream_TDATA   |  in |   32|    axis    | kernel_index_stream_data_V |    pointer   |
|kernel_index_stream_TVALID  |  in |    1|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TREADY  | out |    1|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TDEST   |  in |    5|    axis    | kernel_index_stream_dest_V |    pointer   |
|kernel_index_stream_TKEEP   |  in |    4|    axis    | kernel_index_stream_keep_V |    pointer   |
|kernel_index_stream_TSTRB   |  in |    4|    axis    | kernel_index_stream_strb_V |    pointer   |
|kernel_index_stream_TUSER   |  in |    4|    axis    | kernel_index_stream_user_V |    pointer   |
|kernel_index_stream_TLAST   |  in |    1|    axis    | kernel_index_stream_last_V |    pointer   |
|kernel_index_stream_TID     |  in |    5|    axis    |  kernel_index_stream_id_V  |    pointer   |
|kernel_out_stream_TDATA     | out |   32|    axis    |  kernel_out_stream_data_V  |    pointer   |
|kernel_out_stream_TVALID    | out |    1|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TREADY    |  in |    1|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TDEST     | out |    5|    axis    |  kernel_out_stream_dest_V  |    pointer   |
|kernel_out_stream_TKEEP     | out |    4|    axis    |  kernel_out_stream_keep_V  |    pointer   |
|kernel_out_stream_TSTRB     | out |    4|    axis    |  kernel_out_stream_strb_V  |    pointer   |
|kernel_out_stream_TUSER     | out |    4|    axis    |  kernel_out_stream_user_V  |    pointer   |
|kernel_out_stream_TLAST     | out |    1|    axis    |  kernel_out_stream_last_V  |    pointer   |
|kernel_out_stream_TID       | out |    5|    axis    |   kernel_out_stream_id_V   |    pointer   |
+----------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 80
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / (!exitcond3)
	40  / (exitcond3)
39 --> 
	38  / true
40 --> 
	41  / (!exitcond_flatten)
	78  / (exitcond_flatten)
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / (!exitcond1)
	45  / (exitcond1)
44 --> 
	43  / true
45 --> 
	46  / (tmp_s)
	40  / (!tmp_s)
46 --> 
	47  / (!exitcond)
	48  / (exitcond)
47 --> 
	46  / true
48 --> 
	64  / (tmp_i)
	49  / (!tmp_i)
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	48  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	45  / true
78 --> 
	79  / (!exitcond8)
79 --> 
	80  / true
80 --> 
	78  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 81 [1/1] (3.25ns)   --->   "%input_buf = alloca [78400 x float], align 4" [kernel_matrix_tiled/top.cpp:23]   --->   Operation 81 'alloca' 'input_buf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 82 [1/1] (3.25ns)   --->   "%index_buf = alloca [784 x float], align 16" [kernel_matrix_tiled/top.cpp:24]   --->   Operation 82 'alloca' 'index_buf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%temp2_buf = alloca [784 x float], align 16" [kernel_matrix_tiled/top.cpp:25]   --->   Operation 83 'alloca' 'temp2_buf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 84 [1/1] (3.25ns)   --->   "%result_buf = alloca [2500 x float], align 16" [kernel_matrix_tiled/top.cpp:26]   --->   Operation 84 'alloca' 'result_buf' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_1 : Operation 85 [2/2] (1.00ns)   --->   "%length_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_x)" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 85 'read' 'length_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 5.13>
ST_2 : Operation 86 [1/2] (1.00ns)   --->   "%length_x_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %length_x)" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 86 'read' 'length_x_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 87 [36/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 87 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 88 [35/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 88 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 89 [34/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 89 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 90 [33/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 90 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 91 [32/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 91 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 92 [31/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 92 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 93 [30/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 93 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 94 [29/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 94 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 95 [28/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 95 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 96 [27/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 96 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 97 [26/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 97 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 98 [25/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 98 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 99 [24/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 99 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 100 [23/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 100 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 101 [22/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 101 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 102 [21/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 102 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 103 [20/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 103 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 104 [19/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 104 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 105 [18/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 105 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 106 [17/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 106 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 107 [16/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 107 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 108 [15/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 108 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 109 [14/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 109 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 110 [13/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 110 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 111 [12/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 111 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 112 [11/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 112 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 113 [10/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 113 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 114 [9/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 114 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 115 [8/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 115 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 116 [7/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 116 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 117 [6/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 117 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 118 [5/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 118 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 119 [4/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 119 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 120 [3/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 120 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.49>
ST_36 : Operation 121 [2/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 121 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 122 [1/1] (0.00ns)   --->   "%zext_cast = zext i32 %length_x_read to i65" [kernel_matrix_tiled/top.cpp:31]   --->   Operation 122 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 123 [1/1] (8.49ns)   --->   "%mul = mul i65 5497558139, %zext_cast" [kernel_matrix_tiled/top.cpp:31]   --->   Operation 123 'mul' 'mul' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 124 [1/1] (0.00ns)   --->   "%TILE_SIZE_cast = call i26 @_ssdm_op_PartSelect.i26.i65.i32.i32(i65 %mul, i32 39, i32 64)" [kernel_matrix_tiled/top.cpp:31]   --->   Operation 124 'partselect' 'TILE_SIZE_cast' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 6.45>
ST_37 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_in_stream_data_V), !map !55"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_keep_V), !map !59"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_strb_V), !map !63"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_in_stream_user_V), !map !67"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_in_stream_last_V), !map !71"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_in_stream_id_V), !map !75"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_in_stream_dest_V), !map !79"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_index_stream_data_V), !map !83"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_keep_V), !map !87"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_strb_V), !map !91"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_index_stream_user_V), !map !95"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_index_stream_last_V), !map !99"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_id_V), !map !103"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_index_stream_dest_V), !map !107"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_out_stream_data_V), !map !111"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_keep_V), !map !115"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_strb_V), !map !119"   --->   Operation 141 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %kernel_out_stream_user_V), !map !123"   --->   Operation 142 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %kernel_out_stream_last_V), !map !127"   --->   Operation 143 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_out_stream_id_V), !map !131"   --->   Operation 144 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %kernel_out_stream_dest_V), !map !135"   --->   Operation 145 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length_x), !map !139"   --->   Operation 146 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @kernel_matrix_tiled_s) nounwind"   --->   Operation 147 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kernel_matrix_tiled/top.cpp:9]   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length_x, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kernel_matrix_tiled/top.cpp:10]   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kernel_matrix_tiled/top.cpp:11]   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kernel_matrix_tiled/top.cpp:12]   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kernel_matrix_tiled/top.cpp:13]   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 153 [1/36] (4.13ns)   --->   "%tmp = urem i32 %length_x_read, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 153 'urem' 'tmp' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %tmp to i8" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 154 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 155 [1/1] (1.55ns)   --->   "%tmp_8 = icmp eq i8 %tmp_4, 0" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 155 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 156 [1/1] (2.37ns)   --->   "%TILE_SIZE = add i26 1, %TILE_SIZE_cast" [kernel_matrix_tiled/top.cpp:33]   --->   Operation 156 'add' 'TILE_SIZE' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 157 [1/1] (0.76ns)   --->   "%TILE_SIZE_1 = select i1 %tmp_8, i26 %TILE_SIZE_cast, i26 %TILE_SIZE" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 157 'select' 'TILE_SIZE_1' <Predicate = true> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 158 [1/1] (1.76ns)   --->   "br label %1" [kernel_matrix_tiled/top.cpp:40]   --->   Operation 158 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 159 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %0 ], [ %j_1, %2 ]"   --->   Operation 159 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 160 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %j, -240" [kernel_matrix_tiled/top.cpp:40]   --->   Operation 160 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 161 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 161 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 162 [1/1] (1.73ns)   --->   "%j_1 = add i10 %j, 1" [kernel_matrix_tiled/top.cpp:40]   --->   Operation 162 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader5.preheader, label %2" [kernel_matrix_tiled/top.cpp:40]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 164 [2/2] (0.00ns)   --->   "%empty_5 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V)"   --->   Operation 164 'read' 'empty_5' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_38 : Operation 165 [1/1] (0.00ns)   --->   "%cast = zext i26 %TILE_SIZE_1 to i33" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 165 'zext' 'cast' <Predicate = (exitcond3)> <Delay = 0.00>
ST_38 : Operation 166 [1/1] (6.91ns)   --->   "%bound = mul i33 %cast, 100" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 166 'mul' 'bound' <Predicate = (exitcond3)> <Delay = 6.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 167 [1/1] (1.76ns)   --->   "br label %3" [kernel_matrix_tiled/top.cpp:46]   --->   Operation 167 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_1 = zext i10 %j to i64" [kernel_matrix_tiled/top.cpp:41]   --->   Operation 168 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 169 [1/2] (0.00ns)   --->   "%empty_5 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_index_stream_data_V, i4* %kernel_index_stream_keep_V, i4* %kernel_index_stream_strb_V, i4* %kernel_index_stream_user_V, i1* %kernel_index_stream_last_V, i5* %kernel_index_stream_id_V, i5* %kernel_index_stream_dest_V)"   --->   Operation 169 'read' 'empty_5' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 170 [1/1] (0.00ns)   --->   "%kernel_index_stream_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_5, 0"   --->   Operation 170 'extractvalue' 'kernel_index_stream_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast8 = bitcast i32 %kernel_index_stream_s to float"   --->   Operation 171 'bitcast' 'bitcast8' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 172 [1/1] (0.00ns)   --->   "%index_buf_addr = getelementptr inbounds [784 x float]* %index_buf, i64 0, i64 %tmp_1" [kernel_matrix_tiled/top.cpp:42]   --->   Operation 172 'getelementptr' 'index_buf_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 173 [1/1] (3.25ns)   --->   "store float %bitcast8, float* %index_buf_addr, align 4" [kernel_matrix_tiled/top.cpp:42]   --->   Operation 173 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_39 : Operation 174 [1/1] (0.00ns)   --->   "br label %1" [kernel_matrix_tiled/top.cpp:40]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 38> <Delay = 3.45>
ST_40 : Operation 175 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader5.preheader ], [ %indvar_flatten_next, %8 ]"   --->   Operation 175 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%p = phi i26 [ 0, %.preheader5.preheader ], [ %m_mid2_v_v, %8 ]" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 176 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %.preheader5.preheader ], [ %i_2, %8 ]"   --->   Operation 177 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %bound" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 178 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 179 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 179 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %.preheader5" [kernel_matrix_tiled/top.cpp:30]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 181 [1/1] (2.37ns)   --->   "%p_1 = add i26 %p, 1" [kernel_matrix_tiled/top.cpp:46]   --->   Operation 181 'add' 'p_1' <Predicate = (!exitcond_flatten)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 182 [1/1] (1.48ns)   --->   "%exitcond2 = icmp eq i7 %i, -28" [kernel_matrix_tiled/top.cpp:47]   --->   Operation 182 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 183 [1/1] (0.99ns)   --->   "%i_mid2 = select i1 %exitcond2, i7 0, i7 %i" [kernel_matrix_tiled/top.cpp:47]   --->   Operation 183 'select' 'i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 184 [1/1] (0.76ns)   --->   "%m_mid2_v_v = select i1 %exitcond2, i26 %p_1, i26 %p" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 184 'select' 'm_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 185 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel_matrix_tiled/top.cpp:64]   --->   Operation 185 'br' <Predicate = (exitcond_flatten)> <Delay = 1.76>

State 41 <SV = 39> <Delay = 6.91>
ST_41 : Operation 186 [1/1] (0.00ns)   --->   "%m_mid2_v = zext i26 %m_mid2_v_v to i32" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 186 'zext' 'm_mid2_v' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 187 [1/1] (6.91ns)   --->   "%m_mid2 = mul i32 %m_mid2_v, 100" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 187 'mul' 'm_mid2' <Predicate = true> <Delay = 6.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.50> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 6.38>
ST_42 : Operation 188 [1/1] (2.55ns)   --->   "%tmp_3_mid2 = add i32 %m_mid2, 100" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 188 'add' 'tmp_3_mid2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i7 %i_mid2 to i17" [kernel_matrix_tiled/top.cpp:50]   --->   Operation 189 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 190 [1/1] (6.38ns)   --->   "%tmp_2 = mul i17 %tmp_6_cast, 784" [kernel_matrix_tiled/top.cpp:50]   --->   Operation 190 'mul' 'tmp_2' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 191 [1/1] (1.76ns)   --->   "br label %4" [kernel_matrix_tiled/top.cpp:48]   --->   Operation 191 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 41> <Delay = 2.74>
ST_43 : Operation 192 [1/1] (0.00ns)   --->   "%j1 = phi i10 [ 0, %.preheader5 ], [ %j_2, %5 ]"   --->   Operation 192 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 193 [1/1] (1.77ns)   --->   "%exitcond1 = icmp eq i10 %j1, -240" [kernel_matrix_tiled/top.cpp:48]   --->   Operation 193 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 194 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 194 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 195 [1/1] (1.73ns)   --->   "%j_2 = add i10 %j1, 1" [kernel_matrix_tiled/top.cpp:48]   --->   Operation 195 'add' 'j_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader6.preheader, label %5" [kernel_matrix_tiled/top.cpp:48]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 197 [2/2] (0.00ns)   --->   "%empty_7 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V)"   --->   Operation 197 'read' 'empty_7' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_43 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %j1 to i17" [kernel_matrix_tiled/top.cpp:50]   --->   Operation 198 'zext' 'tmp_4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_43 : Operation 199 [1/1] (2.10ns)   --->   "%tmp_3 = add i17 %tmp_2, %tmp_4_cast" [kernel_matrix_tiled/top.cpp:50]   --->   Operation 199 'add' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 200 [1/1] (1.76ns)   --->   "br label %.preheader6"   --->   Operation 200 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 44 <SV = 42> <Delay = 3.25>
ST_44 : Operation 201 [1/2] (0.00ns)   --->   "%empty_7 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_in_stream_data_V, i4* %kernel_in_stream_keep_V, i4* %kernel_in_stream_strb_V, i4* %kernel_in_stream_user_V, i1* %kernel_in_stream_last_V, i5* %kernel_in_stream_id_V, i5* %kernel_in_stream_dest_V)"   --->   Operation 201 'read' 'empty_7' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "%kernel_in_stream_dat = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_7, 0"   --->   Operation 202 'extractvalue' 'kernel_in_stream_dat' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%bitcast = bitcast i32 %kernel_in_stream_dat to float"   --->   Operation 203 'bitcast' 'bitcast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i17 %tmp_3 to i64" [kernel_matrix_tiled/top.cpp:50]   --->   Operation 204 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_3_cast" [kernel_matrix_tiled/top.cpp:50]   --->   Operation 205 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 206 [1/1] (3.25ns)   --->   "store float %bitcast, float* %input_buf_addr, align 4" [kernel_matrix_tiled/top.cpp:50]   --->   Operation 206 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_44 : Operation 207 [1/1] (0.00ns)   --->   "br label %4" [kernel_matrix_tiled/top.cpp:48]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 42> <Delay = 3.52>
ST_45 : Operation 208 [1/1] (0.00ns)   --->   "%m1 = phi i32 [ %m, %rbf_kernel.exit ], [ %m_mid2, %.preheader6.preheader ]"   --->   Operation 208 'phi' 'm1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 209 [1/1] (0.00ns)   --->   "%phi_mul = phi i64 [ %next_mul, %rbf_kernel.exit ], [ 0, %.preheader6.preheader ]"   --->   Operation 209 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i64 %phi_mul to i18"   --->   Operation 210 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 211 [1/1] (3.52ns)   --->   "%next_mul = add i64 784, %phi_mul"   --->   Operation 211 'add' 'next_mul' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 212 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %m1, %tmp_3_mid2" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 212 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader4.preheader, label %8" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 214 [1/1] (1.76ns)   --->   "br label %.preheader4" [kernel_matrix_tiled/top.cpp:54]   --->   Operation 214 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_45 : Operation 215 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i_mid2, 1" [kernel_matrix_tiled/top.cpp:47]   --->   Operation 215 'add' 'i_2' <Predicate = (!tmp_s)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 216 [1/1] (0.00ns)   --->   "br label %3" [kernel_matrix_tiled/top.cpp:47]   --->   Operation 216 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 46 <SV = 43> <Delay = 5.39>
ST_46 : Operation 217 [1/1] (0.00ns)   --->   "%l = phi i10 [ %l_1, %6 ], [ 0, %.preheader4.preheader ]"   --->   Operation 217 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 218 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %l, -240" [kernel_matrix_tiled/top.cpp:54]   --->   Operation 218 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 219 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 219 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 220 [1/1] (1.73ns)   --->   "%l_1 = add i10 %l, 1" [kernel_matrix_tiled/top.cpp:54]   --->   Operation 220 'add' 'l_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader7.preheader, label %6" [kernel_matrix_tiled/top.cpp:54]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %l to i18" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 222 'zext' 'tmp_10_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_46 : Operation 223 [1/1] (2.13ns)   --->   "%tmp_10 = add i18 %tmp_5, %tmp_10_cast" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 223 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i18 %tmp_10 to i64" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 224 'zext' 'tmp_13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_46 : Operation 225 [1/1] (0.00ns)   --->   "%input_buf_addr_1 = getelementptr [78400 x float]* %input_buf, i64 0, i64 %tmp_13_cast" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 225 'getelementptr' 'input_buf_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_46 : Operation 226 [2/2] (3.25ns)   --->   "%input_buf_load = load float* %input_buf_addr_1, align 4" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 226 'load' 'input_buf_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_46 : Operation 227 [1/1] (1.76ns)   --->   "br label %.preheader7" [kernel_matrix_tiled/top.cpp:75->kernel_matrix_tiled/top.cpp:57]   --->   Operation 227 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 47 <SV = 44> <Delay = 6.50>
ST_47 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_6 = zext i10 %l to i64" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 228 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 229 [1/2] (3.25ns)   --->   "%input_buf_load = load float* %input_buf_addr_1, align 4" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 229 'load' 'input_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%temp2_buf_addr = getelementptr inbounds [784 x float]* %temp2_buf, i64 0, i64 %tmp_6" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 230 'getelementptr' 'temp2_buf_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 231 [1/1] (3.25ns)   --->   "store float %input_buf_load, float* %temp2_buf_addr, align 4" [kernel_matrix_tiled/top.cpp:55]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_47 : Operation 232 [1/1] (0.00ns)   --->   "br label %.preheader4" [kernel_matrix_tiled/top.cpp:54]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 44> <Delay = 3.25>
ST_48 : Operation 233 [1/1] (0.00ns)   --->   "%sum_i = phi float [ %sum, %7 ], [ 0.000000e+00, %.preheader7.preheader ]"   --->   Operation 233 'phi' 'sum_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 234 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ %i_3, %7 ], [ 0, %.preheader7.preheader ]"   --->   Operation 234 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 235 [1/1] (1.77ns)   --->   "%tmp_i = icmp eq i10 %i_i, -240" [kernel_matrix_tiled/top.cpp:75->kernel_matrix_tiled/top.cpp:57]   --->   Operation 235 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 236 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 236 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 237 [1/1] (1.73ns)   --->   "%i_3 = add i10 %i_i, 1" [kernel_matrix_tiled/top.cpp:75->kernel_matrix_tiled/top.cpp:57]   --->   Operation 237 'add' 'i_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %rbf_kernel.exit, label %7" [kernel_matrix_tiled/top.cpp:75->kernel_matrix_tiled/top.cpp:57]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_3_i = zext i10 %i_i to i64" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 239 'zext' 'tmp_3_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_48 : Operation 240 [1/1] (0.00ns)   --->   "%index_buf_addr_1 = getelementptr [784 x float]* %index_buf, i64 0, i64 %tmp_3_i" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 240 'getelementptr' 'index_buf_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_48 : Operation 241 [2/2] (3.25ns)   --->   "%index_buf_load = load float* %index_buf_addr_1, align 4" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 241 'load' 'index_buf_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_48 : Operation 242 [1/1] (0.00ns)   --->   "%temp2_buf_addr_1 = getelementptr [784 x float]* %temp2_buf, i64 0, i64 %tmp_3_i" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 242 'getelementptr' 'temp2_buf_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_48 : Operation 243 [2/2] (3.25ns)   --->   "%temp2_buf_load = load float* %temp2_buf_addr_1, align 4" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 243 'load' 'temp2_buf_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 49 <SV = 45> <Delay = 3.25>
ST_49 : Operation 244 [1/2] (3.25ns)   --->   "%index_buf_load = load float* %index_buf_addr_1, align 4" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 244 'load' 'index_buf_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_49 : Operation 245 [1/2] (3.25ns)   --->   "%temp2_buf_load = load float* %temp2_buf_addr_1, align 4" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 245 'load' 'temp2_buf_load' <Predicate = (!tmp_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>

State 50 <SV = 46> <Delay = 7.25>
ST_50 : Operation 246 [5/5] (7.25ns)   --->   "%tmp_4_i = fsub float %index_buf_load, %temp2_buf_load" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 246 'fsub' 'tmp_4_i' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 47> <Delay = 7.25>
ST_51 : Operation 247 [4/5] (7.25ns)   --->   "%tmp_4_i = fsub float %index_buf_load, %temp2_buf_load" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 247 'fsub' 'tmp_4_i' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 48> <Delay = 7.25>
ST_52 : Operation 248 [3/5] (7.25ns)   --->   "%tmp_4_i = fsub float %index_buf_load, %temp2_buf_load" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 248 'fsub' 'tmp_4_i' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 49> <Delay = 7.25>
ST_53 : Operation 249 [2/5] (7.25ns)   --->   "%tmp_4_i = fsub float %index_buf_load, %temp2_buf_load" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 249 'fsub' 'tmp_4_i' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 50> <Delay = 7.25>
ST_54 : Operation 250 [1/5] (7.25ns)   --->   "%tmp_4_i = fsub float %index_buf_load, %temp2_buf_load" [kernel_matrix_tiled/top.cpp:77->kernel_matrix_tiled/top.cpp:57]   --->   Operation 250 'fsub' 'tmp_4_i' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 51> <Delay = 5.70>
ST_55 : Operation 251 [4/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 251 'fmul' 'tmp_5_i' <Predicate = (!tmp_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 52> <Delay = 5.70>
ST_56 : Operation 252 [3/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 252 'fmul' 'tmp_5_i' <Predicate = (!tmp_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 53> <Delay = 5.70>
ST_57 : Operation 253 [2/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 253 'fmul' 'tmp_5_i' <Predicate = (!tmp_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 54> <Delay = 5.70>
ST_58 : Operation 254 [1/4] (5.70ns)   --->   "%tmp_5_i = fmul float %tmp_4_i, %tmp_4_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 254 'fmul' 'tmp_5_i' <Predicate = (!tmp_i)> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 55> <Delay = 7.25>
ST_59 : Operation 255 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 255 'fadd' 'sum' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 56> <Delay = 7.25>
ST_60 : Operation 256 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 256 'fadd' 'sum' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 57> <Delay = 7.25>
ST_61 : Operation 257 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 257 'fadd' 'sum' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 58> <Delay = 7.25>
ST_62 : Operation 258 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 258 'fadd' 'sum' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 59> <Delay = 7.25>
ST_63 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [kernel_matrix_tiled/top.cpp:75->kernel_matrix_tiled/top.cpp:57]   --->   Operation 259 'specregionbegin' 'tmp_6_i' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_63 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel_matrix_tiled/top.cpp:76->kernel_matrix_tiled/top.cpp:57]   --->   Operation 260 'specpipeline' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_63 : Operation 261 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_i, %tmp_5_i" [kernel_matrix_tiled/top.cpp:78->kernel_matrix_tiled/top.cpp:57]   --->   Operation 261 'fadd' 'sum' <Predicate = (!tmp_i)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 262 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6_i)" [kernel_matrix_tiled/top.cpp:79->kernel_matrix_tiled/top.cpp:57]   --->   Operation 262 'specregionend' 'empty_10' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_63 : Operation 263 [1/1] (0.00ns)   --->   "br label %.preheader7" [kernel_matrix_tiled/top.cpp:75->kernel_matrix_tiled/top.cpp:57]   --->   Operation 263 'br' <Predicate = (!tmp_i)> <Delay = 0.00>

State 64 <SV = 45> <Delay = 5.70>
ST_64 : Operation 264 [4/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 264 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 46> <Delay = 5.70>
ST_65 : Operation 265 [3/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 265 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 47> <Delay = 5.70>
ST_66 : Operation 266 [2/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 266 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 48> <Delay = 5.70>
ST_67 : Operation 267 [1/4] (5.70ns)   --->   "%tmp_1_i = fmul float %sum_i, 0xBFA99999A0000000" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 267 'fmul' 'tmp_1_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 49> <Delay = 7.68>
ST_68 : Operation 268 [9/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 268 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 50> <Delay = 7.68>
ST_69 : Operation 269 [8/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 269 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 51> <Delay = 7.68>
ST_70 : Operation 270 [7/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 270 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 52> <Delay = 7.68>
ST_71 : Operation 271 [6/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 271 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 53> <Delay = 7.68>
ST_72 : Operation 272 [5/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 272 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 54> <Delay = 7.68>
ST_73 : Operation 273 [4/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 273 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 55> <Delay = 7.68>
ST_74 : Operation 274 [3/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 274 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 56> <Delay = 7.68>
ST_75 : Operation 275 [2/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 275 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 57> <Delay = 7.68>
ST_76 : Operation 276 [1/9] (7.68ns)   --->   "%tmp_2_i = call float @llvm.exp.f32(float %tmp_1_i)" [kernel_matrix_tiled/top.cpp:80->kernel_matrix_tiled/top.cpp:57]   --->   Operation 276 'fexp' 'tmp_2_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 58> <Delay = 3.25>
ST_77 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_11 = sext i32 %m1 to i64" [kernel_matrix_tiled/top.cpp:57]   --->   Operation 277 'sext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 278 [1/1] (0.00ns)   --->   "%result_buf_addr_1 = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_11" [kernel_matrix_tiled/top.cpp:57]   --->   Operation 278 'getelementptr' 'result_buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 279 [1/1] (3.25ns)   --->   "store float %tmp_2_i, float* %result_buf_addr_1, align 4" [kernel_matrix_tiled/top.cpp:57]   --->   Operation 279 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_77 : Operation 280 [1/1] (2.55ns)   --->   "%m = add nsw i32 %m1, 1" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 280 'add' 'm' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader6" [kernel_matrix_tiled/top.cpp:53]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 39> <Delay = 5.02>
ST_78 : Operation 282 [1/1] (0.00ns)   --->   "%os_idx = phi i32 [ %os_idx_2, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 282 'phi' 'os_idx' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 283 [1/1] (2.47ns)   --->   "%exitcond8 = icmp eq i32 %os_idx, %length_x_read" [kernel_matrix_tiled/top.cpp:64]   --->   Operation 283 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 284 [1/1] (2.55ns)   --->   "%os_idx_2 = add nsw i32 %os_idx, 1" [kernel_matrix_tiled/top.cpp:66]   --->   Operation 284 'add' 'os_idx_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %10, label %9" [kernel_matrix_tiled/top.cpp:64]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_7 = sext i32 %os_idx to i64" [kernel_matrix_tiled/top.cpp:65]   --->   Operation 286 'sext' 'tmp_7' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 287 [1/1] (0.00ns)   --->   "%result_buf_addr = getelementptr inbounds [2500 x float]* %result_buf, i64 0, i64 %tmp_7" [kernel_matrix_tiled/top.cpp:65]   --->   Operation 287 'getelementptr' 'result_buf_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_78 : Operation 288 [2/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr, align 4" [kernel_matrix_tiled/top.cpp:65]   --->   Operation 288 'load' 'result_buf_load' <Predicate = (!exitcond8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_78 : Operation 289 [1/1] (2.47ns)   --->   "%last_assign = icmp eq i32 %os_idx_2, %length_x_read" [kernel_matrix_tiled/top.cpp:66]   --->   Operation 289 'icmp' 'last_assign' <Predicate = (!exitcond8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 290 [1/1] (0.00ns)   --->   "ret void" [kernel_matrix_tiled/top.cpp:68]   --->   Operation 290 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 79 <SV = 40> <Delay = 3.25>
ST_79 : Operation 291 [1/2] (3.25ns)   --->   "%result_buf_load = load float* %result_buf_addr, align 4" [kernel_matrix_tiled/top.cpp:65]   --->   Operation 291 'load' 'result_buf_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2500> <RAM>
ST_79 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_9 = bitcast float %result_buf_load to i32" [kernel_matrix_tiled/top.cpp:65]   --->   Operation 292 'bitcast' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 293 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V, i32 %tmp_9, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [kernel_matrix_tiled/top.cpp:65]   --->   Operation 293 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 80 <SV = 41> <Delay = 0.00>
ST_80 : Operation 294 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %kernel_out_stream_data_V, i4* %kernel_out_stream_keep_V, i4* %kernel_out_stream_strb_V, i4* %kernel_out_stream_user_V, i1* %kernel_out_stream_last_V, i5* %kernel_out_stream_id_V, i5* %kernel_out_stream_dest_V, i32 %tmp_9, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [kernel_matrix_tiled/top.cpp:65]   --->   Operation 294 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_80 : Operation 295 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_matrix_tiled/top.cpp:64]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_in_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_index_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ length_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_buf             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111000]
index_buf             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111000]
temp2_buf             (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111000]
result_buf            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111]
length_x_read         (read             ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_cast             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                   (mul              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
TILE_SIZE_cast        (partselect       ) [ 000000000000000000000000000000000000010000000000000000000000000000000000000000000]
StgValue_125          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_126          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_127          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_128          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_129          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_130          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_131          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_132          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_133          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_134          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_135          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_136          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_137          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_138          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_139          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_140          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_141          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_142          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_143          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_144          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_145          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_146          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_147          (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_148          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_149          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_150          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_151          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_152          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (urem             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                 (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
TILE_SIZE             (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
TILE_SIZE_1           (select           ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000000000]
StgValue_158          (br               ) [ 000000000000000000000000000000000000011100000000000000000000000000000000000000000]
j                     (phi              ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000000000]
exitcond3             (icmp             ) [ 000000000000000000000000000000000000001100000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_1                   (add              ) [ 000000000000000000000000000000000000011100000000000000000000000000000000000000000]
StgValue_163          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast                  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound                 (mul              ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
StgValue_167          (br               ) [ 000000000000000000000000000000000000001111111111111111111111111111111111111111000]
tmp_1                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_5               (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kernel_index_stream_s (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast8              (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
index_buf_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_173          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_174          (br               ) [ 000000000000000000000000000000000000011100000000000000000000000000000000000000000]
indvar_flatten        (phi              ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000]
p                     (phi              ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000]
i                     (phi              ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000000]
exitcond_flatten      (icmp             ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
indvar_flatten_next   (add              ) [ 000000000000000000000000000000000000001011111111111111111111111111111111111111000]
StgValue_180          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_1                   (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_mid2                (select           ) [ 000000000000000000000000000000000000000001111111111111111111111111111111111111000]
m_mid2_v_v            (select           ) [ 000000000000000000000000000000000000001011111111111111111111111111111111111111000]
StgValue_185          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111111]
m_mid2_v              (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m_mid2                (mul              ) [ 000000000000000000000000000000000000000000111111111111111111111111111111111111000]
tmp_3_mid2            (add              ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111000]
tmp_6_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                 (mul              ) [ 000000000000000000000000000000000000000000011000000000000000000000000000000000000]
StgValue_191          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
j1                    (phi              ) [ 000000000000000000000000000000000000000000010000000000000000000000000000000000000]
exitcond1             (icmp             ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
empty_6               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_2                   (add              ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
StgValue_196          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (add              ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000]
StgValue_200          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
empty_7               (read             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kernel_in_stream_dat  (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast               (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_buf_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_206          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_207          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
m1                    (phi              ) [ 000000000000000000000000000000000000000000000111111111111111111111111111111111000]
phi_mul               (phi              ) [ 000000000000000000000000000000000000000000000100000000000000000000000000000000000]
tmp_5                 (trunc            ) [ 000000000000000000000000000000000000000000000011000000000000000000000000000000000]
next_mul              (add              ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
tmp_s                 (icmp             ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
StgValue_213          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_214          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
i_2                   (add              ) [ 000000000000000000000000000000000000001011111111111111111111111111111111111111000]
StgValue_216          (br               ) [ 000000000000000000000000000000000000001011111111111111111111111111111111111111000]
l                     (phi              ) [ 000000000000000000000000000000000000000000000011000000000000000000000000000000000]
exitcond              (icmp             ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
empty_8               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l_1                   (add              ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
StgValue_221          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13_cast           (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_buf_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000001000000000000000000000000000000000]
StgValue_227          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
tmp_6                 (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_buf_load        (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp2_buf_addr        (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_231          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_232          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
sum_i                 (phi              ) [ 000000000000000000000000000000000000000000000000111111111111111111110000000000000]
i_i                   (phi              ) [ 000000000000000000000000000000000000000000000000100000000000000000000000000000000]
tmp_i                 (icmp             ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
empty_9               (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_3                   (add              ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
StgValue_238          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
index_buf_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000]
temp2_buf_addr_1      (getelementptr    ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000000000]
index_buf_load        (load             ) [ 000000000000000000000000000000000000000000000000111111100000000000000000000000000]
temp2_buf_load        (load             ) [ 000000000000000000000000000000000000000000000000111111100000000000000000000000000]
tmp_4_i               (fsub             ) [ 000000000000000000000000000000000000000000000000101110011110000000000000000000000]
tmp_5_i               (fmul             ) [ 000000000000000000000000000000000000000000000000111110000001111100000000000000000]
tmp_6_i               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_260          (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                   (fadd             ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
empty_10              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_263          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
tmp_1_i               (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000001111111110000]
tmp_2_i               (fexp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000001000]
tmp_11                (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_buf_addr_1     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_279          (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m                     (add              ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
StgValue_281          (br               ) [ 000000000000000000000000000000000000000011111111111111111111111111111111111111000]
os_idx                (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000100]
exitcond8             (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000111]
os_idx_2              (add              ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000111]
StgValue_285          (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_buf_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000010]
last_assign           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011]
StgValue_290          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_buf_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                 (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000001]
StgValue_294          (write            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_295          (br               ) [ 000000000000000000000000000000000000000010000000000000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_in_stream_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_in_stream_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_in_stream_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_in_stream_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_in_stream_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_in_stream_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_in_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_index_stream_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_index_stream_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_index_stream_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_index_stream_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_index_stream_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_index_stream_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_index_stream_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_index_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_out_stream_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_out_stream_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_out_stream_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_out_stream_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_out_stream_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_out_stream_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_out_stream_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="length_x">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_x"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_matrix_tiled_s"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="input_buf_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buf/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="index_buf_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index_buf/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="temp2_buf_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp2_buf/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="result_buf_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_buf/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_x_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="55" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="4" slack="0"/>
<pin id="165" dir="0" index="4" bw="4" slack="0"/>
<pin id="166" dir="0" index="5" bw="1" slack="0"/>
<pin id="167" dir="0" index="6" bw="5" slack="0"/>
<pin id="168" dir="0" index="7" bw="5" slack="0"/>
<pin id="169" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/38 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="55" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="4" slack="0"/>
<pin id="183" dir="0" index="4" bw="4" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="5" slack="0"/>
<pin id="186" dir="0" index="7" bw="5" slack="0"/>
<pin id="187" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_7/43 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="0" index="4" bw="4" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="5" slack="0"/>
<pin id="204" dir="0" index="7" bw="5" slack="0"/>
<pin id="205" dir="0" index="8" bw="32" slack="0"/>
<pin id="206" dir="0" index="9" bw="1" slack="0"/>
<pin id="207" dir="0" index="10" bw="1" slack="0"/>
<pin id="208" dir="0" index="11" bw="1" slack="0"/>
<pin id="209" dir="0" index="12" bw="1" slack="1"/>
<pin id="210" dir="0" index="13" bw="1" slack="0"/>
<pin id="211" dir="0" index="14" bw="1" slack="0"/>
<pin id="212" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_293/79 "/>
</bind>
</comp>

<comp id="226" class="1004" name="index_buf_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_buf_addr/39 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_173/39 index_buf_load/48 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_buf_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="17" slack="0"/>
<pin id="242" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr/44 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_206/44 input_buf_load/46 "/>
</bind>
</comp>

<comp id="250" class="1004" name="input_buf_addr_1_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="18" slack="0"/>
<pin id="254" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr_1/46 "/>
</bind>
</comp>

<comp id="257" class="1004" name="temp2_buf_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="10" slack="0"/>
<pin id="261" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_buf_addr/47 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_231/47 temp2_buf_load/48 "/>
</bind>
</comp>

<comp id="270" class="1004" name="index_buf_addr_1_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="10" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_buf_addr_1/48 "/>
</bind>
</comp>

<comp id="277" class="1004" name="temp2_buf_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="10" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp2_buf_addr_1/48 "/>
</bind>
</comp>

<comp id="284" class="1004" name="result_buf_addr_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_buf_addr_1/77 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_279/77 result_buf_load/78 "/>
</bind>
</comp>

<comp id="296" class="1004" name="result_buf_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_buf_addr/78 "/>
</bind>
</comp>

<comp id="303" class="1005" name="j_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="1"/>
<pin id="305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="j_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="10" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/38 "/>
</bind>
</comp>

<comp id="315" class="1005" name="indvar_flatten_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="33" slack="1"/>
<pin id="317" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="indvar_flatten_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="33" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/40 "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="26" slack="1"/>
<pin id="328" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="26" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/40 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="1"/>
<pin id="339" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="i_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="7" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/40 "/>
</bind>
</comp>

<comp id="348" class="1005" name="j1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="j1_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="10" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/43 "/>
</bind>
</comp>

<comp id="359" class="1005" name="m1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="16"/>
<pin id="361" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="m1 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="m1_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="32" slack="3"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m1/45 "/>
</bind>
</comp>

<comp id="369" class="1005" name="phi_mul_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="1"/>
<pin id="371" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="phi_mul_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/45 "/>
</bind>
</comp>

<comp id="380" class="1005" name="l_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="1"/>
<pin id="382" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="l_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/46 "/>
</bind>
</comp>

<comp id="392" class="1005" name="sum_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_i (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="sum_i_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_i/48 "/>
</bind>
</comp>

<comp id="404" class="1005" name="i_i_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="i_i_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/48 "/>
</bind>
</comp>

<comp id="415" class="1005" name="os_idx_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="os_idx (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="os_idx_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="os_idx/78 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="tmp_4_i/50 sum/59 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i/55 tmp_1_i/64 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_2_i/68 "/>
</bind>
</comp>

<comp id="442" class="1005" name="reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i tmp_1_i "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="34"/>
<pin id="456" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/36 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mul_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="34" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/36 "/>
</bind>
</comp>

<comp id="463" class="1004" name="TILE_SIZE_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="26" slack="0"/>
<pin id="465" dir="0" index="1" bw="65" slack="0"/>
<pin id="466" dir="0" index="2" bw="7" slack="0"/>
<pin id="467" dir="0" index="3" bw="8" slack="0"/>
<pin id="468" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="TILE_SIZE_cast/36 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/37 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/37 "/>
</bind>
</comp>

<comp id="483" class="1004" name="TILE_SIZE_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="26" slack="1"/>
<pin id="486" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="TILE_SIZE/37 "/>
</bind>
</comp>

<comp id="488" class="1004" name="TILE_SIZE_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="26" slack="1"/>
<pin id="491" dir="0" index="2" bw="26" slack="0"/>
<pin id="492" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="TILE_SIZE_1/37 "/>
</bind>
</comp>

<comp id="495" class="1004" name="exitcond3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="10" slack="0"/>
<pin id="497" dir="0" index="1" bw="10" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/38 "/>
</bind>
</comp>

<comp id="501" class="1004" name="j_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/38 "/>
</bind>
</comp>

<comp id="507" class="1004" name="cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="26" slack="1"/>
<pin id="509" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/38 "/>
</bind>
</comp>

<comp id="510" class="1004" name="bound_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="26" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/38 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/39 "/>
</bind>
</comp>

<comp id="521" class="1004" name="kernel_index_stream_s_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="55" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_index_stream_s/39 "/>
</bind>
</comp>

<comp id="525" class="1004" name="bitcast8_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast8/39 "/>
</bind>
</comp>

<comp id="530" class="1004" name="exitcond_flatten_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="33" slack="0"/>
<pin id="532" dir="0" index="1" bw="33" slack="1"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/40 "/>
</bind>
</comp>

<comp id="535" class="1004" name="indvar_flatten_next_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="33" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/40 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="26" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/40 "/>
</bind>
</comp>

<comp id="547" class="1004" name="exitcond2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="7" slack="0"/>
<pin id="549" dir="0" index="1" bw="7" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/40 "/>
</bind>
</comp>

<comp id="553" class="1004" name="i_mid2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="7" slack="0"/>
<pin id="556" dir="0" index="2" bw="7" slack="0"/>
<pin id="557" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/40 "/>
</bind>
</comp>

<comp id="561" class="1004" name="m_mid2_v_v_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="26" slack="0"/>
<pin id="564" dir="0" index="2" bw="26" slack="0"/>
<pin id="565" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2_v_v/40 "/>
</bind>
</comp>

<comp id="569" class="1004" name="m_mid2_v_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="26" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_mid2_v/41 "/>
</bind>
</comp>

<comp id="572" class="1004" name="m_mid2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="26" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m_mid2/41 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_3_mid2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_mid2/42 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_6_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="2"/>
<pin id="585" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/42 "/>
</bind>
</comp>

<comp id="586" class="1004" name="exitcond1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="0"/>
<pin id="588" dir="0" index="1" bw="10" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/43 "/>
</bind>
</comp>

<comp id="592" class="1004" name="j_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/43 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_4_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/43 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="17" slack="1"/>
<pin id="604" dir="0" index="1" bw="10" slack="0"/>
<pin id="605" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/43 "/>
</bind>
</comp>

<comp id="607" class="1004" name="kernel_in_stream_dat_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="55" slack="0"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="kernel_in_stream_dat/44 "/>
</bind>
</comp>

<comp id="611" class="1004" name="bitcast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast/44 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_3_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="17" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/44 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/45 "/>
</bind>
</comp>

<comp id="624" class="1004" name="next_mul_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="0"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/45 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_s_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="2"/>
<pin id="633" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/45 "/>
</bind>
</comp>

<comp id="635" class="1004" name="i_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="4"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/45 "/>
</bind>
</comp>

<comp id="640" class="1004" name="exitcond_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/46 "/>
</bind>
</comp>

<comp id="646" class="1004" name="l_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/46 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_10_cast_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/46 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_10_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="18" slack="1"/>
<pin id="658" dir="0" index="1" bw="10" slack="0"/>
<pin id="659" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/46 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_13_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="18" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/46 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_6_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/47 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_i_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="0"/>
<pin id="673" dir="0" index="1" bw="10" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/48 "/>
</bind>
</comp>

<comp id="677" class="1004" name="i_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/48 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_3_i_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/48 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_11_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="16"/>
<pin id="691" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/77 "/>
</bind>
</comp>

<comp id="694" class="1004" name="m_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="16"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/77 "/>
</bind>
</comp>

<comp id="700" class="1004" name="exitcond8_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="38"/>
<pin id="703" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/78 "/>
</bind>
</comp>

<comp id="705" class="1004" name="os_idx_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="os_idx_2/78 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_7_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7/78 "/>
</bind>
</comp>

<comp id="716" class="1004" name="last_assign_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="38"/>
<pin id="719" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/78 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_9_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_9/79 "/>
</bind>
</comp>

<comp id="726" class="1007" name="tmp_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="0"/>
<pin id="728" dir="0" index="1" bw="17" slack="0"/>
<pin id="729" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/42 "/>
</bind>
</comp>

<comp id="732" class="1005" name="length_x_read_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_x_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="TILE_SIZE_cast_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="26" slack="1"/>
<pin id="742" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="TILE_SIZE_cast "/>
</bind>
</comp>

<comp id="746" class="1005" name="TILE_SIZE_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="26" slack="1"/>
<pin id="748" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="TILE_SIZE_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="j_1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="bound_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="33" slack="1"/>
<pin id="761" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="767" class="1005" name="indvar_flatten_next_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="33" slack="0"/>
<pin id="769" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="772" class="1005" name="i_mid2_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="2"/>
<pin id="774" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="778" class="1005" name="m_mid2_v_v_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="26" slack="0"/>
<pin id="780" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="m_mid2_v_v "/>
</bind>
</comp>

<comp id="784" class="1005" name="m_mid2_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_mid2 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_3_mid2_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="2"/>
<pin id="792" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3_mid2 "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="17" slack="1"/>
<pin id="797" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="j_2_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="10" slack="0"/>
<pin id="805" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="808" class="1005" name="tmp_3_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="17" slack="1"/>
<pin id="810" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_5_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="18" slack="1"/>
<pin id="815" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="818" class="1005" name="next_mul_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="0"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="826" class="1005" name="i_2_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="1"/>
<pin id="828" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="831" class="1005" name="exitcond_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="835" class="1005" name="l_1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="10" slack="0"/>
<pin id="837" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="input_buf_addr_1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="17" slack="1"/>
<pin id="842" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_addr_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_i_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="849" class="1005" name="i_3_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="10" slack="0"/>
<pin id="851" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="854" class="1005" name="index_buf_addr_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="10" slack="1"/>
<pin id="856" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index_buf_addr_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="temp2_buf_addr_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="1"/>
<pin id="861" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="temp2_buf_addr_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="index_buf_load_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_buf_load "/>
</bind>
</comp>

<comp id="869" class="1005" name="temp2_buf_load_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_buf_load "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_4_i_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="880" class="1005" name="sum_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_2_i_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="890" class="1005" name="m_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="898" class="1005" name="os_idx_2_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="os_idx_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="result_buf_addr_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="12" slack="1"/>
<pin id="905" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="result_buf_addr "/>
</bind>
</comp>

<comp id="908" class="1005" name="last_assign_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="913" class="1005" name="tmp_9_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="94" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="188"><net_src comp="94" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="213"><net_src comp="130" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="221"><net_src comp="132" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="222"><net_src comp="132" pin="0"/><net_sink comp="196" pin=10"/></net>

<net id="223"><net_src comp="134" pin="0"/><net_sink comp="196" pin=11"/></net>

<net id="224"><net_src comp="136" pin="0"/><net_sink comp="196" pin=13"/></net>

<net id="225"><net_src comp="136" pin="0"/><net_sink comp="196" pin=14"/></net>

<net id="231"><net_src comp="98" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="98" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="98" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="262"><net_src comp="98" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="244" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="98" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="282"><net_src comp="98" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="98" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="306"><net_src comp="84" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="100" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="102" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="104" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="84" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="368"><net_src comp="362" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="372"><net_src comp="98" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="84" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="391"><net_src comp="384" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="114" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="66" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="392" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="392" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="126" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="128" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="431" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="452"><net_src comp="154" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="54" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="448" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="80" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="477" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="307" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="86" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="307" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="92" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="514"><net_src comp="507" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="96" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="303" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="524"><net_src comp="160" pin="8"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="534"><net_src comp="319" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="319" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="330" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="82" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="341" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="108" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="104" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="341" pin="4"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="547" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="541" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="330" pin="4"/><net_sink comp="561" pin=2"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="48" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="48" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="352" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="86" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="352" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="92" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="352" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="178" pin="8"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="619"><net_src comp="616" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="623"><net_src comp="373" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="90" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="373" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="362" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="112" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="384" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="86" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="384" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="92" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="384" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="669"><net_src comp="380" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="675"><net_src comp="408" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="86" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="408" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="408" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="692"><net_src comp="359" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="698"><net_src comp="359" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="74" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="419" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="419" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="74" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="419" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="720"><net_src comp="705" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="290" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="730"><net_src comp="583" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="110" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="154" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="743"><net_src comp="463" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="749"><net_src comp="488" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="757"><net_src comp="501" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="762"><net_src comp="510" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="770"><net_src comp="535" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="775"><net_src comp="553" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="781"><net_src comp="561" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="787"><net_src comp="572" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="793"><net_src comp="578" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="798"><net_src comp="726" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="806"><net_src comp="592" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="811"><net_src comp="602" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="816"><net_src comp="620" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="821"><net_src comp="624" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="829"><net_src comp="635" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="834"><net_src comp="640" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="646" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="843"><net_src comp="250" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="848"><net_src comp="671" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="677" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="857"><net_src comp="270" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="862"><net_src comp="277" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="867"><net_src comp="232" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="872"><net_src comp="263" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="877"><net_src comp="426" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="883"><net_src comp="426" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="888"><net_src comp="437" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="893"><net_src comp="694" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="901"><net_src comp="705" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="906"><net_src comp="296" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="911"><net_src comp="716" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="196" pin=12"/></net>

<net id="916"><net_src comp="721" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="196" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_out_stream_data_V | {80 }
	Port: kernel_out_stream_keep_V | {80 }
	Port: kernel_out_stream_strb_V | {80 }
	Port: kernel_out_stream_user_V | {80 }
	Port: kernel_out_stream_last_V | {80 }
	Port: kernel_out_stream_id_V | {80 }
	Port: kernel_out_stream_dest_V | {80 }
 - Input state : 
	Port: kernel_matrix_tiled : kernel_in_stream_data_V | {43 }
	Port: kernel_matrix_tiled : kernel_in_stream_keep_V | {43 }
	Port: kernel_matrix_tiled : kernel_in_stream_strb_V | {43 }
	Port: kernel_matrix_tiled : kernel_in_stream_user_V | {43 }
	Port: kernel_matrix_tiled : kernel_in_stream_last_V | {43 }
	Port: kernel_matrix_tiled : kernel_in_stream_id_V | {43 }
	Port: kernel_matrix_tiled : kernel_in_stream_dest_V | {43 }
	Port: kernel_matrix_tiled : kernel_index_stream_data_V | {38 }
	Port: kernel_matrix_tiled : kernel_index_stream_keep_V | {38 }
	Port: kernel_matrix_tiled : kernel_index_stream_strb_V | {38 }
	Port: kernel_matrix_tiled : kernel_index_stream_user_V | {38 }
	Port: kernel_matrix_tiled : kernel_index_stream_last_V | {38 }
	Port: kernel_matrix_tiled : kernel_index_stream_id_V | {38 }
	Port: kernel_matrix_tiled : kernel_index_stream_dest_V | {38 }
	Port: kernel_matrix_tiled : length_x | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		mul : 1
		TILE_SIZE_cast : 2
	State 37
		tmp_4 : 1
		tmp_8 : 2
		TILE_SIZE_1 : 3
	State 38
		exitcond3 : 1
		j_1 : 1
		StgValue_163 : 2
		bound : 1
	State 39
		bitcast8 : 1
		index_buf_addr : 1
		StgValue_173 : 2
	State 40
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_180 : 2
		p_1 : 1
		exitcond2 : 1
		i_mid2 : 2
		m_mid2_v_v : 2
	State 41
		m_mid2 : 1
	State 42
		tmp_2 : 1
	State 43
		exitcond1 : 1
		j_2 : 1
		StgValue_196 : 2
		tmp_4_cast : 1
		tmp_3 : 2
	State 44
		bitcast : 1
		input_buf_addr : 1
		StgValue_206 : 2
	State 45
		tmp_5 : 1
		next_mul : 1
		tmp_s : 1
		StgValue_213 : 2
	State 46
		exitcond : 1
		l_1 : 1
		StgValue_221 : 2
		tmp_10_cast : 1
		tmp_10 : 2
		tmp_13_cast : 3
		input_buf_addr_1 : 4
		input_buf_load : 5
	State 47
		temp2_buf_addr : 1
		StgValue_231 : 2
	State 48
		tmp_i : 1
		i_3 : 1
		StgValue_238 : 2
		tmp_3_i : 1
		index_buf_addr_1 : 2
		index_buf_load : 3
		temp2_buf_addr_1 : 2
		temp2_buf_load : 3
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
		empty_10 : 1
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		result_buf_addr_1 : 1
		StgValue_279 : 2
	State 78
		exitcond8 : 1
		os_idx_2 : 1
		StgValue_285 : 2
		tmp_7 : 1
		result_buf_addr : 2
		result_buf_load : 3
		last_assign : 2
	State 79
		tmp_9 : 1
		StgValue_293 : 2
	State 80


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fexp   |          grp_fu_437          |    7    |   277   |   924   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_448          |    0    |   394   |   238   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_426          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_431          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|          |       TILE_SIZE_fu_483       |    0    |    0    |    33   |
|          |          j_1_fu_501          |    0    |    0    |    14   |
|          |  indvar_flatten_next_fu_535  |    0    |    0    |    40   |
|          |          p_1_fu_541          |    0    |    0    |    33   |
|          |       tmp_3_mid2_fu_578      |    0    |    0    |    39   |
|          |          j_2_fu_592          |    0    |    0    |    14   |
|    add   |         tmp_3_fu_602         |    0    |    0    |    24   |
|          |        next_mul_fu_624       |    0    |    0    |    71   |
|          |          i_2_fu_635          |    0    |    0    |    15   |
|          |          l_1_fu_646          |    0    |    0    |    14   |
|          |         tmp_10_fu_656        |    0    |    0    |    25   |
|          |          i_3_fu_677          |    0    |    0    |    14   |
|          |           m_fu_694           |    0    |    0    |    39   |
|          |        os_idx_2_fu_705       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_477         |    0    |    0    |    11   |
|          |       exitcond3_fu_495       |    0    |    0    |    13   |
|          |    exitcond_flatten_fu_530   |    0    |    0    |    21   |
|          |       exitcond2_fu_547       |    0    |    0    |    11   |
|   icmp   |       exitcond1_fu_586       |    0    |    0    |    13   |
|          |         tmp_s_fu_630         |    0    |    0    |    18   |
|          |        exitcond_fu_640       |    0    |    0    |    13   |
|          |         tmp_i_fu_671         |    0    |    0    |    13   |
|          |       exitcond8_fu_700       |    0    |    0    |    18   |
|          |      last_assign_fu_716      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |          mul_fu_457          |    4    |    0    |    23   |
|    mul   |         bound_fu_510         |    3    |    0    |    44   |
|          |         m_mid2_fu_572        |    3    |    0    |    44   |
|          |         tmp_2_fu_726         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      TILE_SIZE_1_fu_488      |    0    |    0    |    26   |
|  select  |         i_mid2_fu_553        |    0    |    0    |    7    |
|          |       m_mid2_v_v_fu_561      |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |        grp_read_fu_154       |    0    |    0    |    0    |
|   read   |        grp_read_fu_160       |    0    |    0    |    0    |
|          |        grp_read_fu_178       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_196       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_cast_fu_454       |    0    |    0    |    0    |
|          |          cast_fu_507         |    0    |    0    |    0    |
|          |         tmp_1_fu_516         |    0    |    0    |    0    |
|          |        m_mid2_v_fu_569       |    0    |    0    |    0    |
|          |       tmp_6_cast_fu_583      |    0    |    0    |    0    |
|   zext   |       tmp_4_cast_fu_598      |    0    |    0    |    0    |
|          |       tmp_3_cast_fu_616      |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_652      |    0    |    0    |    0    |
|          |      tmp_13_cast_fu_661      |    0    |    0    |    0    |
|          |         tmp_6_fu_666         |    0    |    0    |    0    |
|          |        tmp_3_i_fu_683        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|     TILE_SIZE_cast_fu_463    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_4_fu_473         |    0    |    0    |    0    |
|          |         tmp_5_fu_620         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue| kernel_index_stream_s_fu_521 |    0    |    0    |    0    |
|          |  kernel_in_stream_dat_fu_607 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |         tmp_11_fu_689        |    0    |    0    |    0    |
|          |         tmp_7_fu_711         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    23   |   1019  |   2606  |
|----------|------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| index_buf|    2   |    0   |    0   |
| input_buf|   256  |    0   |    0   |
|result_buf|    8   |    0   |    0   |
| temp2_buf|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |   268  |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    TILE_SIZE_1_reg_746    |   26   |
|   TILE_SIZE_cast_reg_740  |   26   |
|       bound_reg_759       |   33   |
|      exitcond_reg_831     |    1   |
|        i_2_reg_826        |    7   |
|        i_3_reg_849        |   10   |
|        i_i_reg_404        |   10   |
|       i_mid2_reg_772      |    7   |
|         i_reg_337         |    7   |
|  index_buf_addr_1_reg_854 |   10   |
|   index_buf_load_reg_864  |   32   |
|indvar_flatten_next_reg_767|   33   |
|   indvar_flatten_reg_315  |   33   |
|  input_buf_addr_1_reg_840 |   17   |
|         j1_reg_348        |   10   |
|        j_1_reg_754        |   10   |
|        j_2_reg_803        |   10   |
|         j_reg_303         |   10   |
|        l_1_reg_835        |   10   |
|         l_reg_380         |   10   |
|    last_assign_reg_908    |    1   |
|   length_x_read_reg_732   |   32   |
|         m1_reg_359        |   32   |
|       m_mid2_reg_784      |   32   |
|     m_mid2_v_v_reg_778    |   26   |
|         m_reg_890         |   32   |
|      next_mul_reg_818     |   64   |
|      os_idx_2_reg_898     |   32   |
|       os_idx_reg_415      |   32   |
|         p_reg_326         |   26   |
|      phi_mul_reg_369      |   64   |
|          reg_442          |   32   |
|  result_buf_addr_reg_903  |   12   |
|       sum_i_reg_392       |   32   |
|        sum_reg_880        |   32   |
|  temp2_buf_addr_1_reg_859 |   10   |
|   temp2_buf_load_reg_869  |   32   |
|      tmp_2_i_reg_885      |   32   |
|       tmp_2_reg_795       |   17   |
|     tmp_3_mid2_reg_790    |   32   |
|       tmp_3_reg_808       |   17   |
|      tmp_4_i_reg_874      |   32   |
|       tmp_5_reg_813       |   18   |
|       tmp_9_reg_913       |   32   |
|       tmp_i_reg_845       |    1   |
+---------------------------+--------+
|           Total           |  1016  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_196 |  p8  |   2  |  32  |   64   ||    9    |
| grp_access_fu_232 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_244 |  p0  |   3  |  17  |   51   ||    15   |
| grp_access_fu_263 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_290 |  p0  |   3  |  12  |   36   ||    15   |
|     j_reg_303     |  p0  |   2  |  10  |   20   ||    9    |
|     l_reg_380     |  p0  |   2  |  10  |   20   ||    9    |
|   sum_i_reg_392   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_426    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_426    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_431    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_431    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_448    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   635  ||  23.18  ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   23   |    -   |  1019  |  2606  |
|   Memory  |   268  |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   141  |
|  Register |    -   |    -   |    -   |  1016  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   268  |   23   |   23   |  2035  |  2747  |
+-----------+--------+--------+--------+--------+--------+
