;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB 21, 6
	SLT 4, 90
	ADD @121, 106
	SUB #4, 1
	CMP 901, <-22
	CMP 901, <-22
	MOV -1, <-22
	MOV -1, <-20
	MOV -1, <-22
	MOV -1, <-20
	SLT 4, 90
	MOV -1, <-22
	ADD @121, 106
	SUB 0, -0
	ADD 210, 60
	SLT 4, 90
	SPL 0, <-2
	ADD 210, 60
	ADD #270, <2
	SUB @0, @2
	SUB @121, 106
	ADD @121, 106
	SPL 0, <-2
	SPL <121, 106
	SLT 4, 90
	MOV -1, <-22
	SLT 4, 90
	MOV -1, <-22
	SUB 100, 600
	SUB #4, 1
	MOV -1, <-22
	MOV -1, <-22
	SLT 4, 90
	MOV -1, <-22
	SUB #1, <-1
	MOV -1, <-20
	SPL 0, <-2
	SPL 0, <-2
	MOV -1, <-20
	SPL 0, <-2
	SPL 300, 90
	SPL 300, 90
	SPL 300, 90
	SPL 300, 90
	DJN -1, @-20
	SUB 210, 60
