###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID nc-asu6-l04.apporto.com)
#  Generated on:      Sun May  4 05:36:52 2025
#  Design:            GCN
#  Command:           optDesign -postroute -hold
###############################################################
Path 1: MET Hold Check with Pin tb0/sp0_memory_reg_29__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_29__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[330]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          8.884
+ Hold                         16.402
+ Phase Shift                   0.000
= Required Time                25.296
  Arrival Time                 25.300
  Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.600
     = Beginpoint Arrival Time            4.700
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[330]                |  v   | data_in_29__0_ |                          |       |   4.700 |    4.696 | 
     | tb0/U1207/B                 |  v   | data_in_29__0_ | NAND2xp33_ASAP7_75t_R    | 2.100 |   6.800 |    6.796 | 
     | tb0/U1207/Y                 |  ^   | tb0/n341       | NAND2xp33_ASAP7_75t_R    | 9.500 |  16.300 |   16.296 | 
     | tb0/U1208/B                 |  ^   | tb0/n341       | OAI21xp33_ASAP7_75t_R    | 0.000 |  16.300 |   16.296 | 
     | tb0/U1208/Y                 |  v   | tb0/n2758      | OAI21xp33_ASAP7_75t_R    | 9.000 |  25.300 |   25.296 | 
     | tb0/sp0_memory_reg_29__0_/D |  v   | tb0/n2758      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  25.300 |   25.296 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.512 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A      |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -52.312 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y      |  ^   | CTS_112     | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.912 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_48/A |  ^   | CTS_112     | BUFx2_ASAP7_75t_R        |  2.500 | -26.416 |  -26.412 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_48/Y |  ^   | tb0/CTS_167 | BUFx2_ASAP7_75t_R        | 30.100 |   3.684 |    3.688 | 
     | tb0/sp0_memory_reg_29__0_/CLK    |  ^   | tb0/CTS_167 | ASYNC_DFFHx1_ASAP7_75t_R |  5.200 |   8.884 |    8.888 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin tb0/sp0_memory_reg_38__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_38__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[287]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         12.984
+ Hold                          6.794
+ Phase Shift                   0.000
= Required Time                19.787
  Arrival Time                 19.800
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[287]                |  v   | data_in_38__2_ |                          |       |   3.200 |    3.187 | 
     | tb0/U1447/B                 |  v   | data_in_38__2_ | NAND2xp33_ASAP7_75t_R    | 0.200 |   3.400 |    3.387 | 
     | tb0/U1447/Y                 |  ^   | tb0/n479       | NAND2xp33_ASAP7_75t_R    | 7.400 |  10.800 |   10.787 | 
     | tb0/U1448/B                 |  ^   | tb0/n479       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.800 |   10.787 | 
     | tb0/U1448/Y                 |  v   | tb0/n2887      | OAI21xp33_ASAP7_75t_R    | 9.000 |  19.800 |   19.787 | 
     | tb0/sp0_memory_reg_38__2_/D |  v   | tb0/n2887      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.800 |   19.787 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.504 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.704 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -22.404 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 13.800 |  -8.616 |   -8.604 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/Y |  ^   | tb0/CTS_181 | BUFx12f_ASAP7_75t_R      | 21.200 |  12.584 |   12.596 | 
     | tb0/sp0_memory_reg_38__2_/CLK    |  ^   | tb0/CTS_181 | ASYNC_DFFHx1_ASAP7_75t_R |  0.400 |  12.984 |   12.996 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin tb0/sp0_memory_reg_66__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_66__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[145]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         11.084
+ Hold                          8.179
+ Phase Shift                   0.000
= Required Time                19.272
  Arrival Time                 19.300
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.300
     = Beginpoint Arrival Time            2.400
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[145]                |  v   | data_in_66__0_ |                          |       |   2.400 |    2.372 | 
     | tb0/U1239/B                 |  v   | data_in_66__0_ | NAND2xp33_ASAP7_75t_R    | 0.000 |   2.400 |    2.372 | 
     | tb0/U1239/Y                 |  ^   | tb0/n359       | NAND2xp33_ASAP7_75t_R    | 7.800 |  10.200 |   10.172 | 
     | tb0/U1240/B                 |  ^   | tb0/n359       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.200 |   10.172 | 
     | tb0/U1240/Y                 |  v   | tb0/n2119      | OAI21xp33_ASAP7_75t_R    | 9.100 |  19.300 |   19.272 | 
     | tb0/sp0_memory_reg_66__0_/D |  v   | tb0/n2119      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.300 |   19.272 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.489 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.689 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -22.389 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_61/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 10.600 | -11.816 |  -11.789 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_61/Y |  ^   | tb0/CTS_175 | BUFx12f_ASAP7_75t_R      | 22.200 |  10.384 |   10.411 | 
     | tb0/sp0_memory_reg_66__0_/CLK    |  ^   | tb0/CTS_175 | ASYNC_DFFHx1_ASAP7_75t_R |  0.700 |  11.084 |   11.111 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin tb0/sp0_memory_reg_28__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_28__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[338]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          8.484
+ Hold                         15.768
+ Phase Shift                   0.000
= Required Time                24.262
  Arrival Time                 24.300
  Slack Time                    0.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.400
     = Beginpoint Arrival Time            4.500
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[338]                |  v   | data_in_28__3_ |                          |       |   4.500 |    4.462 | 
     | tb0/U1497/B                 |  v   | data_in_28__3_ | NAND2xp33_ASAP7_75t_R    | 1.800 |   6.300 |    6.262 | 
     | tb0/U1497/Y                 |  ^   | tb0/n509       | NAND2xp33_ASAP7_75t_R    | 8.400 |  14.700 |   14.662 | 
     | tb0/U1498/B                 |  ^   | tb0/n509       | OAI21xp33_ASAP7_75t_R    | 0.000 |  14.700 |   14.662 | 
     | tb0/U1498/Y                 |  v   | tb0/n2734      | OAI21xp33_ASAP7_75t_R    | 9.600 |  24.300 |   24.262 | 
     | tb0/sp0_memory_reg_28__3_/D |  v   | tb0/n2734      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  24.300 |   24.262 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.478 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A      |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -52.278 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y      |  ^   | CTS_112     | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.878 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/A |  ^   | CTS_112     | BUFx2_ASAP7_75t_R        |  2.800 | -26.116 |  -26.078 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/Y |  ^   | tb0/CTS_169 | BUFx2_ASAP7_75t_R        | 31.600 |   5.484 |    5.522 | 
     | tb0/sp0_memory_reg_28__3_/CLK    |  ^   | tb0/CTS_169 | ASYNC_DFFHx1_ASAP7_75t_R |  3.000 |   8.484 |    8.522 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin tb0/sp0_memory_reg_80__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_80__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[76]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         12.184
+ Hold                          7.166
+ Phase Shift                   0.000
= Required Time                19.360
  Arrival Time                 19.400
  Slack Time                    0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.400
     = Beginpoint Arrival Time            2.500
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[76]                 |  v   | data_in_80__1_ |                          |       |   2.500 |    2.460 | 
     | tb0/U841/B                  |  v   | data_in_80__1_ | NAND2xp33_ASAP7_75t_R    | 0.000 |   2.500 |    2.460 | 
     | tb0/U841/Y                  |  ^   | tb0/n143       | NAND2xp33_ASAP7_75t_R    | 8.100 |  10.600 |   10.560 | 
     | tb0/U842/B                  |  ^   | tb0/n143       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.600 |   10.560 | 
     | tb0/U842/Y                  |  v   | tb0/n1789      | OAI21xp33_ASAP7_75t_R    | 8.800 |  19.400 |   19.360 | 
     | tb0/sp0_memory_reg_80__1_/D |  v   | tb0/n1789      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.400 |   19.360 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.476 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.676 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -23.176 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 13.600 |  -9.616 |   -9.576 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/Y |  ^   | tb0/CTS_163 | BUFx12f_ASAP7_75t_R      | 20.600 |  10.984 |   11.024 | 
     | tb0/sp0_memory_reg_80__1_/CLK    |  ^   | tb0/CTS_163 | ASYNC_DFFHx1_ASAP7_75t_R |  1.200 |  12.184 |   12.224 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin tb0/sp0_memory_reg_86__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_86__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[46]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         11.484
+ Hold                          8.358
+ Phase Shift                   0.000
= Required Time                19.851
  Arrival Time                 19.900
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.200
     = Beginpoint Arrival Time            2.300
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[46]                 |  v   | data_in_86__1_ |                          |       |   2.300 |    2.251 | 
     | tb0/U930/B                  |  v   | data_in_86__1_ | NAND2xp33_ASAP7_75t_R    | 0.000 |   2.300 |    2.251 | 
     | tb0/U930/Y                  |  ^   | tb0/n187       | NAND2xp33_ASAP7_75t_R    | 8.500 |  10.800 |   10.751 | 
     | tb0/U931/B                  |  ^   | tb0/n187       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.800 |   10.751 | 
     | tb0/U931/Y                  |  v   | tb0/n1879      | OAI21xp33_ASAP7_75t_R    | 9.100 |  19.900 |   19.851 | 
     | tb0/sp0_memory_reg_86__1_/D |  v   | tb0/n1879      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.900 |   19.851 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.468 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.668 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -22.368 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_60/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      |  9.900 | -12.516 |  -12.468 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_60/Y |  ^   | tb0/CTS_174 | BUFx12f_ASAP7_75t_R      | 22.200 |   9.684 |    9.732 | 
     | tb0/sp0_memory_reg_86__1_/CLK    |  ^   | tb0/CTS_174 | ASYNC_DFFHx1_ASAP7_75t_R |  1.800 |  11.484 |   11.532 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin tb0/sp0_memory_reg_89__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_89__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[33]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         15.584
+ Hold                         14.138
+ Phase Shift                   0.000
= Required Time                29.731
  Arrival Time                 29.800
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.900
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |           Cell           |  Delay | Arrival | Required | 
     |                                |      |                              |                          |        |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+--------------------------+--------+---------+----------| 
     | data_in[33]                    |  v   | data_in_89__3_               |                          |        |   3.000 |    2.931 | 
     | tb0/FE_PHC1736_data_in_89__3/A |  v   | data_in_89__3_               | HB1xp67_ASAP7_75t_R      |  0.100 |   3.100 |    3.031 | 
     | tb0/FE_PHC1736_data_in_89__3/Y |  v   | tb0/FE_PHN1736_data_in_89__3 | HB1xp67_ASAP7_75t_R      | 10.900 |  14.000 |   13.931 | 
     | tb0/U948/B                     |  v   | tb0/FE_PHN1736_data_in_89__3 | NAND2xp33_ASAP7_75t_R    |  0.000 |  14.000 |   13.931 | 
     | tb0/U948/Y                     |  ^   | tb0/n196                     | NAND2xp33_ASAP7_75t_R    |  7.400 |  21.400 |   21.331 | 
     | tb0/U949/B                     |  ^   | tb0/n196                     | OAI21xp33_ASAP7_75t_R    |  0.000 |  21.400 |   21.331 | 
     | tb0/U949/Y                     |  v   | tb0/n1918                    | OAI21xp33_ASAP7_75t_R    |  8.400 |  29.800 |   29.731 | 
     | tb0/sp0_memory_reg_89__3_/D    |  v   | tb0/n1918                    | ASYNC_DFFHx1_ASAP7_75t_R |  0.000 |  29.800 |   29.731 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.448 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.648 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -23.148 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        |  5.700 | -17.516 |  -17.448 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/Y |  ^   | tb0/CTS_164 | BUFx2_ASAP7_75t_R        | 32.500 |  14.984 |   15.052 | 
     | tb0/sp0_memory_reg_89__3_/CLK    |  ^   | tb0/CTS_164 | ASYNC_DFFHx1_ASAP7_75t_R |  0.600 |  15.584 |   15.652 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin tb0/sp0_memory_reg_89__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_89__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[31]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         17.284
+ Hold                         15.622
+ Phase Shift                   0.000
= Required Time                32.916
  Arrival Time                 33.000
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |           Cell           |  Delay | Arrival | Required | 
     |                                |      |                              |                          |        |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+--------------------------+--------+---------+----------| 
     | data_in[31]                    |  v   | data_in_89__1_               |                          |        |   3.200 |    3.116 | 
     | tb0/FE_PHC1729_data_in_89__1/A |  v   | data_in_89__1_               | HB1xp67_ASAP7_75t_R      |  0.100 |   3.300 |    3.216 | 
     | tb0/FE_PHC1729_data_in_89__1/Y |  v   | tb0/FE_PHN1729_data_in_89__1 | HB1xp67_ASAP7_75t_R      | 10.800 |  14.100 |   14.016 | 
     | tb0/U964/B                     |  v   | tb0/FE_PHN1729_data_in_89__1 | NAND2xp33_ASAP7_75t_R    |  0.000 |  14.100 |   14.016 | 
     | tb0/U964/Y                     |  ^   | tb0/n208                     | NAND2xp33_ASAP7_75t_R    |  8.400 |  22.500 |   22.416 | 
     | tb0/U965/B                     |  ^   | tb0/n208                     | OAI21xp33_ASAP7_75t_R    |  0.000 |  22.500 |   22.416 | 
     | tb0/U965/Y                     |  v   | tb0/n1924                    | OAI21xp33_ASAP7_75t_R    | 10.400 |  32.900 |   32.816 | 
     | tb0/sp0_memory_reg_89__1_/D    |  v   | tb0/n1924                    | ASYNC_DFFHx1_ASAP7_75t_R |  0.100 |  33.000 |   32.916 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.432 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.632 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -23.132 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_38/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        |  5.500 | -17.716 |  -17.632 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_38/Y |  ^   | tb0/CTS_161 | BUFx2_ASAP7_75t_R        | 32.300 |  14.584 |   14.668 | 
     | tb0/sp0_memory_reg_89__1_/CLK    |  ^   | tb0/CTS_161 | ASYNC_DFFHx1_ASAP7_75t_R |  2.700 |  17.284 |   17.368 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin tb0/sp0_memory_reg_91__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_91__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[21]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          6.084
+ Hold                         13.182
+ Phase Shift                   0.000
= Required Time                19.275
  Arrival Time                 19.400
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.000
     = Beginpoint Arrival Time            3.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[21]                 |  v   | data_in_91__1_ |                          |       |   3.100 |    2.975 | 
     | tb0/U1199/B                 |  v   | data_in_91__1_ | NAND2xp33_ASAP7_75t_R    | 0.200 |   3.300 |    3.175 | 
     | tb0/U1199/Y                 |  ^   | tb0/n336       | NAND2xp33_ASAP7_75t_R    | 7.300 |  10.600 |   10.475 | 
     | tb0/U1200/B                 |  ^   | tb0/n336       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.600 |   10.475 | 
     | tb0/U1200/Y                 |  v   | tb0/n1954      | OAI21xp33_ASAP7_75t_R    | 8.800 |  19.400 |   19.275 | 
     | tb0/sp0_memory_reg_91__1_/D |  v   | tb0/n1954      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.400 |   19.275 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.392 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_1/A  |  ^   | clk         | BUFx8_ASAP7_75t_R        |  5.600 | -57.916 |  -57.792 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_1/Y  |  ^   | tb0/CTS_155 | BUFx8_ASAP7_75t_R        | 30.400 | -27.516 |  -27.392 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_15/A |  ^   | tb0/CTS_155 | BUFx2_ASAP7_75t_R        |  4.200 | -23.316 |  -23.192 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_15/Y |  ^   | tb0/CTS_153 | BUFx2_ASAP7_75t_R        | 28.300 |   4.984 |    5.108 | 
     | tb0/sp0_memory_reg_91__1_/CLK    |  ^   | tb0/CTS_153 | ASYNC_DFFHx1_ASAP7_75t_R |  1.100 |   6.084 |    6.208 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin tb0/sp0_memory_reg_84__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_84__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[57]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         11.684
+ Hold                          7.166
+ Phase Shift                   0.000
= Required Time                18.860
  Arrival Time                 19.000
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.400
     = Beginpoint Arrival Time            2.500
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[57]                 |  v   | data_in_84__2_ |                          |       |   2.500 |    2.360 | 
     | tb0/U860/B                  |  v   | data_in_84__2_ | NAND2xp33_ASAP7_75t_R    | 0.000 |   2.500 |    2.360 | 
     | tb0/U860/Y                  |  ^   | tb0/n152       | NAND2xp33_ASAP7_75t_R    | 7.800 |  10.300 |   10.160 | 
     | tb0/U861/B                  |  ^   | tb0/n152       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.300 |   10.160 | 
     | tb0/U861/Y                  |  v   | tb0/n1846      | OAI21xp33_ASAP7_75t_R    | 8.700 |  19.000 |   18.860 | 
     | tb0/sp0_memory_reg_84__2_/D |  v   | tb0/n1846      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.000 |   18.860 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.376 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.576 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -23.076 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 13.600 |  -9.616 |   -9.476 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/Y |  ^   | tb0/CTS_163 | BUFx12f_ASAP7_75t_R      | 20.600 |  10.984 |   11.124 | 
     | tb0/sp0_memory_reg_84__2_/CLK    |  ^   | tb0/CTS_163 | ASYNC_DFFHx1_ASAP7_75t_R |  0.700 |  11.684 |   11.824 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin tb0/sp0_memory_reg_69__4_/CLK 
Endpoint:   tb0/sp0_memory_reg_69__4_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[134]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.184
+ Hold                          8.006
+ Phase Shift                   0.000
= Required Time                18.199
  Arrival Time                 18.400
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[134]                |  v   | data_in_69__4_ |                          |       |   2.600 |    2.399 | 
     | tb0/U1575/B                 |  v   | data_in_69__4_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    2.499 | 
     | tb0/U1575/Y                 |  ^   | tb0/n566       | NAND2xp33_ASAP7_75t_R    | 7.200 |   9.900 |    9.699 | 
     | tb0/U1576/B                 |  ^   | tb0/n566       | OAI21xp33_ASAP7_75t_R    | 0.000 |   9.900 |    9.699 | 
     | tb0/U1576/Y                 |  v   | tb0/n2152      | OAI21xp33_ASAP7_75t_R    | 8.500 |  18.400 |   18.199 | 
     | tb0/sp0_memory_reg_69__4_/D |  v   | tb0/n2152      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.400 |   18.199 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.316 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.516 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -23.016 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.916 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    8.784 | 
     | tb0/sp0_memory_reg_69__4_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.600 |  10.184 |   10.384 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin tb0/sp0_memory_reg_94__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_94__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[5]                  (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         13.384
+ Hold                          8.267
+ Phase Shift                   0.000
= Required Time                21.660
  Arrival Time                 21.900
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.700
     = Beginpoint Arrival Time            3.800
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[5]                  |  v   | data_in_94__0_ |                          |       |   3.800 |    3.560 | 
     | tb0/U1313/B                 |  v   | data_in_94__0_ | NAND2xp33_ASAP7_75t_R    | 1.000 |   4.800 |    4.560 | 
     | tb0/U1313/Y                 |  ^   | tb0/n404       | NAND2xp33_ASAP7_75t_R    | 7.700 |  12.500 |   12.260 | 
     | tb0/U1314/B                 |  ^   | tb0/n404       | OAI21xp33_ASAP7_75t_R    | 0.000 |  12.500 |   12.260 | 
     | tb0/U1314/Y                 |  v   | tb0/n2002      | OAI21xp33_ASAP7_75t_R    | 9.400 |  21.900 |   21.660 | 
     | tb0/sp0_memory_reg_94__0_/D |  v   | tb0/n2002      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  21.900 |   21.660 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.277 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.477 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -22.177 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_61/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 10.600 | -11.816 |  -11.577 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_61/Y |  ^   | tb0/CTS_175 | BUFx12f_ASAP7_75t_R      | 22.200 |  10.384 |   10.623 | 
     | tb0/sp0_memory_reg_94__0_/CLK    |  ^   | tb0/CTS_175 | ASYNC_DFFHx1_ASAP7_75t_R |  3.000 |  13.384 |   13.623 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin tb0/sp0_memory_reg_47__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_47__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[242]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          8.884
+ Hold                         13.156
+ Phase Shift                   0.000
= Required Time                22.050
  Arrival Time                 22.300
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.700
     = Beginpoint Arrival Time            3.800
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[242]                |  v   | data_in_47__2_ |                          |       |   3.800 |    3.550 | 
     | tb0/U1120/B                 |  v   | data_in_47__2_ | NAND2xp33_ASAP7_75t_R    | 1.400 |   5.200 |    4.950 | 
     | tb0/U1120/Y                 |  ^   | tb0/n292       | NAND2xp33_ASAP7_75t_R    | 7.700 |  12.900 |   12.650 | 
     | tb0/U1121/B                 |  ^   | tb0/n292       | OAI21xp33_ASAP7_75t_R    | 0.000 |  12.900 |   12.650 | 
     | tb0/U1121/Y                 |  v   | tb0/n2425      | OAI21xp33_ASAP7_75t_R    | 9.400 |  22.300 |   22.050 | 
     | tb0/sp0_memory_reg_47__2_/D |  v   | tb0/n2425      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  22.300 |   22.050 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.266 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.466 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.966 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_35/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        |  2.600 | -20.616 |  -20.366 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_35/Y |  ^   | tb0/CTS_158 | BUFx2_ASAP7_75t_R        | 28.900 |   8.284 |    8.534 | 
     | tb0/sp0_memory_reg_47__2_/CLK    |  ^   | tb0/CTS_158 | ASYNC_DFFHx1_ASAP7_75t_R |  0.600 |   8.884 |    9.134 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin tb0/sp0_memory_reg_73__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_73__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[112]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.384
+ Hold                          7.938
+ Phase Shift                   0.000
= Required Time                18.332
  Arrival Time                 18.600
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.700
     = Beginpoint Arrival Time            2.800
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[112]                |  v   | data_in_73__2_ |                          |       |   2.800 |    2.532 | 
     | tb0/U685/B                  |  v   | data_in_73__2_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.900 |    2.632 | 
     | tb0/U685/Y                  |  ^   | tb0/n67        | NAND2xp33_ASAP7_75t_R    | 7.000 |   9.900 |    9.632 | 
     | tb0/U686/B                  |  ^   | tb0/n67        | OAI21xp33_ASAP7_75t_R    | 0.000 |   9.900 |    9.632 | 
     | tb0/U686/Y                  |  v   | tb0/n2218      | OAI21xp33_ASAP7_75t_R    | 8.700 |  18.600 |   18.332 | 
     | tb0/sp0_memory_reg_73__2_/D |  v   | tb0/n2218      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.600 |   18.332 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.248 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.448 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.948 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.848 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    8.852 | 
     | tb0/sp0_memory_reg_73__2_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.800 |  10.384 |   10.652 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin tb0/sp0_memory_reg_73__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_73__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[113]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.284
+ Hold                          7.938
+ Phase Shift                   0.000
= Required Time                18.232
  Arrival Time                 18.500
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[113]                |  v   | data_in_73__3_ |                          |       |   2.600 |    2.332 | 
     | tb0/U723/B                  |  v   | data_in_73__3_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    2.432 | 
     | tb0/U723/Y                  |  ^   | tb0/n85        | NAND2xp33_ASAP7_75t_R    | 7.100 |   9.800 |    9.532 | 
     | tb0/U724/B                  |  ^   | tb0/n85        | OAI21xp33_ASAP7_75t_R    | 0.000 |   9.800 |    9.532 | 
     | tb0/U724/Y                  |  v   | tb0/n2215      | OAI21xp33_ASAP7_75t_R    | 8.700 |  18.500 |   18.232 | 
     | tb0/sp0_memory_reg_73__3_/D |  v   | tb0/n2215      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.500 |   18.232 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.248 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.448 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.948 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.848 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    8.852 | 
     | tb0/sp0_memory_reg_73__3_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.700 |  10.284 |   10.552 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin tb0/sp0_memory_reg_84__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_84__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[55]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         12.084
+ Hold                          7.032
+ Phase Shift                   0.000
= Required Time                19.126
  Arrival Time                 19.400
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.300
     = Beginpoint Arrival Time            2.400
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[55]                 |  v   | data_in_84__0_ |                          |       |   2.400 |    2.126 | 
     | tb0/U866/B                  |  v   | data_in_84__0_ | NAND2xp33_ASAP7_75t_R    | 0.000 |   2.400 |    2.126 | 
     | tb0/U866/Y                  |  ^   | tb0/n155       | NAND2xp33_ASAP7_75t_R    | 7.900 |  10.300 |   10.026 | 
     | tb0/U867/B                  |  ^   | tb0/n155       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.300 |   10.026 | 
     | tb0/U867/Y                  |  v   | tb0/n1852      | OAI21xp33_ASAP7_75t_R    | 9.100 |  19.400 |   19.126 | 
     | tb0/sp0_memory_reg_84__0_/D |  v   | tb0/n1852      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.400 |   19.126 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.242 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.442 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.942 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 13.600 |  -9.616 |   -9.342 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/Y |  ^   | tb0/CTS_163 | BUFx12f_ASAP7_75t_R      | 20.600 |  10.984 |   11.258 | 
     | tb0/sp0_memory_reg_84__0_/CLK    |  ^   | tb0/CTS_163 | ASYNC_DFFHx1_ASAP7_75t_R |  1.100 |  12.084 |   12.358 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin tb0/sp0_memory_reg_40__4_/CLK 
Endpoint:   tb0/sp0_memory_reg_40__4_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[279]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         12.984
+ Hold                          6.927
+ Phase Shift                   0.000
= Required Time                19.921
  Arrival Time                 20.200
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.200
     = Beginpoint Arrival Time            3.300
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[279]                |  v   | data_in_40__4_ |                          |       |   3.300 |    3.021 | 
     | tb0/U1140/B                 |  v   | data_in_40__4_ | NAND2xp33_ASAP7_75t_R    | 0.200 |   3.500 |    3.221 | 
     | tb0/U1140/Y                 |  ^   | tb0/n303       | NAND2xp33_ASAP7_75t_R    | 7.900 |  11.400 |   11.121 | 
     | tb0/U1141/B                 |  ^   | tb0/n303       | OAI21xp33_ASAP7_75t_R    | 0.000 |  11.400 |   11.121 | 
     | tb0/U1141/Y                 |  v   | tb0/n2314      | OAI21xp33_ASAP7_75t_R    | 8.800 |  20.200 |   19.921 | 
     | tb0/sp0_memory_reg_40__4_/D |  v   | tb0/n2314      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  20.200 |   19.921 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.237 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.437 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -22.137 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 13.800 |  -8.616 |   -8.337 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/Y |  ^   | tb0/CTS_181 | BUFx12f_ASAP7_75t_R      | 21.200 |  12.584 |   12.863 | 
     | tb0/sp0_memory_reg_40__4_/CLK    |  ^   | tb0/CTS_181 | ASYNC_DFFHx1_ASAP7_75t_R |  0.400 |  12.984 |   13.263 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin tb0/sp0_memory_reg_89__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_89__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[32]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         15.584
+ Hold                         14.090
+ Phase Shift                   0.000
= Required Time                29.683
  Arrival Time                 30.000
  Slack Time                    0.317
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |           Cell           |  Delay | Arrival | Required | 
     |                                |      |                              |                          |        |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+--------------------------+--------+---------+----------| 
     | data_in[32]                    |  v   | data_in_89__2_               |                          |        |   3.200 |    2.883 | 
     | tb0/FE_PHC1742_data_in_89__2/A |  v   | data_in_89__2_               | HB1xp67_ASAP7_75t_R      |  0.100 |   3.300 |    2.983 | 
     | tb0/FE_PHC1742_data_in_89__2/Y |  v   | tb0/FE_PHN1742_data_in_89__2 | HB1xp67_ASAP7_75t_R      | 11.000 |  14.300 |   13.983 | 
     | tb0/U966/B                     |  v   | tb0/FE_PHN1742_data_in_89__2 | NAND2xp33_ASAP7_75t_R    |  0.000 |  14.300 |   13.983 | 
     | tb0/U966/Y                     |  ^   | tb0/n209                     | NAND2xp33_ASAP7_75t_R    |  7.400 |  21.700 |   21.383 | 
     | tb0/U967/B                     |  ^   | tb0/n209                     | OAI21xp33_ASAP7_75t_R    |  0.000 |  21.700 |   21.383 | 
     | tb0/U967/Y                     |  v   | tb0/n1921                    | OAI21xp33_ASAP7_75t_R    |  8.300 |  30.000 |   29.683 | 
     | tb0/sp0_memory_reg_89__2_/D    |  v   | tb0/n1921                    | ASYNC_DFFHx1_ASAP7_75t_R |  0.000 |  30.000 |   29.683 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.200 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.400 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.900 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        |  5.700 | -17.516 |  -17.200 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/Y |  ^   | tb0/CTS_164 | BUFx2_ASAP7_75t_R        | 32.500 |  14.984 |   15.300 | 
     | tb0/sp0_memory_reg_89__2_/CLK    |  ^   | tb0/CTS_164 | ASYNC_DFFHx1_ASAP7_75t_R |  0.600 |  15.584 |   15.900 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin tb0/sp0_memory_reg_40__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_40__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[276]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         13.284
+ Hold                          6.469
+ Phase Shift                   0.000
= Required Time                19.763
  Arrival Time                 20.100
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.800
     = Beginpoint Arrival Time            2.900
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[276]                |  v   | data_in_40__1_ |                          |       |   2.900 |    2.563 | 
     | tb0/U1134/B                 |  v   | data_in_40__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   3.000 |    2.663 | 
     | tb0/U1134/Y                 |  ^   | tb0/n300       | NAND2xp33_ASAP7_75t_R    | 7.200 |  10.200 |    9.863 | 
     | tb0/U1135/B                 |  ^   | tb0/n300       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.200 |    9.863 | 
     | tb0/U1135/Y                 |  v   | tb0/n2323      | OAI21xp33_ASAP7_75t_R    | 9.800 |  20.000 |   19.663 | 
     | tb0/sp0_memory_reg_40__1_/D |  v   | tb0/n2323      | ASYNC_DFFHx1_ASAP7_75t_R | 0.100 |  20.100 |   19.763 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.179 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.379 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -22.079 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 13.800 |  -8.616 |   -8.279 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/Y |  ^   | tb0/CTS_181 | BUFx12f_ASAP7_75t_R      | 21.200 |  12.584 |   12.921 | 
     | tb0/sp0_memory_reg_40__1_/CLK    |  ^   | tb0/CTS_181 | ASYNC_DFFHx1_ASAP7_75t_R |  0.700 |  13.284 |   13.621 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin tb0/sp0_memory_reg_54__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_54__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[208]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         20.484
+ Hold                         13.059
+ Phase Shift                   0.000
= Required Time                33.553
  Arrival Time                 33.900
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.700
     = Beginpoint Arrival Time            2.800
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |           Cell           |  Delay | Arrival | Required | 
     |                             |      |                      |                          |        |  Time   |   Time   | 
     |-----------------------------+------+----------------------+--------------------------+--------+---------+----------| 
     | data_in[208]                |  v   | data_in_54__3_       |                          |        |   2.800 |    2.453 | 
     | tb0/U615/B                  |  v   | data_in_54__3_       | NAND2xp33_ASAP7_75t_R    |  0.100 |   2.900 |    2.553 | 
     | tb0/U615/Y                  |  ^   | tb0/n38              | NAND2xp33_ASAP7_75t_R    |  8.100 |  11.000 |   10.653 | 
     | tb0/U616/B                  |  ^   | tb0/n38              | OAI21xp33_ASAP7_75t_R    |  0.000 |  11.000 |   10.653 | 
     | tb0/U616/Y                  |  v   | tb0/n2527            | OAI21xp33_ASAP7_75t_R    |  8.900 |  19.900 |   19.553 | 
     | tb0/FE_PHC1714_n2527/A      |  v   | tb0/n2527            | HB1xp67_ASAP7_75t_R      |  0.000 |  19.900 |   19.553 | 
     | tb0/FE_PHC1714_n2527/Y      |  v   | tb0/FE_PHN1714_n2527 | HB1xp67_ASAP7_75t_R      | 14.000 |  33.900 |   33.553 | 
     | tb0/sp0_memory_reg_54__3_/D |  v   | tb0/FE_PHN1714_n2527 | ASYNC_DFFHx1_ASAP7_75t_R |  0.000 |  33.900 |   33.553 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.169 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.369 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.869 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_34/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        | 12.400 | -10.816 |  -10.469 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_34/Y |  ^   | tb0/CTS_157 | BUFx2_ASAP7_75t_R        | 31.000 |  20.184 |   20.531 | 
     | tb0/sp0_memory_reg_54__3_/CLK    |  ^   | tb0/CTS_157 | ASYNC_DFFHx1_ASAP7_75t_R |  0.300 |  20.484 |   20.831 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin tb0/sp0_memory_reg_25__4_/CLK 
Endpoint:   tb0/sp0_memory_reg_25__4_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[354]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          7.284
+ Hold                         14.059
+ Phase Shift                   0.000
= Required Time                21.352
  Arrival Time                 21.700
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[354]                |  v   | data_in_25__4_ |                          |       |   3.200 |    2.852 | 
     | tb0/U1032/B                 |  v   | data_in_25__4_ | NAND2xp33_ASAP7_75t_R    | 1.000 |   4.200 |    3.852 | 
     | tb0/U1032/Y                 |  ^   | tb0/n244       | NAND2xp33_ASAP7_75t_R    | 8.600 |  12.800 |   12.452 | 
     | tb0/U1033/B                 |  ^   | tb0/n244       | OAI21xp33_ASAP7_75t_R    | 0.000 |  12.800 |   12.452 | 
     | tb0/U1033/Y                 |  v   | tb0/n2686      | OAI21xp33_ASAP7_75t_R    | 8.900 |  21.700 |   21.352 | 
     | tb0/sp0_memory_reg_25__4_/D |  v   | tb0/n2686      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  21.700 |   21.352 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |   Net   |           Cell           |  Delay | Arrival | Required | 
     |                               |      |         |                          |        |  Time   |   Time   | 
     |-------------------------------+------+---------+--------------------------+--------+---------+----------| 
     | clk                           |  ^   | clk     |                          |        | -63.516 |  -63.169 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A   |  ^   | clk     | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.969 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y   |  ^   | CTS_112 | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.569 | 
     | CTS_ccl_a_BUF_clk_G0_L2_57/A  |  ^   | CTS_112 | BUFx2_ASAP7_75t_R        |  5.000 | -23.916 |  -23.569 | 
     | CTS_ccl_a_BUF_clk_G0_L2_57/Y  |  ^   | CTS_111 | BUFx2_ASAP7_75t_R        | 29.800 |   5.884 |    6.231 | 
     | tb0/sp0_memory_reg_25__4_/CLK |  ^   | CTS_111 | ASYNC_DFFHx1_ASAP7_75t_R |  1.400 |   7.284 |    7.631 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin tb0/sp0_memory_reg_73__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_73__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[111]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.384
+ Hold                          8.052
+ Phase Shift                   0.000
= Required Time                18.446
  Arrival Time                 18.800
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[111]                |  v   | data_in_73__1_ |                          |       |   2.600 |    2.246 | 
     | tb0/U690/B                  |  v   | data_in_73__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    2.346 | 
     | tb0/U690/Y                  |  ^   | tb0/n69        | NAND2xp33_ASAP7_75t_R    | 7.500 |  10.200 |    9.846 | 
     | tb0/U691/B                  |  ^   | tb0/n69        | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.200 |    9.846 | 
     | tb0/U691/Y                  |  v   | tb0/n2221      | OAI21xp33_ASAP7_75t_R    | 8.600 |  18.800 |   18.446 | 
     | tb0/sp0_memory_reg_73__1_/D |  v   | tb0/n2221      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.800 |   18.446 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.162 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.362 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.862 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.762 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    8.938 | 
     | tb0/sp0_memory_reg_73__1_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.800 |  10.384 |   10.738 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin tb0/sp0_memory_reg_32__4_/CLK 
Endpoint:   tb0/sp0_memory_reg_32__4_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[319]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         13.884
+ Hold                          6.507
+ Phase Shift                   0.000
= Required Time                20.401
  Arrival Time                 20.800
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.200
     = Beginpoint Arrival Time            2.300
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           |  Delay | Arrival | Required | 
     |                             |      |                |                          |        |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+--------+---------+----------| 
     | data_in[319]                |  v   | data_in_32__4_ |                          |        |   2.300 |    1.901 | 
     | tb0/U1311/B                 |  v   | data_in_32__4_ | NAND2xp33_ASAP7_75t_R    |  0.000 |   2.300 |    1.901 | 
     | tb0/U1311/Y                 |  ^   | tb0/n403       | NAND2xp33_ASAP7_75t_R    |  8.200 |  10.500 |   10.101 | 
     | tb0/U1312/B                 |  ^   | tb0/n403       | OAI21xp33_ASAP7_75t_R    |  0.000 |  10.500 |   10.101 | 
     | tb0/U1312/Y                 |  v   | tb0/n2791      | OAI21xp33_ASAP7_75t_R    | 10.200 |  20.700 |   20.301 | 
     | tb0/sp0_memory_reg_32__4_/D |  v   | tb0/n2791      | ASYNC_DFFHx1_ASAP7_75t_R |  0.100 |  20.800 |   20.401 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.117 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.317 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -22.017 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_68/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 14.200 |  -8.216 |   -7.817 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_68/Y |  ^   | tb0/CTS_182 | BUFx12f_ASAP7_75t_R      | 21.200 |  12.984 |   13.383 | 
     | tb0/sp0_memory_reg_32__4_/CLK    |  ^   | tb0/CTS_182 | ASYNC_DFFHx1_ASAP7_75t_R |  0.900 |  13.884 |   14.283 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin tb0/sp0_memory_reg_36__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_36__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[296]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         13.084
+ Hold                          6.717
+ Phase Shift                   0.000
= Required Time                19.811
  Arrival Time                 20.300
  Slack Time                    0.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.900
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[296]                |  v   | data_in_36__1_ |                          |       |   3.000 |    2.511 | 
     | tb0/U694/B                  |  v   | data_in_36__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   3.100 |    2.611 | 
     | tb0/U694/Y                  |  ^   | tb0/n71        | NAND2xp33_ASAP7_75t_R    | 7.800 |  10.900 |   10.411 | 
     | tb0/U695/B                  |  ^   | tb0/n71        | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.900 |   10.411 | 
     | tb0/U695/Y                  |  v   | tb0/n2860      | OAI21xp33_ASAP7_75t_R    | 9.400 |  20.300 |   19.811 | 
     | tb0/sp0_memory_reg_36__1_/D |  v   | tb0/n2860      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  20.300 |   19.811 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -63.027 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.227 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -21.927 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 13.800 |  -8.616 |   -8.127 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_67/Y |  ^   | tb0/CTS_181 | BUFx12f_ASAP7_75t_R      | 21.200 |  12.584 |   13.073 | 
     | tb0/sp0_memory_reg_36__1_/CLK    |  ^   | tb0/CTS_181 | ASYNC_DFFHx1_ASAP7_75t_R |  0.500 |  13.084 |   13.573 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin tb0/sp0_memory_reg_91__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_91__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[23]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          7.284
+ Hold                         15.755
+ Phase Shift                   0.000
= Required Time                23.048
  Arrival Time                 23.600
  Slack Time                    0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.100
     = Beginpoint Arrival Time            3.200
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           |  Delay | Arrival | Required | 
     |                             |      |                |                          |        |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+--------+---------+----------| 
     | data_in[23]                 |  v   | data_in_91__3_ |                          |        |   3.200 |    2.648 | 
     | tb0/U1191/B                 |  v   | data_in_91__3_ | NAND2xp33_ASAP7_75t_R    |  0.100 |   3.300 |    2.748 | 
     | tb0/U1191/Y                 |  ^   | tb0/n331       | NAND2xp33_ASAP7_75t_R    |  9.800 |  13.100 |   12.548 | 
     | tb0/U1192/B                 |  ^   | tb0/n331       | OAI21xp33_ASAP7_75t_R    |  0.000 |  13.100 |   12.548 | 
     | tb0/U1192/Y                 |  v   | tb0/n1948      | OAI21xp33_ASAP7_75t_R    | 10.500 |  23.600 |   23.048 | 
     | tb0/sp0_memory_reg_91__3_/D |  v   | tb0/n1948      | ASYNC_DFFHx1_ASAP7_75t_R |  0.000 |  23.600 |   23.048 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.965 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A      |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.765 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y      |  ^   | CTS_112     | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.365 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/A |  ^   | CTS_112     | BUFx2_ASAP7_75t_R        |  2.800 | -26.116 |  -25.565 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/Y |  ^   | tb0/CTS_169 | BUFx2_ASAP7_75t_R        | 31.600 |   5.484 |    6.035 | 
     | tb0/sp0_memory_reg_91__3_/CLK    |  ^   | tb0/CTS_169 | ASYNC_DFFHx1_ASAP7_75t_R |  1.800 |   7.284 |    7.835 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin tb0/sp0_memory_reg_28__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_28__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[337]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          8.584
+ Hold                         15.978
+ Phase Shift                   0.000
= Required Time                24.572
  Arrival Time                 25.200
  Slack Time                    0.628
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.600
     = Beginpoint Arrival Time            4.700
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[337]                |  v   | data_in_28__2_ |                          |       |   4.700 |    4.072 | 
     | tb0/U1072/B                 |  v   | data_in_28__2_ | NAND2xp33_ASAP7_75t_R    | 1.500 |   6.200 |    5.572 | 
     | tb0/U1072/Y                 |  ^   | tb0/n264       | NAND2xp33_ASAP7_75t_R    | 9.600 |  15.800 |   15.172 | 
     | tb0/U1073/B                 |  ^   | tb0/n264       | OAI21xp33_ASAP7_75t_R    | 0.000 |  15.800 |   15.172 | 
     | tb0/U1073/Y                 |  v   | tb0/n2737      | OAI21xp33_ASAP7_75t_R    | 9.400 |  25.200 |   24.572 | 
     | tb0/sp0_memory_reg_28__2_/D |  v   | tb0/n2737      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  25.200 |   24.572 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.888 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A      |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.688 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y      |  ^   | CTS_112     | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.288 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/A |  ^   | CTS_112     | BUFx2_ASAP7_75t_R        |  2.800 | -26.116 |  -25.488 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/Y |  ^   | tb0/CTS_169 | BUFx2_ASAP7_75t_R        | 31.600 |   5.484 |    6.112 | 
     | tb0/sp0_memory_reg_28__2_/CLK    |  ^   | tb0/CTS_169 | ASYNC_DFFHx1_ASAP7_75t_R |  3.100 |   8.584 |    9.212 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin tb0/sp0_memory_reg_50__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_50__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[225]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.884
+ Hold                          8.050
+ Phase Shift                   0.000
= Required Time                18.943
  Arrival Time                 19.600
  Slack Time                    0.657
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.400
     = Beginpoint Arrival Time            3.500
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[225]                |  v   | data_in_50__0_ |                          |       |   3.500 |    2.843 | 
     | tb0/U1076/B                 |  v   | data_in_50__0_ | NAND2xp33_ASAP7_75t_R    | 0.200 |   3.700 |    3.043 | 
     | tb0/U1076/Y                 |  ^   | tb0/n267       | NAND2xp33_ASAP7_75t_R    | 7.200 |  10.900 |   10.243 | 
     | tb0/U1077/B                 |  ^   | tb0/n267       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.900 |   10.243 | 
     | tb0/U1077/Y                 |  v   | tb0/n2476      | OAI21xp33_ASAP7_75t_R    | 8.700 |  19.600 |   18.943 | 
     | tb0/sp0_memory_reg_50__0_/D |  v   | tb0/n2476      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.600 |   18.943 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.860 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -45.060 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -21.760 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_60/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      |  9.900 | -12.516 |  -11.860 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_60/Y |  ^   | tb0/CTS_174 | BUFx12f_ASAP7_75t_R      | 22.200 |   9.684 |   10.340 | 
     | tb0/sp0_memory_reg_50__0_/CLK    |  ^   | tb0/CTS_174 | ASYNC_DFFHx1_ASAP7_75t_R |  1.200 |  10.884 |   11.540 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin tb0/sp0_memory_reg_71__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_71__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[121]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.184
+ Hold                          8.014
+ Phase Shift                   0.000
= Required Time                18.208
  Arrival Time                 18.900
  Slack Time                    0.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[121]                |  v   | data_in_71__1_ |                          |       |   2.600 |    1.908 | 
     | tb0/U1158/B                 |  v   | data_in_71__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    2.008 | 
     | tb0/U1158/Y                 |  ^   | tb0/n312       | NAND2xp33_ASAP7_75t_R    | 7.500 |  10.200 |    9.508 | 
     | tb0/U1159/B                 |  ^   | tb0/n312       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.200 |    9.508 | 
     | tb0/U1159/Y                 |  v   | tb0/n2191      | OAI21xp33_ASAP7_75t_R    | 8.700 |  18.900 |   18.208 | 
     | tb0/sp0_memory_reg_71__1_/D |  v   | tb0/n2191      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.900 |   18.208 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.824 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -46.024 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.524 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.424 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    9.276 | 
     | tb0/sp0_memory_reg_71__1_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.600 |  10.184 |   10.876 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin tb0/sp0_memory_reg_18__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_18__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[388]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          7.984
+ Hold                         16.389
+ Phase Shift                   0.000
= Required Time                24.383
  Arrival Time                 25.100
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.600
     = Beginpoint Arrival Time            4.700
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[388]                |  v   | data_in_18__3_ |                          |       |   4.700 |    3.983 | 
     | tb0/U809/B                  |  v   | data_in_18__3_ | NAND2xp33_ASAP7_75t_R    | 1.500 |   6.200 |    5.483 | 
     | tb0/U809/Y                  |  ^   | tb0/n128       | NAND2xp33_ASAP7_75t_R    | 9.700 |  15.900 |   15.183 | 
     | tb0/U810/B                  |  ^   | tb0/n128       | OAI21xp33_ASAP7_75t_R    | 0.000 |  15.900 |   15.183 | 
     | tb0/U810/Y                  |  v   | tb0/n3181      | OAI21xp33_ASAP7_75t_R    | 9.200 |  25.100 |   24.383 | 
     | tb0/sp0_memory_reg_18__3_/D |  v   | tb0/n3181      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  25.100 |   24.383 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.799 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A      |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.599 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y      |  ^   | CTS_112     | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.199 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_48/A |  ^   | CTS_112     | BUFx2_ASAP7_75t_R        |  2.500 | -26.416 |  -25.699 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_48/Y |  ^   | tb0/CTS_167 | BUFx2_ASAP7_75t_R        | 30.100 |   3.684 |    4.401 | 
     | tb0/sp0_memory_reg_18__3_/CLK    |  ^   | tb0/CTS_167 | ASYNC_DFFHx1_ASAP7_75t_R |  4.300 |   7.984 |    8.701 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin tb0/sp0_memory_reg_83__4_/CLK 
Endpoint:   tb0/sp0_memory_reg_83__4_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[64]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         11.984
+ Hold                          7.983
+ Phase Shift                   0.000
= Required Time                19.977
  Arrival Time                 20.700
  Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.200
     = Beginpoint Arrival Time            3.300
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[64]                 |  v   | data_in_83__4_ |                          |       |   3.300 |    2.577 | 
     | tb0/U1527/B                 |  v   | data_in_83__4_ | NAND2xp33_ASAP7_75t_R    | 0.200 |   3.500 |    2.777 | 
     | tb0/U1527/Y                 |  ^   | tb0/n525       | NAND2xp33_ASAP7_75t_R    | 8.100 |  11.600 |   10.877 | 
     | tb0/U1528/B                 |  ^   | tb0/n525       | OAI21xp33_ASAP7_75t_R    | 0.000 |  11.600 |   10.877 | 
     | tb0/U1528/Y                 |  v   | tb0/n1825      | OAI21xp33_ASAP7_75t_R    | 9.100 |  20.700 |   19.977 | 
     | tb0/sp0_memory_reg_83__4_/D |  v   | tb0/n1825      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  20.700 |   19.977 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.793 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.993 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.493 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_42/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 11.600 | -11.616 |  -10.893 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_42/Y |  ^   | tb0/CTS_165 | BUFx12f_ASAP7_75t_R      | 21.700 |  10.084 |   10.807 | 
     | tb0/sp0_memory_reg_83__4_/CLK    |  ^   | tb0/CTS_165 | ASYNC_DFFHx1_ASAP7_75t_R |  1.900 |  11.984 |   12.707 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin tb0/sp0_memory_reg_54__4_/CLK 
Endpoint:   tb0/sp0_memory_reg_54__4_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[209]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.884
+ Hold                          7.749
+ Phase Shift                   0.000
= Required Time                18.642
  Arrival Time                 19.400
  Slack Time                    0.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.900
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[209]                |  v   | data_in_54__4_ |                          |       |   3.000 |    2.242 | 
     | tb0/U1068/B                 |  v   | data_in_54__4_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   3.100 |    2.342 | 
     | tb0/U1068/Y                 |  ^   | tb0/n262       | NAND2xp33_ASAP7_75t_R    | 7.200 |  10.300 |    9.542 | 
     | tb0/U1069/B                 |  ^   | tb0/n262       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.300 |    9.542 | 
     | tb0/U1069/Y                 |  v   | tb0/n2524      | OAI21xp33_ASAP7_75t_R    | 9.100 |  19.400 |   18.642 | 
     | tb0/sp0_memory_reg_54__4_/D |  v   | tb0/n2524      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.400 |   18.642 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.759 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.959 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.459 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_42/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 11.600 | -11.616 |  -10.859 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_42/Y |  ^   | tb0/CTS_165 | BUFx12f_ASAP7_75t_R      | 21.700 |  10.084 |   10.841 | 
     | tb0/sp0_memory_reg_54__4_/CLK    |  ^   | tb0/CTS_165 | ASYNC_DFFHx1_ASAP7_75t_R |  0.800 |  10.884 |   11.641 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin tb0/sp0_memory_reg_62__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_62__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[166]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         12.684
+ Hold                          8.334
+ Phase Shift                   0.000
= Required Time                21.028
  Arrival Time                 21.800
  Slack Time                    0.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.800
     = Beginpoint Arrival Time            2.900
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[166]                |  v   | data_in_62__1_ |                          |       |   2.900 |    2.128 | 
     | tb0/U920/B                  |  v   | data_in_62__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   3.000 |    2.228 | 
     | tb0/U920/Y                  |  ^   | tb0/n182       | NAND2xp33_ASAP7_75t_R    | 9.000 |  12.000 |   11.228 | 
     | tb0/U921/B                  |  ^   | tb0/n182       | OAI21xp33_ASAP7_75t_R    | 0.000 |  12.000 |   11.228 | 
     | tb0/U921/Y                  |  v   | tb0/n2056      | OAI21xp33_ASAP7_75t_R    | 9.800 |  21.800 |   21.028 | 
     | tb0/sp0_memory_reg_62__1_/D |  v   | tb0/n2056      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  21.800 |   21.028 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.744 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -44.944 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -21.644 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_61/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 10.600 | -11.816 |  -11.044 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_61/Y |  ^   | tb0/CTS_175 | BUFx12f_ASAP7_75t_R      | 22.200 |  10.384 |   11.156 | 
     | tb0/sp0_memory_reg_62__1_/CLK    |  ^   | tb0/CTS_175 | ASYNC_DFFHx1_ASAP7_75t_R |  2.300 |  12.684 |   13.456 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin tb0/sp0_memory_reg_61__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_61__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[173]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         15.984
+ Hold                         13.529
+ Phase Shift                   0.000
= Required Time                29.523
  Arrival Time                 30.300
  Slack Time                    0.777
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.400
     = Beginpoint Arrival Time            2.500
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |           Cell           |  Delay | Arrival | Required | 
     |                             |      |                      |                          |        |  Time   |   Time   | 
     |-----------------------------+------+----------------------+--------------------------+--------+---------+----------| 
     | data_in[173]                |  v   | data_in_61__3_       |                          |        |   2.500 |    1.723 | 
     | tb0/U1465/B                 |  v   | data_in_61__3_       | NAND2xp33_ASAP7_75t_R    |  0.000 |   2.500 |    1.723 | 
     | tb0/U1465/Y                 |  ^   | tb0/n488             | NAND2xp33_ASAP7_75t_R    |  7.300 |   9.800 |    9.023 | 
     | tb0/U1466/B                 |  ^   | tb0/n488             | OAI21xp33_ASAP7_75t_R    |  0.000 |   9.800 |    9.023 | 
     | tb0/U1466/Y                 |  v   | tb0/n2035            | OAI21xp33_ASAP7_75t_R    |  7.300 |  17.100 |   16.323 | 
     | tb0/FE_PHC1731_n2035/A      |  v   | tb0/n2035            | HB1xp67_ASAP7_75t_R      |  0.000 |  17.100 |   16.323 | 
     | tb0/FE_PHC1731_n2035/Y      |  v   | tb0/FE_PHN1731_n2035 | HB1xp67_ASAP7_75t_R      | 13.200 |  30.300 |   29.523 | 
     | tb0/sp0_memory_reg_61__3_/D |  v   | tb0/FE_PHN1731_n2035 | ASYNC_DFFHx1_ASAP7_75t_R |  0.000 |  30.300 |   29.523 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.739 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.939 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.439 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        |  5.700 | -17.516 |  -16.739 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/Y |  ^   | tb0/CTS_164 | BUFx2_ASAP7_75t_R        | 32.500 |  14.984 |   15.761 | 
     | tb0/sp0_memory_reg_61__3_/CLK    |  ^   | tb0/CTS_164 | ASYNC_DFFHx1_ASAP7_75t_R |  1.000 |  15.984 |   16.761 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin tb0/sp0_memory_reg_22__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_22__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[366]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          4.584
+ Hold                         15.201
+ Phase Shift                   0.000
= Required Time                19.795
  Arrival Time                 20.600
  Slack Time                    0.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.500
     = Beginpoint Arrival Time            3.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[366]                |  v   | data_in_22__1_ |                          |       |   3.600 |    2.795 | 
     | tb0/U1116/B                 |  v   | data_in_22__1_ | NAND2xp33_ASAP7_75t_R    | 1.300 |   4.900 |    4.095 | 
     | tb0/U1116/Y                 |  ^   | tb0/n290       | NAND2xp33_ASAP7_75t_R    | 7.400 |  12.300 |   11.495 | 
     | tb0/U1117/B                 |  ^   | tb0/n290       | OAI21xp33_ASAP7_75t_R    | 0.000 |  12.300 |   11.495 | 
     | tb0/U1117/Y                 |  v   | tb0/n2650      | OAI21xp33_ASAP7_75t_R    | 8.300 |  20.600 |   19.795 | 
     | tb0/sp0_memory_reg_22__1_/D |  v   | tb0/n2650      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  20.600 |   19.795 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |   Net   |           Cell           |  Delay | Arrival | Required | 
     |                               |      |         |                          |        |  Time   |   Time   | 
     |-------------------------------+------+---------+--------------------------+--------+---------+----------| 
     | clk                           |  ^   | clk     |                          |        | -63.516 |  -62.711 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A   |  ^   | clk     | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.511 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y   |  ^   | CTS_112 | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.111 | 
     | CTS_ccl_a_BUF_clk_G0_L2_51/A  |  ^   | CTS_112 | BUFx2_ASAP7_75t_R        |  1.700 | -27.216 |  -26.411 | 
     | CTS_ccl_a_BUF_clk_G0_L2_51/Y  |  ^   | CTS_108 | BUFx2_ASAP7_75t_R        | 30.300 |   3.084 |    3.889 | 
     | tb0/sp0_memory_reg_22__1_/CLK |  ^   | CTS_108 | ASYNC_DFFHx1_ASAP7_75t_R |  1.500 |   4.584 |    5.389 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin tb0/sp0_memory_reg_71__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_71__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[123]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.184
+ Hold                          7.796
+ Phase Shift                   0.000
= Required Time                17.989
  Arrival Time                 18.800
  Slack Time                    0.811
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[123]                |  v   | data_in_71__3_ |                          |       |   2.600 |    1.789 | 
     | tb0/U1152/B                 |  v   | data_in_71__3_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    1.889 | 
     | tb0/U1152/Y                 |  ^   | tb0/n309       | NAND2xp33_ASAP7_75t_R    | 7.100 |   9.800 |    8.989 | 
     | tb0/U1153/B                 |  ^   | tb0/n309       | OAI21xp33_ASAP7_75t_R    | 0.000 |   9.800 |    8.989 | 
     | tb0/U1153/Y                 |  v   | tb0/n2185      | OAI21xp33_ASAP7_75t_R    | 9.000 |  18.800 |   17.989 | 
     | tb0/sp0_memory_reg_71__3_/D |  v   | tb0/n2185      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.800 |   17.989 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.706 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.906 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.406 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.306 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    9.394 | 
     | tb0/sp0_memory_reg_71__3_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.600 |  10.184 |   10.994 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin tb0/sp0_memory_reg_54__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_54__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[206]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         11.884
+ Hold                          7.090
+ Phase Shift                   0.000
= Required Time                18.983
  Arrival Time                 19.800
  Slack Time                    0.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.000
     = Beginpoint Arrival Time            3.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[206]                |  v   | data_in_54__1_ |                          |       |   3.100 |    2.283 | 
     | tb0/U646/B                  |  v   | data_in_54__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   3.200 |    2.383 | 
     | tb0/U646/Y                  |  ^   | tb0/n50        | NAND2xp33_ASAP7_75t_R    | 7.700 |  10.900 |   10.083 | 
     | tb0/U647/B                  |  ^   | tb0/n50        | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.900 |   10.083 | 
     | tb0/U647/Y                  |  v   | tb0/n2533      | OAI21xp33_ASAP7_75t_R    | 8.900 |  19.800 |   18.983 | 
     | tb0/sp0_memory_reg_54__1_/D |  v   | tb0/n2533      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.800 |   18.983 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.700 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.900 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.400 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 13.600 |  -9.616 |   -8.800 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/Y |  ^   | tb0/CTS_163 | BUFx12f_ASAP7_75t_R      | 20.600 |  10.984 |   11.800 | 
     | tb0/sp0_memory_reg_54__1_/CLK    |  ^   | tb0/CTS_163 | ASYNC_DFFHx1_ASAP7_75t_R |  0.900 |  11.884 |   12.700 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin tb0/sp0_memory_reg_82__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_82__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[65]                 (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         11.684
+ Hold                          6.765
+ Phase Shift                   0.000
= Required Time                18.459
  Arrival Time                 19.300
  Slack Time                    0.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.200
     = Beginpoint Arrival Time            2.300
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[65]                 |  v   | data_in_82__0_ |                          |       |   2.300 |    1.459 | 
     | tb0/U875/B                  |  v   | data_in_82__0_ | NAND2xp33_ASAP7_75t_R    | 0.000 |   2.300 |    1.459 | 
     | tb0/U875/Y                  |  ^   | tb0/n159       | NAND2xp33_ASAP7_75t_R    | 7.300 |   9.600 |    8.759 | 
     | tb0/U876/B                  |  ^   | tb0/n159       | OAI21xp33_ASAP7_75t_R    | 0.000 |   9.600 |    8.759 | 
     | tb0/U876/Y                  |  v   | tb0/n1822      | OAI21xp33_ASAP7_75t_R    | 9.600 |  19.200 |   18.359 | 
     | tb0/sp0_memory_reg_82__0_/D |  v   | tb0/n1822      | ASYNC_DFFHx1_ASAP7_75t_R | 0.100 |  19.300 |   18.459 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.675 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.875 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.375 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 13.600 |  -9.616 |   -8.775 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_40/Y |  ^   | tb0/CTS_163 | BUFx12f_ASAP7_75t_R      | 20.600 |  10.984 |   11.825 | 
     | tb0/sp0_memory_reg_82__0_/CLK    |  ^   | tb0/CTS_163 | ASYNC_DFFHx1_ASAP7_75t_R |  0.700 |  11.684 |   12.525 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin tb0/sp0_memory_reg_18__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_18__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[386]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          6.284
+ Hold                         16.355
+ Phase Shift                   0.000
= Required Time                22.649
  Arrival Time                 23.500
  Slack Time                    0.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.600
     = Beginpoint Arrival Time            4.700
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[386]                |  v   | data_in_18__1_ |                          |       |   4.700 |    3.849 | 
     | tb0/U818/B                  |  v   | data_in_18__1_ | NAND2xp33_ASAP7_75t_R    | 1.800 |   6.500 |    5.649 | 
     | tb0/U818/Y                  |  ^   | tb0/n132       | NAND2xp33_ASAP7_75t_R    | 8.400 |  14.900 |   14.049 | 
     | tb0/U819/B                  |  ^   | tb0/n132       | OAI21xp33_ASAP7_75t_R    | 0.000 |  14.900 |   14.049 | 
     | tb0/U819/Y                  |  v   | tb0/n3187      | OAI21xp33_ASAP7_75t_R    | 8.600 |  23.500 |   22.649 | 
     | tb0/sp0_memory_reg_18__1_/D |  v   | tb0/n3187      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  23.500 |   22.649 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.665 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A      |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.465 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y      |  ^   | CTS_112     | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.065 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_48/A |  ^   | CTS_112     | BUFx2_ASAP7_75t_R        |  2.500 | -26.416 |  -25.565 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_48/Y |  ^   | tb0/CTS_167 | BUFx2_ASAP7_75t_R        | 30.100 |   3.684 |    4.535 | 
     | tb0/sp0_memory_reg_18__1_/CLK    |  ^   | tb0/CTS_167 | ASYNC_DFFHx1_ASAP7_75t_R |  2.600 |   6.284 |    7.135 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin tb0/sp0_memory_reg_75__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_75__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[101]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          9.584
+ Hold                          7.912
+ Phase Shift                   0.000
= Required Time                17.505
  Arrival Time                 18.400
  Slack Time                    0.895
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.400
     = Beginpoint Arrival Time            2.500
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[101]                |  v   | data_in_75__1_ |                          |       |   2.500 |    1.605 | 
     | tb0/U1515/B                 |  v   | data_in_75__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.600 |    1.705 | 
     | tb0/U1515/Y                 |  ^   | tb0/n518       | NAND2xp33_ASAP7_75t_R    | 7.200 |   9.800 |    8.905 | 
     | tb0/U1516/B                 |  ^   | tb0/n518       | OAI21xp33_ASAP7_75t_R    | 0.000 |   9.800 |    8.905 | 
     | tb0/U1516/Y                 |  v   | tb0/n2251      | OAI21xp33_ASAP7_75t_R    | 8.600 |  18.400 |   17.505 | 
     | tb0/sp0_memory_reg_75__1_/D |  v   | tb0/n2251      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.400 |   17.505 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.622 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.822 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.322 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.222 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    9.478 | 
     | tb0/sp0_memory_reg_75__1_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.000 |   9.584 |   10.478 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin tb0/sp0_memory_reg_22__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_22__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[368]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          4.184
+ Hold                         15.101
+ Phase Shift                   0.000
= Required Time                19.295
  Arrival Time                 20.200
  Slack Time                    0.905
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.300
     = Beginpoint Arrival Time            3.400
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[368]                |  v   | data_in_22__3_ |                          |       |   3.400 |    2.495 | 
     | tb0/U1008/B                 |  v   | data_in_22__3_ | NAND2xp33_ASAP7_75t_R    | 0.200 |   3.600 |    2.695 | 
     | tb0/U1008/Y                 |  ^   | tb0/n231       | NAND2xp33_ASAP7_75t_R    | 7.700 |  11.300 |   10.395 | 
     | tb0/U1009/B                 |  ^   | tb0/n231       | OAI21xp33_ASAP7_75t_R    | 0.000 |  11.300 |   10.395 | 
     | tb0/U1009/Y                 |  v   | tb0/n2644      | OAI21xp33_ASAP7_75t_R    | 8.900 |  20.200 |   19.295 | 
     | tb0/sp0_memory_reg_22__3_/D |  v   | tb0/n2644      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  20.200 |   19.295 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |   Net   |           Cell           |  Delay | Arrival | Required | 
     |                               |      |         |                          |        |  Time   |   Time   | 
     |-------------------------------+------+---------+--------------------------+--------+---------+----------| 
     | clk                           |  ^   | clk     |                          |        | -63.516 |  -62.611 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A   |  ^   | clk     | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.411 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y   |  ^   | CTS_112 | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -28.011 | 
     | CTS_ccl_a_BUF_clk_G0_L2_51/A  |  ^   | CTS_112 | BUFx2_ASAP7_75t_R        |  1.700 | -27.216 |  -26.311 | 
     | CTS_ccl_a_BUF_clk_G0_L2_51/Y  |  ^   | CTS_108 | BUFx2_ASAP7_75t_R        | 30.300 |   3.084 |    3.989 | 
     | tb0/sp0_memory_reg_22__3_/CLK |  ^   | CTS_108 | ASYNC_DFFHx1_ASAP7_75t_R |  1.100 |   4.184 |    5.089 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin tb0/sp0_memory_reg_73__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_73__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[110]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          9.784
+ Hold                          7.873
+ Phase Shift                   0.000
= Required Time                17.667
  Arrival Time                 18.600
  Slack Time                    0.933
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[110]                |  v   | data_in_73__0_ |                          |       |   2.600 |    1.667 | 
     | tb0/U727/B                  |  v   | data_in_73__0_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    1.767 | 
     | tb0/U727/Y                  |  ^   | tb0/n87        | NAND2xp33_ASAP7_75t_R    | 7.200 |   9.900 |    8.967 | 
     | tb0/U728/B                  |  ^   | tb0/n87        | OAI21xp33_ASAP7_75t_R    | 0.000 |   9.900 |    8.967 | 
     | tb0/U728/Y                  |  v   | tb0/n2224      | OAI21xp33_ASAP7_75t_R    | 8.700 |  18.600 |   17.667 | 
     | tb0/sp0_memory_reg_73__0_/D |  v   | tb0/n2224      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  18.600 |   17.667 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.583 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.783 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.283 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.183 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    9.517 | 
     | tb0/sp0_memory_reg_73__0_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.200 |   9.784 |   10.717 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin tb0/sp0_memory_reg_61__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_61__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[172]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         15.984
+ Hold                         13.552
+ Phase Shift                   0.000
= Required Time                29.545
  Arrival Time                 30.500
  Slack Time                    0.955
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.300
     = Beginpoint Arrival Time            2.400
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |           Cell           |  Delay | Arrival | Required | 
     |                             |      |                      |                          |        |  Time   |   Time   | 
     |-----------------------------+------+----------------------+--------------------------+--------+---------+----------| 
     | data_in[172]                |  v   | data_in_61__2_       |                          |        |   2.400 |    1.445 | 
     | tb0/U1469/B                 |  v   | data_in_61__2_       | NAND2xp33_ASAP7_75t_R    |  0.000 |   2.400 |    1.445 | 
     | tb0/U1469/Y                 |  ^   | tb0/n490             | NAND2xp33_ASAP7_75t_R    |  7.400 |   9.800 |    8.845 | 
     | tb0/U1470/B                 |  ^   | tb0/n490             | OAI21xp33_ASAP7_75t_R    |  0.000 |   9.800 |    8.845 | 
     | tb0/U1470/Y                 |  v   | tb0/n2038            | OAI21xp33_ASAP7_75t_R    |  7.400 |  17.200 |   16.245 | 
     | tb0/FE_PHC1724_n2038/A      |  v   | tb0/n2038            | HB1xp67_ASAP7_75t_R      |  0.000 |  17.200 |   16.245 | 
     | tb0/FE_PHC1724_n2038/Y      |  v   | tb0/FE_PHN1724_n2038 | HB1xp67_ASAP7_75t_R      | 13.300 |  30.500 |   29.545 | 
     | tb0/sp0_memory_reg_61__2_/D |  v   | tb0/FE_PHN1724_n2038 | ASYNC_DFFHx1_ASAP7_75t_R |  0.000 |  30.500 |   29.545 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.562 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.762 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.262 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        |  5.700 | -17.516 |  -16.562 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/Y |  ^   | tb0/CTS_164 | BUFx2_ASAP7_75t_R        | 32.500 |  14.984 |   15.938 | 
     | tb0/sp0_memory_reg_61__2_/CLK    |  ^   | tb0/CTS_164 | ASYNC_DFFHx1_ASAP7_75t_R |  1.000 |  15.984 |   16.938 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin tb0/sp0_memory_reg_26__3_/CLK 
Endpoint:   tb0/sp0_memory_reg_26__3_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[348]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time          7.084
+ Hold                         16.047
+ Phase Shift                   0.000
= Required Time                23.141
  Arrival Time                 24.100
  Slack Time                    0.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.600
     = Beginpoint Arrival Time            4.700
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[348]                |  v   | data_in_26__3_ |                          |       |   4.700 |    3.741 | 
     | tb0/U1561/B                 |  v   | data_in_26__3_ | NAND2xp33_ASAP7_75t_R    | 1.600 |   6.300 |    5.341 | 
     | tb0/U1561/Y                 |  ^   | tb0/n558       | NAND2xp33_ASAP7_75t_R    | 8.900 |  15.200 |   14.241 | 
     | tb0/U1562/B                 |  ^   | tb0/n558       | OAI21xp33_ASAP7_75t_R    | 0.000 |  15.200 |   14.241 | 
     | tb0/U1562/Y                 |  v   | tb0/n2704      | OAI21xp33_ASAP7_75t_R    | 8.900 |  24.100 |   23.141 | 
     | tb0/sp0_memory_reg_26__3_/D |  v   | tb0/n2704      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  24.100 |   23.141 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.557 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/A      |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 11.200 | -52.316 |  -51.357 | 
     | CTS_ccl_a_BUF_clk_G0_L1_4/Y      |  ^   | CTS_112     | BUFx12f_ASAP7_75t_R      | 23.400 | -28.916 |  -27.957 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/A |  ^   | CTS_112     | BUFx2_ASAP7_75t_R        |  2.800 | -26.116 |  -25.157 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_54/Y |  ^   | tb0/CTS_169 | BUFx2_ASAP7_75t_R        | 31.600 |   5.484 |    6.443 | 
     | tb0/sp0_memory_reg_26__3_/CLK    |  ^   | tb0/CTS_169 | ASYNC_DFFHx1_ASAP7_75t_R |  1.600 |   7.084 |    8.043 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin tb0/sp0_memory_reg_7__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_7__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[440]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         13.484
+ Hold                          6.908
+ Phase Shift                   0.000
= Required Time                20.402
  Arrival Time                 21.400
  Slack Time                    0.998
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.800
     = Beginpoint Arrival Time            3.900
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell           | Delay | Arrival | Required | 
     |                            |      |               |                          |       |  Time   |   Time   | 
     |----------------------------+------+---------------+--------------------------+-------+---------+----------| 
     | data_in[440]               |  v   | data_in_7__0_ |                          |       |   3.900 |    2.902 | 
     | tb0/U1259/B                |  v   | data_in_7__0_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   4.000 |    3.002 | 
     | tb0/U1259/Y                |  ^   | tb0/n373      | NAND2xp33_ASAP7_75t_R    | 8.400 |  12.400 |   11.402 | 
     | tb0/U1260/B                |  ^   | tb0/n373      | OAI21xp33_ASAP7_75t_R    | 0.000 |  12.400 |   11.402 | 
     | tb0/U1260/Y                |  v   | tb0/n3025     | OAI21xp33_ASAP7_75t_R    | 9.000 |  21.400 |   20.402 | 
     | tb0/sp0_memory_reg_7__0_/D |  v   | tb0/n3025     | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  21.400 |   20.402 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.518 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -44.718 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -21.418 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_68/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 14.200 |  -8.216 |   -7.218 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_68/Y |  ^   | tb0/CTS_182 | BUFx12f_ASAP7_75t_R      | 21.200 |  12.984 |   13.982 | 
     | tb0/sp0_memory_reg_7__0_/CLK     |  ^   | tb0/CTS_182 | ASYNC_DFFHx1_ASAP7_75t_R |  0.500 |  13.484 |   14.482 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin tb0/sp0_memory_reg_71__2_/CLK 
Endpoint:   tb0/sp0_memory_reg_71__2_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[122]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.284
+ Hold                          7.976
+ Phase Shift                   0.000
= Required Time                18.270
  Arrival Time                 19.300
  Slack Time                    1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[122]                |  v   | data_in_71__2_ |                          |       |   2.600 |    1.570 | 
     | tb0/U1150/B                 |  v   | data_in_71__2_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    1.670 | 
     | tb0/U1150/Y                 |  ^   | tb0/n308       | NAND2xp33_ASAP7_75t_R    | 7.700 |  10.400 |    9.370 | 
     | tb0/U1151/B                 |  ^   | tb0/n308       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.400 |    9.370 | 
     | tb0/U1151/Y                 |  v   | tb0/n2188      | OAI21xp33_ASAP7_75t_R    | 8.900 |  19.300 |   18.270 | 
     | tb0/sp0_memory_reg_71__2_/D |  v   | tb0/n2188      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.300 |   18.270 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.486 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.686 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.186 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.086 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    9.614 | 
     | tb0/sp0_memory_reg_71__2_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.700 |  10.284 |   11.314 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin tb0/sp0_memory_reg_1__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_1__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[471]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         14.084
+ Hold                          8.176
+ Phase Shift                   0.000
= Required Time                22.269
  Arrival Time                 23.300
  Slack Time                    1.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.600
     = Beginpoint Arrival Time            4.700
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell           | Delay | Arrival | Required | 
     |                            |      |               |                          |       |  Time   |   Time   | 
     |----------------------------+------+---------------+--------------------------+-------+---------+----------| 
     | data_in[471]               |  v   | data_in_1__1_ |                          |       |   4.700 |    3.669 | 
     | tb0/U1403/B                |  v   | data_in_1__1_ | NAND2xp33_ASAP7_75t_R    | 1.400 |   6.100 |    5.069 | 
     | tb0/U1403/Y                |  ^   | tb0/n454      | NAND2xp33_ASAP7_75t_R    | 8.100 |  14.200 |   13.169 | 
     | tb0/U1404/B                |  ^   | tb0/n454      | OAI21xp33_ASAP7_75t_R    | 0.000 |  14.200 |   13.169 | 
     | tb0/U1404/Y                |  v   | tb0/n2932     | OAI21xp33_ASAP7_75t_R    | 9.100 |  23.300 |   22.269 | 
     | tb0/sp0_memory_reg_1__1_/D |  v   | tb0/n2932     | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  23.300 |   22.269 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.486 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -44.686 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -21.386 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_66/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 11.500 | -10.916 |   -9.886 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_66/Y |  ^   | tb0/CTS_180 | BUFx12f_ASAP7_75t_R      | 23.200 |  12.284 |   13.314 | 
     | tb0/sp0_memory_reg_1__1_/CLK     |  ^   | tb0/CTS_180 | ASYNC_DFFHx1_ASAP7_75t_R |  1.800 |  14.084 |   15.114 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin tb0/sp0_memory_reg_1__0_/CLK 
Endpoint:   tb0/sp0_memory_reg_1__0_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[470]               (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         14.584
+ Hold                          8.157
+ Phase Shift                   0.000
= Required Time                22.750
  Arrival Time                 23.800
  Slack Time                    1.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   4.800
     = Beginpoint Arrival Time            4.900
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |      Net      |           Cell           | Delay | Arrival | Required | 
     |                            |      |               |                          |       |  Time   |   Time   | 
     |----------------------------+------+---------------+--------------------------+-------+---------+----------| 
     | data_in[470]               |  v   | data_in_1__0_ |                          |       |   4.900 |    3.850 | 
     | tb0/U1407/B                |  v   | data_in_1__0_ | NAND2xp33_ASAP7_75t_R    | 1.400 |   6.300 |    5.250 | 
     | tb0/U1407/Y                |  ^   | tb0/n456      | NAND2xp33_ASAP7_75t_R    | 8.300 |  14.600 |   13.550 | 
     | tb0/U1408/B                |  ^   | tb0/n456      | OAI21xp33_ASAP7_75t_R    | 0.000 |  14.600 |   13.550 | 
     | tb0/U1408/Y                |  v   | tb0/n2935     | OAI21xp33_ASAP7_75t_R    | 9.200 |  23.800 |   22.750 | 
     | tb0/sp0_memory_reg_1__0_/D |  v   | tb0/n2935     | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  23.800 |   22.750 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.467 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -44.667 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -21.367 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_66/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 11.500 | -10.916 |   -9.867 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_66/Y |  ^   | tb0/CTS_180 | BUFx12f_ASAP7_75t_R      | 23.200 |  12.284 |   13.333 | 
     | tb0/sp0_memory_reg_1__0_/CLK     |  ^   | tb0/CTS_180 | ASYNC_DFFHx1_ASAP7_75t_R |  2.300 |  14.584 |   15.633 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin tb0/sp0_memory_reg_69__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_69__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[131]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.284
+ Hold                          7.853
+ Phase Shift                   0.000
= Required Time                18.147
  Arrival Time                 19.200
  Slack Time                    1.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.500
     = Beginpoint Arrival Time            2.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[131]                |  v   | data_in_69__1_ |                          |       |   2.600 |    1.547 | 
     | tb0/U1485/B                 |  v   | data_in_69__1_ | NAND2xp33_ASAP7_75t_R    | 0.100 |   2.700 |    1.647 | 
     | tb0/U1485/Y                 |  ^   | tb0/n501       | NAND2xp33_ASAP7_75t_R    | 7.500 |  10.200 |    9.147 | 
     | tb0/U1486/B                 |  ^   | tb0/n501       | OAI21xp33_ASAP7_75t_R    | 0.000 |  10.200 |    9.147 | 
     | tb0/U1486/Y                 |  v   | tb0/n2161      | OAI21xp33_ASAP7_75t_R    | 9.000 |  19.200 |   18.147 | 
     | tb0/sp0_memory_reg_69__1_/D |  v   | tb0/n2161      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  19.200 |   18.147 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.463 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.663 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.163 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/A |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 10.100 | -13.116 |  -12.063 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_39/Y |  ^   | tb0/CTS_162 | BUFx12f_ASAP7_75t_R      | 21.700 |   8.584 |    9.637 | 
     | tb0/sp0_memory_reg_69__1_/CLK    |  ^   | tb0/CTS_162 | ASYNC_DFFHx1_ASAP7_75t_R |  1.700 |  10.284 |   11.337 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin tb0/sp0_memory_reg_50__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_50__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[226]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         10.884
+ Hold                          8.050
+ Phase Shift                   0.000
= Required Time                18.943
  Arrival Time                 20.000
  Slack Time                    1.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   3.400
     = Beginpoint Arrival Time            3.500
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |      Net       |           Cell           | Delay | Arrival | Required | 
     |                             |      |                |                          |       |  Time   |   Time   | 
     |-----------------------------+------+----------------+--------------------------+-------+---------+----------| 
     | data_in[226]                |  v   | data_in_50__1_ |                          |       |   3.500 |    2.443 | 
     | tb0/U1078/B                 |  v   | data_in_50__1_ | NAND2xp33_ASAP7_75t_R    | 0.200 |   3.700 |    2.643 | 
     | tb0/U1078/Y                 |  ^   | tb0/n268       | NAND2xp33_ASAP7_75t_R    | 7.500 |  11.200 |   10.143 | 
     | tb0/U1079/B                 |  ^   | tb0/n268       | OAI21xp33_ASAP7_75t_R    | 0.000 |  11.200 |   10.143 | 
     | tb0/U1079/Y                 |  v   | tb0/n2473      | OAI21xp33_ASAP7_75t_R    | 8.800 |  20.000 |   18.943 | 
     | tb0/sp0_memory_reg_50__1_/D |  v   | tb0/n2473      | ASYNC_DFFHx1_ASAP7_75t_R | 0.000 |  20.000 |   18.943 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.460 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 17.800 | -45.716 |  -44.660 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_5/Y  |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      | 23.300 | -22.416 |  -21.360 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_60/A |  ^   | tb0/CTS_183 | BUFx12f_ASAP7_75t_R      |  9.900 | -12.516 |  -11.460 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_60/Y |  ^   | tb0/CTS_174 | BUFx12f_ASAP7_75t_R      | 22.200 |   9.684 |   10.740 | 
     | tb0/sp0_memory_reg_50__1_/CLK    |  ^   | tb0/CTS_174 | ASYNC_DFFHx1_ASAP7_75t_R |  1.200 |  10.884 |   11.940 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin tb0/sp0_memory_reg_57__1_/CLK 
Endpoint:   tb0/sp0_memory_reg_57__1_/D (v) checked with  leading edge of 'clk'
Beginpoint: data_in[191]                (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: default_hold_view
Other End Arrival Time         16.084
+ Hold                         13.529
+ Phase Shift                   0.000
= Required Time                29.623
  Arrival Time                 30.700
  Slack Time                    1.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   2.400
     = Beginpoint Arrival Time            2.500
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net          |           Cell           |  Delay | Arrival | Required | 
     |                             |      |                      |                          |        |  Time   |   Time   | 
     |-----------------------------+------+----------------------+--------------------------+--------+---------+----------| 
     | data_in[191]                |  v   | data_in_57__1_       |                          |        |   2.500 |    1.423 | 
     | tb0/U1048/B                 |  v   | data_in_57__1_       | NAND2xp33_ASAP7_75t_R    |  0.000 |   2.500 |    1.423 | 
     | tb0/U1048/Y                 |  ^   | tb0/n252             | NAND2xp33_ASAP7_75t_R    |  7.900 |  10.400 |    9.323 | 
     | tb0/U1049/B                 |  ^   | tb0/n252             | OAI21xp33_ASAP7_75t_R    |  0.000 |  10.400 |    9.323 | 
     | tb0/U1049/Y                 |  v   | tb0/n2578            | OAI21xp33_ASAP7_75t_R    |  7.200 |  17.600 |   16.523 | 
     | tb0/FE_PHC1735_n2578/A      |  v   | tb0/n2578            | HB1xp67_ASAP7_75t_R      |  0.000 |  17.600 |   16.523 | 
     | tb0/FE_PHC1735_n2578/Y      |  v   | tb0/FE_PHN1735_n2578 | HB1xp67_ASAP7_75t_R      | 13.100 |  30.700 |   29.623 | 
     | tb0/sp0_memory_reg_57__1_/D |  v   | tb0/FE_PHN1735_n2578 | ASYNC_DFFHx1_ASAP7_75t_R |  0.000 |  30.700 |   29.623 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   7.700
     + Source Insertion Delay           -71.216
     = Beginpoint Arrival Time          -63.516
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |     Net     |           Cell           |  Delay | Arrival | Required | 
     |                                  |      |             |                          |        |  Time   |   Time   | 
     |----------------------------------+------+-------------+--------------------------+--------+---------+----------| 
     | clk                              |  ^   | clk         |                          |        | -63.516 |  -62.439 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/A  |  ^   | clk         | BUFx12f_ASAP7_75t_R      | 16.800 | -46.716 |  -45.639 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L1_3/Y  |  ^   | tb0/CTS_166 | BUFx12f_ASAP7_75t_R      | 23.500 | -23.216 |  -22.139 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/A |  ^   | tb0/CTS_166 | BUFx2_ASAP7_75t_R        |  5.700 | -17.516 |  -16.439 | 
     | tb0/CTS_ccl_a_BUF_clk_G0_L2_41/Y |  ^   | tb0/CTS_164 | BUFx2_ASAP7_75t_R        | 32.500 |  14.984 |   16.061 | 
     | tb0/sp0_memory_reg_57__1_/CLK    |  ^   | tb0/CTS_164 | ASYNC_DFFHx1_ASAP7_75t_R |  1.100 |  16.084 |   17.161 | 
     +----------------------------------------------------------------------------------------------------------------+ 

