Analysis & Synthesis report for EthanWieczorekFinal
Fri Dec 09 10:58:02 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 09 10:58:02 2016           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; EthanWieczorekFinal                             ;
; Top-level Entity Name              ; EthanWieczorekFinal                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 203                                             ;
;     Total combinational functions  ; 203                                             ;
;     Dedicated logic registers      ; 24                                              ;
; Total registers                    ; 24                                              ;
; Total pins                         ; 47                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                     ; Setting             ; Default Value       ;
+----------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                     ; EP4CE115F29C7       ;                     ;
; Top-level entity name                                                      ; EthanWieczorekFinal ; EthanWieczorekFinal ;
; Family name                                                                ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                                      ; Off                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                                ; Off                 ; Off                 ;
; Restructure Multiplexers                                                   ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                 ; Off                 ;
; Preserve fewer node names                                                  ; On                  ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                 ; Off                 ;
; Verilog Version                                                            ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto                ; Auto                ;
; Safe State Machine                                                         ; Off                 ; Off                 ;
; Extract Verilog State Machines                                             ; On                  ; On                  ;
; Extract VHDL State Machines                                                ; On                  ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On                  ; On                  ;
; Parallel Synthesis                                                         ; On                  ; On                  ;
; DSP Block Balancing                                                        ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                         ; On                  ; On                  ;
; Power-Up Don't Care                                                        ; On                  ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                 ; On                  ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                 ; Off                 ;
; Optimization Technique                                                     ; Balanced            ; Balanced            ;
; Carry Chain Length                                                         ; 70                  ; 70                  ;
; Auto Carry Chains                                                          ; On                  ; On                  ;
; Auto Open-Drain Pins                                                       ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                 ; Off                 ;
; Auto ROM Replacement                                                       ; On                  ; On                  ;
; Auto RAM Replacement                                                       ; On                  ; On                  ;
; Auto DSP Block Replacement                                                 ; On                  ; On                  ;
; Auto Shift Register Replacement                                            ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                  ; On                  ;
; Strict RAM Replacement                                                     ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                                   ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                      ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                    ; On                  ; On                  ;
; Report Parameter Settings                                                  ; On                  ; On                  ;
; Report Source Assignments                                                  ; On                  ; On                  ;
; Report Connectivity Checks                                                 ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                   ; 2                   ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                          ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                 ; 100                 ;
; Clock MUX Protection                                                       ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                 ; Off                 ;
; Block Design Naming                                                        ; Auto                ; Auto                ;
; SDC constraint protection                                                  ; Off                 ; Off                 ;
; Synthesis Effort                                                           ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                  ; On                  ;
; Synthesis Seed                                                             ; 1                   ; 1                   ;
+----------------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------+---------+
; EthanWieczorekFinal.bdf          ; yes             ; User Block Diagram/Schematic File        ; U:/CprE 281/Lab/Final Project 2/EthanWieczorekFinal.bdf    ;         ;
; seven_seg_decoder.v              ; yes             ; Auto-Found Verilog HDL File              ; U:/CprE 281/Lab/Final Project 2/seven_seg_decoder.v        ;         ;
; 4wideshiftregister.bdf           ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/CprE 281/Lab/Final Project 2/4wideshiftregister.bdf     ;         ;
; 21mux.bdf                        ; yes             ; Megafunction                             ; c:/altera/16.0/quartus/libraries/others/maxplus2/21mux.bdf ;         ;
; fsm2.v                           ; yes             ; Auto-Found Verilog HDL File              ; U:/CprE 281/Lab/Final Project 2/fsm2.v                     ;         ;
; currentcount.v                   ; yes             ; Auto-Found Verilog HDL File              ; U:/CprE 281/Lab/Final Project 2/currentcount.v             ;         ;
; lab7step2.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/CprE 281/Lab/Final Project 2/lab7step2.bdf              ;         ;
; lab7step1.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/CprE 281/Lab/Final Project 2/lab7step1.bdf              ;         ;
; lab6step0.v                      ; yes             ; Auto-Found Verilog HDL File              ; U:/CprE 281/Lab/Final Project 2/lab6step0.v                ;         ;
; 4registerstorage.bdf             ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/CprE 281/Lab/Final Project 2/4registerstorage.bdf       ;         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 203   ;
;                                             ;       ;
; Total combinational functions               ; 203   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 106   ;
;     -- 3 input functions                    ; 58    ;
;     -- <=2 input functions                  ; 39    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 203   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 24    ;
;     -- Dedicated logic registers            ; 24    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 47    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; inst2 ;
; Maximum fan-out                             ; 36    ;
; Total fan-out                               ; 824   ;
; Average fan-out                             ; 2.57  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name         ; Library Name ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+---------------------+--------------+
; |EthanWieczorekFinal             ; 203 (4)           ; 24 (4)       ; 0           ; 0            ; 0       ; 0         ; 47   ; 0            ; |EthanWieczorekFinal                                                 ; EthanWieczorekFinal ; work         ;
;    |4registerstorage:inst1|      ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|4registerstorage:inst1                          ; 4registerstorage    ; work         ;
;       |4wideshiftregister:inst5| ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|4registerstorage:inst1|4wideshiftregister:inst5 ; 4wideshiftregister  ; work         ;
;       |4wideshiftregister:inst6| ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|4registerstorage:inst1|4wideshiftregister:inst6 ; 4wideshiftregister  ; work         ;
;       |4wideshiftregister:inst7| ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|4registerstorage:inst1|4wideshiftregister:inst7 ; 4wideshiftregister  ; work         ;
;       |4wideshiftregister:inst8| ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|4registerstorage:inst1|4wideshiftregister:inst8 ; 4wideshiftregister  ; work         ;
;    |4wideshiftregister:inst19|   ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|4wideshiftregister:inst19                       ; 4wideshiftregister  ; work         ;
;    |Lab7Step2:math01|            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math01                                ; Lab7Step2           ; work         ;
;       |Lab7Step1:inst|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math01|Lab7Step1:inst                 ; Lab7Step1           ; work         ;
;          |Lab6Step0:inst5|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math01|Lab7Step1:inst|Lab6Step0:inst5 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst6|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math01|Lab7Step1:inst|Lab6Step0:inst6 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst7|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math01|Lab7Step1:inst|Lab6Step0:inst7 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math01|Lab7Step1:inst|Lab6Step0:inst  ; Lab6Step0           ; work         ;
;    |Lab7Step2:math12|            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math12                                ; Lab7Step2           ; work         ;
;       |Lab7Step1:inst|           ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math12|Lab7Step1:inst                 ; Lab7Step1           ; work         ;
;          |Lab6Step0:inst5|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math12|Lab7Step1:inst|Lab6Step0:inst5 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst6|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math12|Lab7Step1:inst|Lab6Step0:inst6 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst7|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math12|Lab7Step1:inst|Lab6Step0:inst7 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math12|Lab7Step1:inst|Lab6Step0:inst  ; Lab6Step0           ; work         ;
;    |Lab7Step2:math23|            ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math23                                ; Lab7Step2           ; work         ;
;       |Lab7Step1:inst|           ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math23|Lab7Step1:inst                 ; Lab7Step1           ; work         ;
;          |Lab6Step0:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math23|Lab7Step1:inst|Lab6Step0:inst5 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst6|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math23|Lab7Step1:inst|Lab6Step0:inst6 ; Lab6Step0           ; work         ;
;          |Lab6Step0:inst7|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|Lab7Step2:math23|Lab7Step1:inst|Lab6Step0:inst7 ; Lab6Step0           ; work         ;
;    |currentCount:instcount|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|currentCount:instcount                          ; currentCount        ; work         ;
;    |fsm2:instFSM|                ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|fsm2:instFSM                                    ; fsm2                ; work         ;
;    |seven_seg_decoder:inst20|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|seven_seg_decoder:inst20                        ; seven_seg_decoder   ; work         ;
;    |seven_seg_decoder:inst3|     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|seven_seg_decoder:inst3                         ; seven_seg_decoder   ; work         ;
;    |seven_seg_decoder:inst4|     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|seven_seg_decoder:inst4                         ; seven_seg_decoder   ; work         ;
;    |seven_seg_decoder:inst5|     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|seven_seg_decoder:inst5                         ; seven_seg_decoder   ; work         ;
;    |seven_seg_decoder:inst6|     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |EthanWieczorekFinal|seven_seg_decoder:inst6                         ; seven_seg_decoder   ; work         ;
+----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; fsm2:instFSM|overflow                               ; fsm2:instFSM|overflow  ; yes                    ;
; fsm2:instFSM|underflow                              ; fsm2:instFSM|underflow ; yes                    ;
; fsm2:instFSM|enable[0]                              ; fsm2:instFSM|enable[3] ; yes                    ;
; fsm2:instFSM|load                                   ; GND                    ; yes                    ;
; fsm2:instFSM|out0[0]                                ; fsm2:instFSM|out0[2]   ; yes                    ;
; fsm2:instFSM|out0[1]                                ; fsm2:instFSM|out0[2]   ; yes                    ;
; fsm2:instFSM|out0[2]                                ; fsm2:instFSM|out0[2]   ; yes                    ;
; fsm2:instFSM|out0[3]                                ; fsm2:instFSM|out0[2]   ; yes                    ;
; fsm2:instFSM|enable[1]                              ; fsm2:instFSM|enable[3] ; yes                    ;
; fsm2:instFSM|out1[0]                                ; fsm2:instFSM|out1[3]   ; yes                    ;
; fsm2:instFSM|out1[1]                                ; fsm2:instFSM|out1[3]   ; yes                    ;
; fsm2:instFSM|out1[2]                                ; fsm2:instFSM|out1[3]   ; yes                    ;
; fsm2:instFSM|out1[3]                                ; fsm2:instFSM|out1[3]   ; yes                    ;
; fsm2:instFSM|enable[2]                              ; fsm2:instFSM|enable[3] ; yes                    ;
; fsm2:instFSM|out2[0]                                ; fsm2:instFSM|out2[3]   ; yes                    ;
; fsm2:instFSM|out2[1]                                ; fsm2:instFSM|out2[3]   ; yes                    ;
; fsm2:instFSM|out2[2]                                ; fsm2:instFSM|out2[3]   ; yes                    ;
; fsm2:instFSM|out2[3]                                ; fsm2:instFSM|out2[3]   ; yes                    ;
; fsm2:instFSM|enable[3]                              ; fsm2:instFSM|enable[3] ; yes                    ;
; fsm2:instFSM|out3[0]                                ; fsm2:instFSM|out3[3]   ; yes                    ;
; fsm2:instFSM|out3[1]                                ; fsm2:instFSM|out3[3]   ; yes                    ;
; fsm2:instFSM|out3[2]                                ; fsm2:instFSM|out3[3]   ; yes                    ;
; fsm2:instFSM|out3[3]                                ; fsm2:instFSM|out3[3]   ; yes                    ;
; fsm2:instFSM|en0                                    ; fsm2:instFSM|en0       ; yes                    ;
; fsm2:instFSM|en1                                    ; fsm2:instFSM|en1       ; yes                    ;
; fsm2:instFSM|en2                                    ; fsm2:instFSM|en2       ; yes                    ;
; fsm2:instFSM|en3                                    ; fsm2:instFSM|en3       ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 24    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |EthanWieczorekFinal|fsm2:instFSM|out3[3] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |EthanWieczorekFinal|fsm2:instFSM|out2[3] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |EthanWieczorekFinal|fsm2:instFSM|out3[2] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |EthanWieczorekFinal|fsm2:instFSM|out2[0] ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |EthanWieczorekFinal|fsm2:instFSM|out0[2] ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |EthanWieczorekFinal|fsm2:instFSM|out1[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 24                          ;
;     ENA               ; 20                          ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 204                         ;
;     normal            ; 204                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 58                          ;
;         4 data inputs ; 106                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Dec 09 10:57:49 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EthanWieczorekFinal -c EthanWieczorekFinal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ethanwieczorekfinal.bdf
    Info (12023): Found entity 1: EthanWieczorekFinal
Info (12127): Elaborating entity "EthanWieczorekFinal" for the top level hierarchy
Warning (275011): Block or symbol "4wideshiftregister" of instance "inst19" overlaps another block or symbol
Warning (12125): Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seven_seg_decoder File: U:/CprE 281/Lab/Final Project 2/seven_seg_decoder.v Line: 1
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "seven_seg_decoder:inst3"
Warning (10235): Verilog HDL Always Construct warning at seven_seg_decoder.v(8): variable "enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/seven_seg_decoder.v Line: 8
Warning (12125): Using design file 4wideshiftregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4wideshiftregister
Info (12128): Elaborating entity "4wideshiftregister" for hierarchy "4wideshiftregister:inst19"
Info (12128): Elaborating entity "21mux" for hierarchy "4wideshiftregister:inst19|21mux:inst"
Info (12130): Elaborated megafunction instantiation "4wideshiftregister:inst19|21mux:inst"
Warning (12125): Using design file fsm2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fsm2 File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 1
Info (12128): Elaborating entity "fsm2" for hierarchy "fsm2:instFSM"
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(20): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(22): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(28): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(29): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(35): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(36): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(37): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 37
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(43): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(44): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(45): variable "reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 45
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(46): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(52): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(53): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(54): variable "reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(55): variable "reg3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(63): variable "en3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(63): variable "en2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(63): variable "en1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(63): variable "en0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(68): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(79): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(85): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 85
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(86): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 86
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(92): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(93): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(94): variable "reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 94
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(100): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(101): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(102): variable "reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(103): variable "reg3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(113): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 113
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(119): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 119
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(124): variable "math01data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(130): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(131): variable "math12data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 131
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(137): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(138): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(139): variable "math23data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(148): variable "en0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(153): variable "count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(159): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 159
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(164): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(165): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(170): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 170
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(171): variable "reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(172): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 172
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(177): variable "reg0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(178): variable "reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(179): variable "reg3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 179
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(180): variable "reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 180
Warning (10235): Verilog HDL Always Construct warning at fsm2.v(190): variable "donot" is read inside the Always Construct but isn't in the Always Construct's Event Control File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 190
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "out0", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "out1", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "out2", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "out3", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "overflow", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "underflow", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "en3", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "en2", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "en1", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "en0", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "enable", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at fsm2.v(15): inferring latch(es) for variable "load", which holds its previous value in one or more paths through the always construct File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "underflow" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "overflow" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out3[0]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out3[1]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out3[2]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out3[3]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out2[0]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out2[1]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out2[2]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out2[3]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out1[0]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out1[1]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out1[2]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out1[3]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out0[0]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out0[1]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out0[2]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "out0[3]" at fsm2.v(15) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
Info (10041): Inferred latch for "load" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "enable[0]" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "enable[1]" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "enable[2]" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "enable[3]" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "en0" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "en1" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "en2" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Info (10041): Inferred latch for "en3" at fsm2.v(66) File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
Warning (12125): Using design file currentcount.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: currentCount File: U:/CprE 281/Lab/Final Project 2/currentcount.v Line: 1
Info (12128): Elaborating entity "currentCount" for hierarchy "currentCount:instcount"
Warning (12125): Using design file lab7step2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Lab7Step2
Info (12128): Elaborating entity "Lab7Step2" for hierarchy "Lab7Step2:math01"
Warning (12125): Using design file lab7step1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Lab7Step1
Info (12128): Elaborating entity "Lab7Step1" for hierarchy "Lab7Step2:math01|Lab7Step1:inst"
Warning (12125): Using design file lab6step0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Lab6Step0 File: U:/CprE 281/Lab/Final Project 2/lab6step0.v Line: 1
Info (12128): Elaborating entity "Lab6Step0" for hierarchy "Lab7Step2:math01|Lab7Step1:inst|Lab6Step0:inst"
Warning (12125): Using design file 4registerstorage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4registerstorage
Info (12128): Elaborating entity "4registerstorage" for hierarchy "4registerstorage:inst1"
Warning (13012): Latch fsm2:instFSM|overflow has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|underflow has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst7
Warning (13012): Latch fsm2:instFSM|enable[0] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out0[0] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out0[1] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out0[2] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out0[3] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|enable[1] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out1[0] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out1[1] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out1[2] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out1[3] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|enable[2] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out2[0] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst7
Warning (13012): Latch fsm2:instFSM|out2[1] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst7
Warning (13012): Latch fsm2:instFSM|out2[2] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst7
Warning (13012): Latch fsm2:instFSM|out2[3] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst7
Warning (13012): Latch fsm2:instFSM|enable[3] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 66
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out3[0] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out3[1] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out3[2] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|out3[3] has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|en0 has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|en1 has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|en2 has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Warning (13012): Latch fsm2:instFSM|en3 has unsafe behavior File: U:/CprE 281/Lab/Final Project 2/fsm2.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal inst2
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file U:/CprE 281/Lab/Final Project 2/output_files/EthanWieczorekFinal.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 270 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 223 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 880 megabytes
    Info: Processing ended: Fri Dec 09 10:58:02 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/CprE 281/Lab/Final Project 2/output_files/EthanWieczorekFinal.map.smsg.


