<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/clkctrl_c5_altclkctrl_0.v"
   type="VERILOG"
   library="altclkctrl_0" />
 <file path="simulation/clkctrl_c5.vhd" type="VHDL" />
 <topLevel name="clkctrl_c5" />
 <deviceFamily name="cyclonev" />
</simPackage>
