# Benchmark "control_merge" written by ABC on Sun Jul 13 14:43:36 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs outs_valid \
 index[0] index[1] index[2] index_valid

.latch        n76 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n81 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n86 control.tehb.dataReg[0]  0
.latch        n91 control.tehb.dataReg[1]  0
.latch        n96 control.tehb.dataReg[2]  0
.latch       n101 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n57
01 1
.names control.tehb.control.fullReg new_n57 ins_ready[1]
01 1
.names ins_valid[0] new_n57 new_n59
00 1
.names ins_valid[2] new_n59 new_n60
11 1
.names control.tehb.control.fullReg new_n60 ins_ready[2]
01 1
.names ins_valid[3] new_n59 new_n62
11 1
.names new_n60 new_n62 new_n63
01 1
.names control.tehb.control.fullReg new_n63 ins_ready[3]
01 1
.names new_n60 new_n63 new_n65
00 1
.names new_n59 new_n65 new_n66
11 1
.names ins_valid[4] new_n66 new_n67
11 1
.names control.tehb.control.fullReg new_n67 ins_ready[4]
01 1
.names new_n66 new_n67 new_n69
10 1
.names ins_valid[5] new_n69 new_n70
11 1
.names control.tehb.control.fullReg new_n70 ins_ready[5]
01 1
.names new_n69 new_n70 new_n72
10 1
.names ins_valid[6] new_n72 new_n73
11 1
.names control.tehb.control.fullReg new_n73 ins_ready[6]
01 1
.names new_n72 new_n73 new_n75
10 1
.names ins_valid[7] new_n75 new_n76_1
11 1
.names control.tehb.control.fullReg new_n76_1 ins_ready[7]
01 1
.names new_n75 new_n76_1 new_n78
10 1
.names ins_valid[8] new_n78 new_n79
11 1
.names control.tehb.control.fullReg new_n79 ins_ready[8]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n81_1
11 1
.names new_n57 new_n63 new_n82
00 1
.names new_n67 new_n82 new_n83
00 1
.names new_n70 new_n83 new_n84
00 1
.names new_n73 new_n84 new_n85
00 1
.names new_n76_1 new_n85 new_n86_1
00 1
.names new_n79 new_n86_1 new_n87
00 1
.names control.tehb.control.fullReg new_n87 new_n88
01 1
.names new_n81_1 new_n88 index[0]
00 0
.names ins[0] index[0] new_n90
10 1
.names ins[1] index[0] new_n91_1
11 1
.names new_n90 new_n91_1 new_n92
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n93
11 1
.names new_n73 new_n76_1 new_n94
00 1
.names new_n65 new_n94 new_n95
11 1
.names new_n79 new_n95 new_n96_1
00 1
.names control.tehb.control.fullReg new_n96_1 new_n97
01 1
.names new_n93 new_n97 index[1]
00 0
.names new_n92 index[1] new_n99
00 1
.names ins[2] index[0] new_n100
10 1
.names ins[3] index[0] new_n101_1
11 1
.names new_n100 new_n101_1 new_n102
00 1
.names index[1] new_n102 new_n103
10 1
.names new_n99 new_n103 new_n104
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg new_n105
11 1
.names new_n67 new_n70 new_n106
00 1
.names new_n94 new_n106 new_n107
11 1
.names new_n79 new_n107 new_n108
00 1
.names control.tehb.control.fullReg new_n108 new_n109
01 1
.names new_n105 new_n109 index[2]
00 0
.names new_n104 index[2] new_n111
00 1
.names ins[4] index[0] new_n112
10 1
.names ins[5] index[0] new_n113
11 1
.names new_n112 new_n113 new_n114
00 1
.names index[1] new_n114 new_n115
00 1
.names ins[6] index[0] new_n116
10 1
.names ins[7] index[0] new_n117
11 1
.names new_n116 new_n117 new_n118
00 1
.names index[1] new_n118 new_n119
10 1
.names new_n115 new_n119 new_n120
00 1
.names index[2] new_n120 new_n121
10 1
.names new_n111 new_n121 outs
00 0
.names new_n78 new_n79 new_n123
10 1
.names control.tehb.control.fullReg new_n123 new_n124
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n124 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n124 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n127
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n128
01 1
.names new_n127 new_n128 new_n129
00 1
.names rst new_n129 new_n130
00 1
.names new_n124 new_n130 n101
01 1
.names new_n127 n101 n76
01 0
.names new_n128 n101 n81
01 0
.names control.tehb.control.fullReg new_n129 new_n134
00 1
.names new_n123 new_n134 new_n135
01 1
.names control.tehb.dataReg[0] new_n135 new_n136
10 1
.names new_n87 new_n135 new_n137
11 1
.names new_n136 new_n137 new_n138
00 1
.names rst new_n138 n86
00 1
.names control.tehb.dataReg[1] new_n135 new_n140
10 1
.names new_n96_1 new_n135 new_n141
11 1
.names new_n140 new_n141 new_n142
00 1
.names rst new_n142 n91
00 1
.names control.tehb.dataReg[2] new_n135 new_n144
10 1
.names new_n108 new_n135 new_n145
11 1
.names new_n144 new_n145 new_n146
00 1
.names rst new_n146 n96
00 1
.end
