{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704640150161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704640150168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 16:09:10 2024 " "Processing started: Sun Jan 07 16:09:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704640150168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704640150168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_da_conversion -c PWM_da_conversion " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_da_conversion -c PWM_da_conversion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704640150169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704640150573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704640150573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ud_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ud_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UD_counter-behavior " "Found design unit 1: UD_counter-behavior" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704640157229 ""} { "Info" "ISGN_ENTITY_NAME" "1 UD_counter " "Found entity 1: UD_counter" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704640157229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704640157229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_da_conversion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_da_conversion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_da_conversion-behavior " "Found design unit 1: PWM_da_conversion-behavior" {  } { { "PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704640157231 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_da_conversion " "Found entity 1: PWM_da_conversion" {  } { { "PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704640157231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704640157231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-behavior " "Found design unit 1: clk_generator-behavior" {  } { { "clk_generator.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704640157233 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704640157233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704640157233 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_da_conversion " "Elaborating entity \"PWM_da_conversion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704640157252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_VAL PWM_da_conversion.vhd(33) " "Verilog HDL or VHDL warning at PWM_da_conversion.vhd(33): object \"ONE_VAL\" assigned a value but never read" {  } { { "PWM_da_conversion.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704640157253 "|PWM_da_conversion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:clk_generation " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:clk_generation\"" {  } { { "PWM_da_conversion.vhd" "clk_generation" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704640157254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_counter clk_generator:clk_generation\|UD_counter:counter " "Elaborating entity \"UD_counter\" for hierarchy \"clk_generator:clk_generation\|UD_counter:counter\"" {  } { { "clk_generator.vhd" "counter" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/clk_generator.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704640157267 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_VAL UD_counter.vhd(20) " "VHDL Process Statement warning at UD_counter.vhd(20): signal \"INIT_VAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704640157267 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_counter UD_counter:D_CNT " "Elaborating entity \"UD_counter\" for hierarchy \"UD_counter:D_CNT\"" {  } { { "PWM_da_conversion.vhd" "D_CNT" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/PWM_da_conversion.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704640157272 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_VAL UD_counter.vhd(20) " "VHDL Process Statement warning at UD_counter.vhd(20): signal \"INIT_VAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704640157274 "|PWM_da_conversion|UD_counter:D_CNT"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704640157639 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704640157639 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[4\] UD_counter:D_CNT\|OVALUE\[4\]~_emulated UD_counter:D_CNT\|OVALUE\[4\]~1 " "Register \"UD_counter:D_CNT\|OVALUE\[4\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[4\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[4\]~1\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[3\] UD_counter:D_CNT\|OVALUE\[3\]~_emulated UD_counter:D_CNT\|OVALUE\[3\]~5 " "Register \"UD_counter:D_CNT\|OVALUE\[3\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[3\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[3\]~5\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[2\] UD_counter:D_CNT\|OVALUE\[2\]~_emulated UD_counter:D_CNT\|OVALUE\[2\]~9 " "Register \"UD_counter:D_CNT\|OVALUE\[2\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[2\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[2\]~9\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[1\] UD_counter:D_CNT\|OVALUE\[1\]~_emulated UD_counter:D_CNT\|OVALUE\[1\]~13 " "Register \"UD_counter:D_CNT\|OVALUE\[1\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[1\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[1\]~13\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[0\] UD_counter:D_CNT\|OVALUE\[0\]~_emulated UD_counter:D_CNT\|OVALUE\[0\]~17 " "Register \"UD_counter:D_CNT\|OVALUE\[0\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[0\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[0\]~17\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[5\] UD_counter:D_CNT\|OVALUE\[5\]~_emulated UD_counter:D_CNT\|OVALUE\[5\]~21 " "Register \"UD_counter:D_CNT\|OVALUE\[5\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[5\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[5\]~21\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[6\] UD_counter:D_CNT\|OVALUE\[6\]~_emulated UD_counter:D_CNT\|OVALUE\[6\]~25 " "Register \"UD_counter:D_CNT\|OVALUE\[6\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[6\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[6\]~25\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UD_counter:D_CNT\|OVALUE\[7\] UD_counter:D_CNT\|OVALUE\[7\]~_emulated UD_counter:D_CNT\|OVALUE\[7\]~29 " "Register \"UD_counter:D_CNT\|OVALUE\[7\]\" is converted into an equivalent circuit using register \"UD_counter:D_CNT\|OVALUE\[7\]~_emulated\" and latch \"UD_counter:D_CNT\|OVALUE\[7\]~29\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|UD_counter:D_CNT|OVALUE[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\] clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~_emulated clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~1 " "Register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]\" is converted into an equivalent circuit using register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~_emulated\" and latch \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[3\]~1\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter|OVALUE[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\] clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~_emulated clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~5 " "Register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]\" is converted into an equivalent circuit using register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~_emulated\" and latch \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[2\]~5\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter|OVALUE[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\] clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~_emulated clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~9 " "Register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]\" is converted into an equivalent circuit using register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~_emulated\" and latch \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[1\]~9\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter|OVALUE[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\] clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~_emulated clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~13 " "Register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]\" is converted into an equivalent circuit using register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~_emulated\" and latch \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[0\]~13\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter|OVALUE[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\] clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]~_emulated clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]~17 " "Register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]\" is converted into an equivalent circuit using register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]~_emulated\" and latch \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[6\]~17\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter|OVALUE[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\] clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~_emulated clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~21 " "Register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]\" is converted into an equivalent circuit using register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~_emulated\" and latch \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[7\]~21\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter|OVALUE[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\] clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~_emulated clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~25 " "Register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]\" is converted into an equivalent circuit using register \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~_emulated\" and latch \"clk_generator:clk_generation\|UD_counter:counter\|OVALUE\[8\]~25\"" {  } { { "UD_counter.vhd" "" { Text "C:/Users/maxgi/Dropbox (Politecnico Di Torino Studenti)/uni/magistrale/de/lab6/da_converter/da_converter/pwm_converter/UD_counter.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704640157640 "|PWM_da_conversion|clk_generator:clk_generation|UD_counter:counter|OVALUE[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1704640157640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704640157708 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704640157848 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704640158086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704640158086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704640158286 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704640158286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704640158286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704640158286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704640158316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 16:09:18 2024 " "Processing ended: Sun Jan 07 16:09:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704640158316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704640158316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704640158316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704640158316 ""}
