#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Thu Sep  7 14:33:01 2017
# Process ID: 24805
# Log file: /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/xt_connectivity_trd.vds
# Journal file: /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xt_connectivity_trd.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx690tffg1761-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.cache/wt [current_project]
# set_property parent.project_path /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths {
#   /home/ppan/DUT/small_data_compression
#   /home/ppan/Desktop/small_data_compression/small_data_compression.srcs
# } [current_project]
# set_property verilog_define {USE_XPHY=1 USE_PVTMON=1} [current_fileset]
# add_files -quiet /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/dma_back_end_axi_synth_1/dma_back_end_axi.dcp
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/dma_back_end_axi_synth_1/dma_back_end_axi.dcp]
# add_files -quiet /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/fp_adder_synth_1/fp_adder.dcp
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/fp_adder_synth_1/fp_adder.dcp]
# add_files -quiet /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/fp_div_synth_1/fp_div.dcp
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/fp_div_synth_1/fp_div.dcp]
# add_files -quiet /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/fp2fixed_synth_1/fp2fixed.dcp
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/fp2fixed_synth_1/fp2fixed.dcp]
# add_files -quiet /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/compression_synth_1/compression.dcp
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/compression_synth_1/compression.dcp]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/pcie3_x8_ip.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ppan/DUT/small_data_compression'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ppan/Desktop/small_data_compression/small_data_compression.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ppan/Xilinx/Vivado/2014.3.1/data/ip'.
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip-PCIE_X0Y1.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/synth/pcie3_x8_ip_ooc.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/pcie3_x8_ip.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi4lite_crossbar.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi4lite_crossbar_ooc.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi4lite_crossbar.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo_ooc.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif_ooc.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_axi_st_ip.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_ooc.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_axi_st_ip.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip.xci]
# read_ip /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc]
# set_property is_locked true [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xci]
# read_verilog -library xil_defaultlib {
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/axilite_system.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/address_decoder.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/axi_lite_ipif.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/pselect_f.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/counter_f.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/user_registers_slave.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/pcie_monitor_gen3.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/packet_dma_axi.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path_shared.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/crc32_D32_wrapper.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_checker.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_insert.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_gen.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_crc_gen_check.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v
#   /home/ppan/comp/decomp.v
#   /home/ppan/comp/array2axis.v
#   /home/ppan/comp/dummy_decomp.v
#   /home/ppan/comp/2D_array_pack_unpack.v
#   /home/ppan/comp/comp.v
#   /home/ppan/comp/dummy_comp.v
#   /home/ppan/comp/decompression.v
#   /home/ppan/real_comp/sz_1_4.v
#   /home/ppan/real_comp/sz_compress_1.4.v
# }
# read_vhdl -library xil_defaultlib {
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control.vhd
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/vc709_power_test.vhd
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control_program.vhd
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control.vhd
#   /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control_program.vhd
# }
# read_xdc /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_xgemac_xphy.xdc
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_xgemac_xphy.xdc]
# read_xdc /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_trd_noddr3.xdc
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_trd_noddr3.xdc]
# read_xdc /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_bit_rev1_0.xdc
# set_property used_in_implementation false [get_files /home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_bit_rev1_0.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file xt_connectivity_trd.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top xt_connectivity_trd -part xc7vx690tffg1761-2 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Command: synth_design -top xt_connectivity_trd -part xc7vx690tffg1761-2 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2017.09' and will expire in 23 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
CRITICAL WARNING: [filemgmt 20-1741] File 'ten_gig_eth_pcs_pma_v5_0_kr_gen.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* ten_gig_eth_pcs_pma_ip (/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_kr_gen.vhd)
* ten_gig_eth_pcs_pma_ip_shared_logic_in_core (/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_kr_gen.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'ten_gig_eth_pcs_pma_v5_0_kr_gen.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* ten_gig_eth_pcs_pma_ip (/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_kr_gen.vhd)
* ten_gig_eth_pcs_pma_ip_shared_logic_in_core (/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_kr_gen.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:223]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:224]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:225]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:226]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:227]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:228]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:229]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:230]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:231]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:232]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:233]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:235]
WARNING: [Synth 8-2507] parameter declaration becomes local in slave_attachment with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:236]
WARNING: [Synth 8-2507] parameter declaration becomes local in synchronizer_vector with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_registers_slave with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/user_registers_slave.v:310]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_registers_slave with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/user_registers_slave.v:327]
WARNING: [Synth 8-2507] parameter declaration becomes local in user_registers_slave with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/user_registers_slave.v:331]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_gen with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_gen.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_stream_gen with formal parameter declaration list [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_gen.v:87]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 987.773 ; gain = 230.609 ; free physical = 12125 ; free virtual = 30455
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit ten_gig_eth_pcs_pma_v5_0_kr_gen [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_kr_gen.vhd:124]
INFO: [Synth 8-638] synthesizing module 'xt_connectivity_trd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:55]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10380]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10380]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'FDCP' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:2832]
INFO: [Synth 8-256] done synthesizing module 'FDCP' (3#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:2832]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (4#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:10647]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'pipe_clock' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v:67]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v:138]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15990]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (7#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pipe_clock' (8#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pipe_clock.v:67]
WARNING: [Synth 8-689] width (8) of port connection 'CLK_RXUSRCLK' does not match port width (1) of module 'pipe_clock' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:830]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/synth/pcie3_x8_ip.v:57]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_3_0_7vx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_3_0_7vx.v:116]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_top.v:82]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_init_ctrl_7vx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_init_ctrl_7vx' (9#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_tlp_tph_tbl_7vx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (10#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_tlp_tph_tbl_7vx' (11#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_7vx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_7vx.v:76]
INFO: [Synth 8-638] synthesizing module 'PCIE_3_0' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:22485]
INFO: [Synth 8-256] done synthesizing module 'PCIE_3_0' (12#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:22485]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_bram_7vx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx.v:73]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_rep' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_rep_8k' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1__parameterized0' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1__parameterized0' (12#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:33350]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_rep_8k' (13#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_rep' (14#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_req' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_8k' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (15#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_8k' (16#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_req' (17#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_cpl' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_16k' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_16k.v:69]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized0' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized0' (17#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:32684]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_16k' (18#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_16k.v:69]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_bram_7vx_cpl' (19#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_bram_7vx' (20#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_bram_7vx.v:73]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_7vx' (21#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_7vx.v:76]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_force_adapt' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:83]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:195]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:196]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:197]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:198]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:199]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:233]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_force_adapt' (22#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_force_adapt.v:83]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_pipe_pipeline' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_pipe_misc' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_misc.v:65]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_pipe_misc' (23#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_misc.v:65]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pcie_pipe_lane' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_lane.v:65]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_pipe_lane' (24#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_lane.v:65]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_pipe_pipeline' (25#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_top' (26#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_top.v:82]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_gt_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_top.v:85]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pipe_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_wrapper.v:158]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_wrapper.v:402]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_wrapper.v:403]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pipe_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:67]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:149]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pipe_reset' (27#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_qpll_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:66]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:101]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:102]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:103]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:104]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:105]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:106]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:107]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:109]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:110]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:111]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:112]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:113]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:114]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:115]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_qpll_reset' (28#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pipe_user' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:67]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:143]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:145]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:146]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:147]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:148]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:149]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:150]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:151]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:152]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:153]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:154]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:155]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:156]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:157]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:158]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:159]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pipe_user' (29#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pipe_rate' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:67]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:129]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:130]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:131]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:132]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:133]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:134]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:135]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:136]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:140]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:143]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4512] found unpartitioned construct node [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:437]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pipe_rate' (30#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pipe_sync' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_sync.v:72]
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_sync.v:613]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pipe_sync' (31#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_sync.v:72]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pipe_drp' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_drp.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pipe_drp' (32#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_pipe_eq' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_rxeq_scan' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_rxeq_scan' (33#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_rxeq_scan.v:66]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_eq.v:401]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pipe_eq' (34#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_gt_common' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_common.v:57]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_qpll_drp' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_drp.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_qpll_drp' (35#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_drp.v:64]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_qpll_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_wrapper.v:60]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:4694]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON' (36#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:4694]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_qpll_wrapper' (37#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_qpll_wrapper.v:60]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_gt_common' (38#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_common.v:57]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_gt_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_wrapper.v:68]
INFO: [Synth 8-638] synthesizing module 'pcie3_x8_ip_gtx_cpllpd_ovrd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_gtx_cpllpd_ovrd' (39#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:3860]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL' (40#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:3860]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_gt_wrapper' (41#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_wrapper.v:68]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pipe_wrapper' (42#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pipe_wrapper.v:158]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_gt_top' (43#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_gt_top.v:85]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip_pcie_3_0_7vx' (44#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip_pcie_3_0_7vx.v:116]
INFO: [Synth 8-256] done synthesizing module 'pcie3_x8_ip' (45#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/synth/pcie3_x8_ip.v:57]
WARNING: [Synth 8-689] width (8) of port connection 'pipe_rxusrclk_in' does not match port width (1) of module 'pcie3_x8_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:860]
INFO: [Synth 8-638] synthesizing module 'packet_dma_axi' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/packet_dma_axi.v:44]
INFO: [Synth 8-638] synthesizing module 'dma_back_end_axi' [/home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/.Xil/Vivado-24805-leopard-ubuntu/realtime/dma_back_end_axi_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dma_back_end_axi' (46#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/.Xil/Vivado-24805-leopard-ubuntu/realtime/dma_back_end_axi_stub.v:6]
WARNING: [Synth 8-350] instance 'dma_back_end_axi' of module 'dma_back_end_axi' requires 141 connections, but only 140 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/packet_dma_axi.v:475]
INFO: [Synth 8-256] done synthesizing module 'packet_dma_axi' (47#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/packet_dma_axi.v:44]
WARNING: [Synth 8-689] width (1) of port connection 'cfg_err_tlp_cpl_header' does not match port width (48) of module 'packet_dma_axi' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:1145]
WARNING: [Synth 8-689] width (32) of port connection 'cfg_interrupt_msi_int' does not match port width (1) of module 'packet_dma_axi' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:1149]
INFO: [Synth 8-638] synthesizing module 'axis_ic_bram' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:49]
INFO: [Synth 8-638] synthesizing module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/synth/axis_ic_wr.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_interconnect_16x16_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:53]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_interconnect' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized4' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized5' (48#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized4' (48#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized3' (48#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized2' (48#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized1' (48#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized0' (48#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath' (48#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized7' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized8' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized9' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_register_slice' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_axis2vector' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_axis2vector' (49#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice' (50#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_vector2axis' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
WARNING: [Synth 8-3848] Net TSTRB in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:93]
WARNING: [Synth 8-3848] Net TID in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:96]
WARNING: [Synth 8-3848] Net TDEST in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:97]
WARNING: [Synth 8-3848] Net TUSER in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:98]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_vector2axis' (51#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_register_slice' (52#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_downsizer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_downsizer' (53#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_downsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized0' (53#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_register_slice__parameterized0' (53#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
WARNING: [Synth 8-3848] Net TSTRB in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:93]
WARNING: [Synth 8-3848] Net TID in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:96]
WARNING: [Synth 8-3848] Net TDEST in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:97]
WARNING: [Synth 8-3848] Net TUSER in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:98]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized0' (53#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_register_slice__parameterized0' (53#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_register_slice.v:65]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter' (54#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized10' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_clock_converter' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_clock_converter.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_data_fifo' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_aclken_converter_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter_wrapper.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_axis2vector__parameterized1' (54#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_axis2vector.v:63]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_vector2axis__parameterized1' (54#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:63]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_util_aclken_converter_wrapper' (55#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_aclken_converter_wrapper.v:62]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (56#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (57#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'dmem' (58#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (59#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (60#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (61#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (62#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (63#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (64#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (65#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as' (66#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (67#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (68#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (69#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as' (70#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (71#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (72#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (73#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (74#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (75#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (76#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_data_fifo' (77#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_clock_converter' (78#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_clock_converter.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized11' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized12' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_data_fifo__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (78#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (78#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (79#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:8975]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9035]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (80#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9685]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9766]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (81#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (82#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (83#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (84#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (85#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (86#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (86#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (86#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:198]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (86#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (87#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (88#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft' (89#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (89#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (89#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_data_fifo__parameterized0' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized12' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized11' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized10' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized9' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized8' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized7' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized6' (90#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_interconnect' (91#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:59]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_interconnect_16x16_top' (92#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:53]
INFO: [Synth 8-256] done synthesizing module 'axis_ic_wr' (93#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/synth/axis_ic_wr.v:57]
WARNING: [Synth 8-689] width (256) of port connection 'M00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:137]
WARNING: [Synth 8-689] width (32) of port connection 'M00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:138]
WARNING: [Synth 8-350] instance 'axis_ic_wr0_inst' of module 'axis_ic_wr' requires 17 connections, but only 16 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:123]
INFO: [Synth 8-638] synthesizing module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/synth/axis_ic_rd.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_interconnect_16x16_top__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:53]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_interconnect__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:59]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized13' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized14' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized15' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized16' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized17' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axisc_upsizer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axisc_upsizer' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axisc_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_dwidth_converter__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_dwidth_converter.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized18' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized19' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized19' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized18' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized17' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized16' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized15' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized14' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized13' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized20' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized21' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized22' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized23' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized24' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized25' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized26' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_interconnect_v1_1_axis_data_fifo__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9444]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:9487]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10434]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10434]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10434]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10373]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:10434]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-113] binding component instance 'm1' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:198]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-113] binding component instance 'ms' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dc_ss_fwft__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss_fwft__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/dc_ss_fwft.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_data_fifo__parameterized1' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_data_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized26' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized25' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized24' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized23' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized22' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized21' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_dynamic_datapath__parameterized20' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_dynamic_datapath.v:67]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_interconnect__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect.v:59]
INFO: [Synth 8-256] done synthesizing module 'axis_interconnect_v1_1_axis_interconnect_16x16_top__parameterized0' (94#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_axis_interconnect_16x16_top.v:53]
INFO: [Synth 8-256] done synthesizing module 'axis_ic_rd' (95#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/synth/axis_ic_rd.v:57]
WARNING: [Synth 8-689] width (256) of port connection 'S00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:150]
WARNING: [Synth 8-689] width (32) of port connection 'S00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:151]
WARNING: [Synth 8-689] width (256) of port connection 'M00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:137]
WARNING: [Synth 8-689] width (32) of port connection 'M00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:138]
WARNING: [Synth 8-350] instance 'axis_ic_wr0_inst' of module 'axis_ic_wr' requires 17 connections, but only 16 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:123]
WARNING: [Synth 8-689] width (256) of port connection 'S00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:150]
WARNING: [Synth 8-689] width (32) of port connection 'S00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:151]
WARNING: [Synth 8-689] width (256) of port connection 'M00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:137]
WARNING: [Synth 8-689] width (32) of port connection 'M00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:138]
WARNING: [Synth 8-350] instance 'axis_ic_wr0_inst' of module 'axis_ic_wr' requires 17 connections, but only 16 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:123]
WARNING: [Synth 8-689] width (256) of port connection 'S00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:150]
WARNING: [Synth 8-689] width (32) of port connection 'S00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:151]
WARNING: [Synth 8-689] width (256) of port connection 'M00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:137]
WARNING: [Synth 8-689] width (32) of port connection 'M00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_wr' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:138]
WARNING: [Synth 8-350] instance 'axis_ic_wr0_inst' of module 'axis_ic_wr' requires 17 connections, but only 16 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:123]
WARNING: [Synth 8-689] width (256) of port connection 'S00_AXIS_TDATA' does not match port width (64) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:150]
WARNING: [Synth 8-689] width (32) of port connection 'S00_AXIS_TKEEP' does not match port width (8) of module 'axis_ic_rd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:151]
INFO: [Synth 8-256] done synthesizing module 'axis_ic_bram' (96#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/axis_ic_bram.v:49]
INFO: [Synth 8-638] synthesizing module 'comp' [/home/ppan/comp/comp.v:23]
INFO: [Synth 8-638] synthesizing module 'compression' [/home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/.Xil/Vivado-24805-leopard-ubuntu/realtime/compression_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'compression' (97#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/.Xil/Vivado-24805-leopard-ubuntu/realtime/compression_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'comp' (98#1) [/home/ppan/comp/comp.v:23]
INFO: [Synth 8-638] synthesizing module 'decomp' [/home/ppan/comp/decomp.v:23]
INFO: [Synth 8-638] synthesizing module 'decompression' [/home/ppan/comp/decompression.v:23]
INFO: [Synth 8-256] done synthesizing module 'decompression' (99#1) [/home/ppan/comp/decompression.v:23]
INFO: [Synth 8-256] done synthesizing module 'decomp' (100#1) [/home/ppan/comp/decomp.v:23]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple' (101#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'axilite_system' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/axilite_system.v:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_crossbar' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/synth/axi4lite_crossbar.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (102#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (103#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (104#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (104#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (104#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (104#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (104#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (105#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (106#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (106#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (107#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (107#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (107#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (108#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (108#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (109#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (110#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (111#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_crossbar' (112#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/synth/axi4lite_crossbar.v:57]
INFO: [Synth 8-256] done synthesizing module 'axilite_system' (113#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/axilite_system.v:44]
INFO: [Synth 8-638] synthesizing module 'clock_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control.vhd:114]
INFO: [Synth 8-3491] module 'kcpsm6' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:81' bound to instance 'processor' of component 'kcpsm6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control.vhd:222]
INFO: [Synth 8-638] synthesizing module 'kcpsm6__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:105]
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:671]
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:682]
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:687]
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:692]
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:697]
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:708]
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:713]
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:719]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:730]
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:740]
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:745]
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:750]
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:761]
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:766]
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:790]
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:800]
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:811]
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:822]
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:832]
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:847]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:858]
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:863]
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:874]
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:880]
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:895]
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:906]
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:917]
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:923]
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:929]
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:940]
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:946]
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:952]
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:963]
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:969]
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:987]
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:997]
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1007]
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1013]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1037]
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1042]
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1047]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1058]
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1064]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1074]
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1079]
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1089]
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1094]
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1105]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1112]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1118]
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1129]
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1134]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1145]
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1151]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1162]
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1168]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1178]
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1184]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1319]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1352]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1357]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1235]
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1250]
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1295]
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1380]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1412]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:1235]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'kcpsm6__parameterized0' (114#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/kcpsm6.vhd:105]
INFO: [Synth 8-3491] module 'clock_control_program' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control_program.vhd:135' bound to instance 'program_rom' of component 'clock_control_program' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control.vhd:249]
INFO: [Synth 8-638] synthesizing module 'clock_control_program__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control_program__parameterized0' (115#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'clock_control' (116#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/clock_control/clock_control.vhd:114]
INFO: [Synth 8-638] synthesizing module 'synchronizer_vector' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v:106]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_vector' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v:66]
INFO: [Synth 8-638] synthesizing module 'network_path_shared' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path_shared.v:45]
INFO: [Synth 8-638] synthesizing module 'rx_interface' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v:54]
INFO: [Synth 8-638] synthesizing module 'axis_async_fifo' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/synth/axis_async_fifo.vhd:79]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/synth/axis_async_fifo.vhd:541]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized4' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized4' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_dc_fwft_ext_as__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_fwft_ext_as__parameterized0' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-638] synthesizing module 'wr_dc_fwft_ext_as__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_fwft_ext_as__parameterized0' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (117#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axis_async_fifo' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/synth/axis_async_fifo.vhd:79]
INFO: [Synth 8-638] synthesizing module 'cmd_fifo_xgemac_rxif' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
INFO: [Synth 8-3491] module 'fifo_generator_v12_0' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:127' bound to instance 'U0' of component 'fifo_generator_v12_0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:527]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:794]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-3919] null assignment ignored [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:8975]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_generic_cstr.vhd:451]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized6' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_logic.vhd:235]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (118#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'cmd_fifo_xgemac_rxif' (119#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/synth/cmd_fifo_xgemac_rxif.vhd:72]
WARNING: [Synth 8-3848] Net pcie_clk in module/entity rx_interface does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v:170]
INFO: [Synth 8-256] done synthesizing module 'rx_interface' (120#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'rd_pkt_len' does not match port width (16) of module 'rx_interface' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path_shared.v:228]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip_block' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_block.v:64]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip_sync_resetn' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_sync_resetn.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip_sync_resetn' (121#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_sync_resetn.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_v14_0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/ten_gig_eth_mac_v14_0.vhd:212]
INFO: [Synth 8-638] synthesizing module 'xgmac_gen' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:326]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/sync_reset.vhd:122' bound to instance 'sync_tx_reset_i' of component 'sync_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:474]
INFO: [Synth 8-638] synthesizing module 'sync_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/sync_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'sync_reset' (122#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/sync_reset.vhd:133]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/sync_reset.vhd:122' bound to instance 'sync_rx_reset_i' of component 'sync_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:482]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/sync_reset.vhd:122' bound to instance 'sync_mgmt_reset_i' of component 'sync_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:491]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/sync_reset.vhd:122' bound to instance 'sync_mgmt_reset_tx_i' of component 'sync_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:500]
INFO: [Synth 8-3491] module 'sync_reset' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/sync_reset.vhd:122' bound to instance 'sync_mgmt_reset_rx_i' of component 'sync_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:508]
INFO: [Synth 8-3491] module 'tx' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:118' bound to instance 'txgen' of component 'tx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:529]
INFO: [Synth 8-638] synthesizing module 'tx__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:219]
INFO: [Synth 8-3491] module 'tx_config_sync' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:122' bound to instance 'config_sync_i' of component 'tx_config_sync' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:322]
INFO: [Synth 8-638] synthesizing module 'tx_config_sync__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:179]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:185]
INFO: [Synth 8-638] synthesizing module 'synchronizer_5__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_5__parameterized0' (123#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:132]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_ifs_mode_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:191]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_jumbo_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:197]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_inband_fcs_en_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:203]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_vlan_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:209]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_ifg_extension_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:215]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_dic_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:221]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'fc_en_tx_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:227]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_cust_preamble_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:233]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_mtu_enable_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:239]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_1588_adj_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:245]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'tx_1588_inband_cmd_enable_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:257]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'auto_xon_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:263]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'tx_config_sync__parameterized0' (124#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_config_sync.vhd:179]
INFO: [Synth 8-3491] module 'axi_tx_xgmac' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/axi_tx_xgmac.vhd:117' bound to instance 'axi_tx_xgmac_i' of component 'axi_tx_xgmac' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:463]
INFO: [Synth 8-638] synthesizing module 'axi_tx_xgmac__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/axi_tx_xgmac.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'axi_tx_xgmac__parameterized0' (125#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/axi_tx_xgmac.vhd:152]
INFO: [Synth 8-3491] module 'ten_gig_eth_mac_v14_0_pfc_tx_cntl' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/ten_gig_eth_mac_v14_0_pfc_tx_cntl.v:121' bound to instance 'tx_pfc_control' of component 'ten_gig_eth_mac_v14_0_pfc_tx_cntl' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:497]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_v14_0_pfc_tx_cntl' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/ten_gig_eth_mac_v14_0_pfc_tx_cntl.v:121]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/ten_gig_eth_mac_v14_0_pfc_tx_cntl.v:225]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_v14_0_pfc_tx_cntl' (126#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/ten_gig_eth_mac_v14_0_pfc_tx_cntl.v:121]
INFO: [Synth 8-3491] module 'tx_pause_control' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_pause_control.vhd:127' bound to instance 'tx_pause_control_i' of component 'tx_pause_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:532]
INFO: [Synth 8-638] synthesizing module 'tx_pause_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_pause_control.vhd:147]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_pause_control.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'tx_pause_control' (127#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_pause_control.vhd:147]
INFO: [Synth 8-3491] module 'tx_framing' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_framing.vhd:123' bound to instance 'txframer' of component 'tx_framing' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:548]
INFO: [Synth 8-638] synthesizing module 'tx_framing__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_framing.vhd:201]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_framing.vhd:424]
INFO: [Synth 8-256] done synthesizing module 'tx_framing__parameterized0' (128#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_framing.vhd:201]
INFO: [Synth 8-3491] module 'tx_addr_decode' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_addr_decode.vhd:117' bound to instance 'decode_frame' of component 'tx_addr_decode' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:603]
INFO: [Synth 8-638] synthesizing module 'tx_addr_decode' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'tx_addr_decode' (129#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_addr_decode.vhd:128]
INFO: [Synth 8-3491] module 'tx_crc_pipeline' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_pipeline.vhd:118' bound to instance 'crc_pipeline_inst' of component 'tx_crc_pipeline' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:613]
INFO: [Synth 8-638] synthesizing module 'tx_crc_pipeline__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-3491] module 'tx_pipeline' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_pipeline.vhd:118' bound to instance 'pipeline_inst' of component 'tx_pipeline' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_pipeline.vhd:145]
INFO: [Synth 8-638] synthesizing module 'tx_pipeline__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_pipeline.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'tx_pipeline__parameterized0' (130#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_pipeline.vhd:140]
INFO: [Synth 8-3491] module 'tx_crc' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc.vhd:119' bound to instance 'txcrc_inst' of component 'tx_crc' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_pipeline.vhd:163]
INFO: [Synth 8-638] synthesizing module 'tx_crc' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc.vhd:134]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'tx_crc' (131#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc.vhd:134]
INFO: [Synth 8-3491] module 'tx_crc_insert' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_insert.vhd:121' bound to instance 'insertcrc_inst' of component 'tx_crc_insert' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_pipeline.vhd:173]
INFO: [Synth 8-638] synthesizing module 'tx_crc_insert' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_insert.vhd:152]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_insert.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_insert' (132#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_insert.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'tx_crc_pipeline__parameterized0' (133#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_crc_pipeline.vhd:139]
INFO: [Synth 8-3491] module 'tx_start_align' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_start_align.vhd:118' bound to instance 'startalignment' of component 'tx_start_align' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:631]
INFO: [Synth 8-638] synthesizing module 'tx_start_align' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_start_align.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'tx_start_align' (134#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_start_align.vhd:132]
INFO: [Synth 8-3491] module 'tx_controller' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_controller.vhd:118' bound to instance 'tx_controller_inst' of component 'tx_controller' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:642]
INFO: [Synth 8-638] synthesizing module 'tx_controller__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_controller.vhd:184]
INFO: [Synth 8-3491] module 'tx_state' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:119' bound to instance 'state_inst' of component 'tx_state' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_controller.vhd:221]
INFO: [Synth 8-638] synthesizing module 'tx_state__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:189]
INFO: [Synth 8-3491] module 'crc_64_32' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:115' bound to instance 'crcgen2' of component 'crc_64_32' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:306]
INFO: [Synth 8-638] synthesizing module 'crc_64_32' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:126]
INFO: [Synth 8-3491] module 'cc8ce' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc8ce.vhd:117' bound to instance 'crc1' of component 'cc8ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cc8ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc8ce.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'cc8ce' (135#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc8ce.vhd:128]
INFO: [Synth 8-3491] module 'cc8ce' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc8ce.vhd:117' bound to instance 'crc2' of component 'cc8ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:149]
INFO: [Synth 8-3491] module 'cc8ce' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc8ce.vhd:117' bound to instance 'crc3' of component 'cc8ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:157]
INFO: [Synth 8-3491] module 'cc8ce' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc8ce.vhd:117' bound to instance 'crc4' of component 'cc8ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:165]
INFO: [Synth 8-3491] module 'cc8ce' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc8ce.vhd:117' bound to instance 'crc5' of component 'cc8ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:173]
INFO: [Synth 8-3491] module 'cc2ce' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc2ce.vhd:118' bound to instance 'crc6' of component 'cc2ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:181]
INFO: [Synth 8-638] synthesizing module 'cc2ce' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc2ce.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'cc2ce' (136#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/cc2ce.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'crc_64_32' (137#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:126]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:435]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:1118]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:1263]
INFO: [Synth 8-4471] merging register 'pause_vector_c_reg' into 'pause_control_reg' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'tx_state__parameterized0' (138#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_state.vhd:189]
INFO: [Synth 8-3491] module 'tx_ifg_control' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_control.vhd:121' bound to instance 'ifg_control_inst' of component 'tx_ifg_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_controller.vhd:278]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_control__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_control.vhd:271]
INFO: [Synth 8-3491] module 'tx_ifg_calc' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_calc.vhd:121' bound to instance 'ifg_calc' of component 'tx_ifg_calc' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_control.vhd:603]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_calc__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_calc__parameterized0' (139#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_calc.vhd:151]
INFO: [Synth 8-3491] module 'tx_ifg_counter' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_counter.vhd:116' bound to instance 'ifg_counter' of component 'tx_ifg_counter' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_control.vhd:698]
INFO: [Synth 8-638] synthesizing module 'tx_ifg_counter' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_counter' (140#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_counter.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'tx_ifg_control__parameterized0' (141#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_ifg_control.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'tx_controller__parameterized0' (142#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx_controller.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'tx__parameterized0' (143#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/tx/tx.vhd:219]
INFO: [Synth 8-3491] module 'rx' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:140' bound to instance 'rxgen' of component 'rx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:605]
INFO: [Synth 8-638] synthesizing module 'rx__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:230]
INFO: [Synth 8-3491] module 'axi_rx_xgmac' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/axi_rx_xgmac.vhd:116' bound to instance 'axi_rx_xgmac_i' of component 'axi_rx_xgmac' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:449]
INFO: [Synth 8-638] synthesizing module 'axi_rx_xgmac__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/axi_rx_xgmac.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_rx_xgmac__parameterized0' (144#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/axi_rx_xgmac.vhd:137]
INFO: [Synth 8-3491] module 'rx_config_sync' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:122' bound to instance 'config_sync_i' of component 'rx_config_sync' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:469]
INFO: [Synth 8-638] synthesizing module 'rx_config_sync__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:173]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:182]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_cust_preamble_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:188]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_fc_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:194]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_pfc_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:200]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_vlan_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:207]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_lt_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:213]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_pause_lt_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:219]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_inband_fcs_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:225]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_jumbo_en_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:231]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_mtu_enable_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:237]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rx_1588_inband_ts_enable_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:243]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'pfc_priority_sync_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'rx_config_sync__parameterized0' (145#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_config_sync.vhd:173]
INFO: [Synth 8-3491] module 'ddr_synchronise' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/ddr_synchronise.vhd:142' bound to instance 'synchronise' of component 'ddr_synchronise' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:555]
INFO: [Synth 8-638] synthesizing module 'ddr_synchronise' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'ddr_synchronise' (146#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/ddr_synchronise.vhd:163]
INFO: [Synth 8-3491] module 'decode_frame' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/decode_frame.vhd:137' bound to instance 'decode' of component 'decode_frame' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:622]
INFO: [Synth 8-638] synthesizing module 'decode_frame__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/decode_frame.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'decode_frame__parameterized0' (147#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/decode_frame.vhd:202]
INFO: [Synth 8-3491] module 'rx_crc32_64' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/rx_crc32_64.vhd:134' bound to instance 'calculate_crc' of component 'rx_crc32_64' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:658]
INFO: [Synth 8-638] synthesizing module 'rx_crc32_64' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'rx_crc32_64' (148#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/rx_crc32_64.vhd:144]
INFO: [Synth 8-3491] module 'crc_64_32' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/crc_64_32.vhd:115' bound to instance 'calculate_crc2' of component 'crc_64_32' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:667]
INFO: [Synth 8-3491] module 'error_check' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/error_check.vhd:143' bound to instance 'error_detection' of component 'error_check' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:681]
INFO: [Synth 8-638] synthesizing module 'error_check' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/error_check.vhd:210]
INFO: [Synth 8-4471] merging register 'statistics_valid_reg' into 'reset_errors_reg' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/error_check.vhd:655]
INFO: [Synth 8-256] done synthesizing module 'error_check' (149#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/error_check.vhd:210]
INFO: [Synth 8-3491] module 'add_recognition' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/add_recognition.vhd:142' bound to instance 'address_decoding' of component 'add_recognition' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:724]
INFO: [Synth 8-638] synthesizing module 'add_recognition' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/add_recognition.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'add_recognition' (150#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/add_recognition.vhd:174]
INFO: [Synth 8-3491] module 'rx_control' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_control.vhd:122' bound to instance 'rx' of component 'rx_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:746]
INFO: [Synth 8-638] synthesizing module 'rx_control__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_control.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'rx_control__parameterized0' (151#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_control.vhd:182]
INFO: [Synth 8-3491] module 'rx_pause_control' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_pause_control.vhd:121' bound to instance 'rx_pause_control_i' of component 'rx_pause_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:808]
INFO: [Synth 8-638] synthesizing module 'rx_pause_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx_pause_control' (152#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx_pause_control.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'rx__parameterized0' (153#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rx/rx.vhd:230]
INFO: [Synth 8-3491] module 'rs' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:131' bound to instance 'rsgen' of component 'rs' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:678]
INFO: [Synth 8-638] synthesizing module 'rs' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:163]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'rs_disable_sync' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:183]
INFO: [Synth 8-3491] module 'link_fail_tx' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/link_fail_tx.vhd:136' bound to instance 'transmit_link_fail' of component 'link_fail_tx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:191]
INFO: [Synth 8-638] synthesizing module 'link_fail_tx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'link_fail_tx' (154#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/link_fail_tx.vhd:159]
INFO: [Synth 8-3491] module 'link_fail_rx' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/link_fail_rx.vhd:131' bound to instance 'detect_link_fail' of component 'link_fail_rx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:210]
INFO: [Synth 8-638] synthesizing module 'link_fail_rx' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'link_fail_rx' (155#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/link_fail_rx.vhd:150]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'sync_lf_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:220]
INFO: [Synth 8-3491] module 'synchronizer_5' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/common/synchronizer_5.vhd:121' bound to instance 'sync_rf_i' of component 'synchronizer_5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'rs' (156#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/rs/rs.vhd:163]
INFO: [Synth 8-3491] module 'management' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/management.vhd:130' bound to instance 'managen' of component 'management' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:701]
INFO: [Synth 8-638] synthesizing module 'management__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/management.vhd:280]
INFO: [Synth 8-3491] module 'mdio_master' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/mdio_master.vhd:120' bound to instance 'mdio_master_i' of component 'mdio_master' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/management.vhd:347]
INFO: [Synth 8-638] synthesizing module 'mdio_master' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/mdio_master.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'mdio_master' (157#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/mdio_master.vhd:148]
INFO: [Synth 8-3491] module 'statistics' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/statistics.vhd:127' bound to instance 'stat' of component 'statistics' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/management.vhd:367]
INFO: [Synth 8-638] synthesizing module 'statistics' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/statistics.vhd:171]
INFO: [Synth 8-3491] module 'statistics_addition' declared at '/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/statistics_addition.vhd:144' bound to instance 'stat_add' of component 'statistics_addition' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/statistics.vhd:434]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'statistics_addition' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/statistics_addition.vhd:171]
INFO: [Synth 8-638] synthesizing module 'elastic_buffer__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/elastic_buffer.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'elastic_buffer__parameterized0' (158#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/elastic_buffer.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'statistics_addition' (159#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/statistics_addition.vhd:171]
INFO: [Synth 8-638] synthesizing module 'carry_reg' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/carry_reg.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'carry_reg' (160#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/carry_reg.vhd:132]
INFO: [Synth 8-638] synthesizing module 'carry_reg_reg' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/carry_reg_reg.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'carry_reg_reg' (161#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/carry_reg_reg.vhd:131]
INFO: [Synth 8-638] synthesizing module 'low_adder' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/low_adder.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'low_adder' (162#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/low_adder.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'statistics' (163#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/statistics.vhd:171]
INFO: [Synth 8-638] synthesizing module 'config_block__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/config_block.vhd:235]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/config_block.vhd:1124]
INFO: [Synth 8-256] done synthesizing module 'config_block__parameterized0' (164#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/config_block.vhd:235]
INFO: [Synth 8-638] synthesizing module 'intr_block' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/intr_block.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'intr_block' (165#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/intr_block.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'management__parameterized0' (166#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/management/management.vhd:280]
INFO: [Synth 8-256] done synthesizing module 'xgmac_gen' (167#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/xgmac_gen.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_v14_0' (168#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/ten_gig_eth_mac_v14_0/hdl/ten_gig_eth_mac_v14_0.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip_axi4_lite_ipif_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_axi4_lite_ipif_wrapper.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip_axi_lite_ipif' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_axi_lite_ipif.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip_slave_attachment' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_slave_attachment.v:113]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip_address_decoder' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_address_decoder.v:95]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip_address_decoder' (169#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_address_decoder.v:95]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_mac_axi_st_ip_counter_f' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_counter_f.v:83]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip_counter_f' (170#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_counter_f.v:83]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip_slave_attachment' (171#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_slave_attachment.v:113]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip_axi_lite_ipif' (172#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_axi_lite_ipif.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip_axi4_lite_ipif_wrapper' (173#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/axi_ipif/ten_gig_eth_mac_axi_st_ip_axi4_lite_ipif_wrapper.v:58]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip_block' (174#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_mac_axi_st_ip' (175#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.v:59]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (11) of module 'ten_gig_eth_mac_axi_st_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path_shared.v:261]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (11) of module 'ten_gig_eth_mac_axi_st_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path_shared.v:270]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v:60]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'GTHE2_COMMON__parameterized0' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:4694]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_COMMON__parameterized0' (175#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:4694]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common' (176#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gt_common.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst' (177#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst__parameterized0' (177#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset' (178#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15710]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (179#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15710]
INFO: [Synth 8-638] synthesizing module 'LDCE' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15491]
INFO: [Synth 8-256] done synthesizing module 'LDCE' (180#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:15491]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller' (181#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (182#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer' (183#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset' (184#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_wrapper.vhd:211]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_baser_gen__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_gen.vhd:258]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_baser_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_top.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_synchronizer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_synchronizer' (185#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rxratecounter' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rxratecounter' (186#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxratecounter.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_txratefifo' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo.v:124]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_asynch_fifo' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_dp_ram' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_dp_ram' (187#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_dp_ram.v:120]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (188#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_asynch_fifo' (189#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo.v:123]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_txratefifo' (190#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_txratefifo.v:124]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pcs_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en.v:130]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_synchronizer_enable' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer_enable.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_synchronizer_enable' (191#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_synchronizer_enable.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en' (192#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en.v:130]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_tx_pcs' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_tx_encoder' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_encoder.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_tx_encoder' (193#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_encoder.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm' (194#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pcs_scramble' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_scramble.v:120]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_scramble.v:786]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pcs_scramble' (195#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_scramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_tx_pcs' (196#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_tx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm.v:172]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm.v:234]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm' (197#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm' (198#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs_test' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_test.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs_test' (199#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_test.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pcs_descramble' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_descramble.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pcs_descramble' (200#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_descramble.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_decoder' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_decoder.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_decoder' (201#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_decoder.v:118]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm' (202#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm.v:118]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs' (203#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rx_pcs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pcs_top' (204#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pcs_top.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_elastic_buffer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_idle_delete' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_idle_detect' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_idle_detect' (205#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_detect.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_seq_detect' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_seq_detect' (206#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_seq_detect.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_idle_delete' (207#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_delete.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_dp_ram__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_dp_ram__parameterized0' (207#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_dp_ram.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0' (207#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_asynch_fifo.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_idle_insert' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_insert.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_idle_insert' (208#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_idle_insert.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_elastic_buffer' (209#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer.v:123]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper' (210#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_management_top' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_top.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_ieee_counters' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_counters.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_ieee_counters' (211#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_counters.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_ieee_registers' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_registers.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_common_ieee_registers' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_common_ieee_registers.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized0' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized4' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized4' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized5' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized5' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized7' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized7' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized8' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized8' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized9' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized9' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized10' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_register__parameterized10' (212#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_register.v:128]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_common_ieee_registers' (213#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_common_ieee_registers.v:122]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_ieee_registers' (214#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ieee_registers.v:122]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_drp_ipif' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer' (215#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer.v:121]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer__parameterized0' (215#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer.v:121]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_ipif.v:221]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_ipif.v:282]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_drp_ipif' (216#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_drp_ipif.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_management_mdio' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_mdio.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_mdio_interface' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_mdio_interface.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_mdio_interface' (217#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_mdio_interface.v:120]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_ipif_access' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ipif_access.v:125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ipif_access.v:267]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_ipif_access' (218#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_ipif_access.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_management_mdio' (219#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_mdio.v:120]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_management_top' (220#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_management_top.v:123]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_resyncs' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_resyncs' (221#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en.v:130]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en__parameterized0' (221#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en.v:130]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_resyncs_en' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs_en.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_resyncs_en' (222#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs_en.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_resyncs__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs.v:119]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_g_resyncs__parameterized0' (222#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_g_resyncs.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer' (223#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer.v:125]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync' (224#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync.v:119]
INFO: [Synth 8-4471] merging register 'pcs_reset_clear_core_intr_reg' into 'pma_pmd_reset_clear_core_intr_reg' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_top.v:379]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_baser_top' (225#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_top.v:121]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_baser_gen__parameterized0' (226#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_baser_gen.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0_wrapper' (227#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_wrapper.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_v5_0' (228#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0.vhd:207]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic' (229#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_GT' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_GT' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-638] synthesizing module 'GTHE2_CHANNEL__parameterized0' [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:3860]
INFO: [Synth 8-256] done synthesizing module 'GTHE2_CHANNEL__parameterized0' (229#1) [/home/ppan/Xilinx/Vivado/2014.3.1/scripts/rt/data/unisim_comp.v:3860]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_GT' (230#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_GT' (231#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block' (232#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support' (233#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_shared_logic_in_core' (234#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.v:60]
INFO: [Synth 8-256] done synthesizing module 'network_path_shared' (235#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path_shared.v:45]
WARNING: [Synth 8-689] width (128) of port connection 'axi_str_wr_tdata' does not match port width (256) of module 'network_path_shared' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2302]
WARNING: [Synth 8-689] width (16) of port connection 'axi_str_wr_tkeep' does not match port width (32) of module 'network_path_shared' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2303]
WARNING: [Synth 8-350] instance 'network_path_inst_0' of module 'network_path_shared' requires 63 connections, but only 62 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2280]
INFO: [Synth 8-638] synthesizing module 'network_path' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path.v:45]
WARNING: [Synth 8-689] width (1) of port connection 'rd_pkt_len' does not match port width (16) of module 'rx_interface' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path.v:228]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (11) of module 'ten_gig_eth_mac_axi_st_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path.v:261]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (11) of module 'ten_gig_eth_mac_axi_st_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path.v:270]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:60]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_block' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_sim_speedup_controller' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_sim_speedup_controller.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_sim_speedup_controller' (236#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_sim_speedup_controller.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst' (237#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer' (238#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_local_clock_and_reset' (239#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_local_clock_and_reset.v:58]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0' (239#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst.v:61]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_cable_pull_logic' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_cable_pull_logic.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_cable_pull_logic' (240#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_cable_pull_logic.v:59]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-638] synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT' (241#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_gt.v:55]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT' (242#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_gt.v:53]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip_block' (243#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_block.v:59]
INFO: [Synth 8-256] done synthesizing module 'ten_gig_eth_pcs_pma_ip' (244#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.v:60]
INFO: [Synth 8-256] done synthesizing module 'network_path' (245#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/network_path.v:45]
WARNING: [Synth 8-689] width (128) of port connection 'axi_str_wr_tdata' does not match port width (256) of module 'network_path' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2387]
WARNING: [Synth 8-689] width (16) of port connection 'axi_str_wr_tkeep' does not match port width (32) of module 'network_path' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2388]
WARNING: [Synth 8-350] instance 'network_path_inst_1' of module 'network_path' requires 63 connections, but only 60 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2365]
WARNING: [Synth 8-689] width (128) of port connection 'axi_str_wr_tdata' does not match port width (256) of module 'network_path' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2471]
WARNING: [Synth 8-689] width (16) of port connection 'axi_str_wr_tkeep' does not match port width (32) of module 'network_path' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2472]
WARNING: [Synth 8-350] instance 'network_path_inst_2' of module 'network_path' requires 63 connections, but only 60 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2449]
WARNING: [Synth 8-689] width (128) of port connection 'axi_str_wr_tdata' does not match port width (256) of module 'network_path' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2554]
WARNING: [Synth 8-689] width (16) of port connection 'axi_str_wr_tkeep' does not match port width (32) of module 'network_path' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2555]
WARNING: [Synth 8-350] instance 'network_path_inst_3' of module 'network_path' requires 63 connections, but only 60 given [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2532]
INFO: [Synth 8-638] synthesizing module 'axi_stream_crc_gen_check' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_crc_gen_check.v:45]
INFO: [Synth 8-638] synthesizing module 'axi_stream_gen' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_gen.v:51]
INFO: [Synth 8-226] default block is never used [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_gen.v:110]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_gen' (246#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_gen.v:51]
INFO: [Synth 8-638] synthesizing module 'hdr_crc_insert' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_insert.v:56]
INFO: [Synth 8-638] synthesizing module 'crc32_D32_wrapper' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/crc32_D32_wrapper.v:54]
INFO: [Synth 8-256] done synthesizing module 'crc32_D32_wrapper' (247#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/crc32_D32_wrapper.v:54]
INFO: [Synth 8-256] done synthesizing module 'hdr_crc_insert' (248#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_insert.v:56]
INFO: [Synth 8-638] synthesizing module 'hdr_crc_checker' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_checker.v:51]
INFO: [Synth 8-256] done synthesizing module 'hdr_crc_checker' (249#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/hdr_crc_checker.v:51]
INFO: [Synth 8-256] done synthesizing module 'axi_stream_crc_gen_check' (250#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/gen_chk/axi_stream_crc_gen_check.v:45]
WARNING: [Synth 8-689] width (64) of port connection 'axi_stream_s2c_tuser' does not match port width (16) of module 'axi_stream_crc_gen_check' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2640]
WARNING: [Synth 8-689] width (64) of port connection 'axi_stream_c2s_tuser' does not match port width (16) of module 'axi_stream_crc_gen_check' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2646]
INFO: [Synth 8-638] synthesizing module 'user_registers_slave' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/user_registers_slave.v:49]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/axi_lite_ipif.v:143]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:138]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/address_decoder.v:118]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (251#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/address_decoder.v:118]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/counter_f.v:107]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (252#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/counter_f.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:362]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (253#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/slave_attachment.v:138]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (254#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_cores/axi_lite_ipif/axi_lite_ipif.v:143]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:226]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:241]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:304]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:311]
INFO: [Synth 8-256] done synthesizing module 'registers' (255#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/registers.v:49]
INFO: [Synth 8-638] synthesizing module 'vc709_power_test' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/vc709_power_test.vhd:107]
INFO: [Synth 8-638] synthesizing module 'power_test_control' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control.vhd:120]
INFO: [Synth 8-638] synthesizing module 'power_test_control_program__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'power_test_control_program__parameterized0' (256#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control_program.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'power_test_control' (257#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/power_test_control.vhd:120]
WARNING: [Synth 8-3848] Net bram_data_in_b in module/entity vc709_power_test does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/vc709_power_test.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'vc709_power_test' (258#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/vc709_power_test.vhd:107]
INFO: [Synth 8-638] synthesizing module 'synchronizer_vector__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v:66]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v:106]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_vector__parameterized0' (258#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v:66]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple__parameterized0' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple__parameterized0' (258#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-638] synthesizing module 'synchronizer_simple__parameterized1' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_simple__parameterized1' (258#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v:63]
INFO: [Synth 8-256] done synthesizing module 'user_registers_slave' (259#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/user_registers_slave.v:49]
INFO: [Synth 8-638] synthesizing module 'pcie_monitor_gen3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/pcie_monitor_gen3.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/pcie_monitor_gen3.v:506]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/pcie_monitor_gen3.v:522]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/pcie_monitor_gen3.v:539]
INFO: [Synth 8-256] done synthesizing module 'pcie_monitor_gen3' (260#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/common/pcie_monitor_gen3.v:58]
WARNING: [Synth 8-689] width (4) of port connection 's_axis_cc_tready' does not match port width (1) of module 'pcie_monitor_gen3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2798]
WARNING: [Synth 8-689] width (4) of port connection 's_axis_rq_tready' does not match port width (1) of module 'pcie_monitor_gen3' [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:2805]
WARNING: [Synth 8-3848] Net cfg_to_turnoff in module/entity xt_connectivity_trd does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:1156]
INFO: [Synth 8-256] done synthesizing module 'xt_connectivity_trd' (261#1) [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:55]
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port led[6] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:40 ; elapsed = 00:03:41 . Memory (MB): peak = 1379.309 ; gain = 622.145 ; free physical = 11725 ; free virtual = 30062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[49] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[49] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[31] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/blk_mem_gen_v8_2/hdl/blk_mem_gen_prim_width.vhd:1057]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:42 ; elapsed = 00:03:43 . Memory (MB): peak = 1382.445 ; gain = 625.281 ; free physical = 11722 ; free virtual = 30060
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/ppan/Xilinx/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/ppan/Xilinx/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip-PCIE_X0Y1.xdc] for cell 'pcie_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip-PCIE_X0Y1.xdc] for cell 'pcie_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/pcie3_x8_ip/source/pcie3_x8_ip-PCIE_X0Y1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo.xdc] for cell 'network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_0/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_1/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_2/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif/cmd_fifo_xgemac_rxif.xdc] for cell 'network_path_inst_3/rx_interface_i/cmd_fifo_inst/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_0/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_0/xgemac_core_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_1/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_1/xgemac_core_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_2/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_2/xgemac_core_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_3/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc] for cell 'network_path_inst_3/xgemac_core_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:70]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:70]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc:70]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc] for cell 'network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]'. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc:71]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_xgemac_xphy.xdc]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_xgemac_xphy.xdc]
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_trd_noddr3.xdc]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_trd_noddr3.xdc]
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_bit_rev1_0.xdc]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/constraints/v7_xt_conn_bit_rev1_0.xdc]
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc] for cell 'network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_async_fifo/axis_async_fifo/axis_async_fifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_ic_wr_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc] for cell 'axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_rd/axis_ic_rd_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_3/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_3/xgemac_core_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_2/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_2/xgemac_core_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_1/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_1/xgemac_core_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_0/xgemac_core_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc] for cell 'network_path_inst_0/xgemac_core_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_mac_axi_st_ip/synth/ten_gig_eth_mac_axi_st_ip_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst'
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc] for cell 'network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/synth/ten_gig_eth_pcs_pma_ip_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xt_connectivity_trd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xt_connectivity_trd_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip_shared_logic_in_core/synth/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_clocks.xdc] for cell 'network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 499 instances were transformed.
  FD => FDRE: 96 instances
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 2 instances
  FDR => FDRE: 36 instances
  FDS => FDSE: 4 instances
  IBUFGDS => IBUFDS: 1 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 100 instances
  MUXCY_L => MUXCY: 248 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2206.715 ; gain = 2.996 ; free physical = 11029 ; free virtual = 29372
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:30 ; elapsed = 00:04:24 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 11017 ; free virtual = 29361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:30 ; elapsed = 00:04:24 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 11017 ; free virtual = 29361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pcie_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for axilite_system/axi4lite_system. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for network_path_inst_0/rx_interface_i/axis_fifo_inst1. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for network_path_inst_1/rx_interface_i/axis_fifo_inst1. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for network_path_inst_2/rx_interface_i/axis_fifo_inst1. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for network_path_inst_3/rx_interface_i/axis_fifo_inst1. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for network_path_inst_0/rx_interface_i/cmd_fifo_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for network_path_inst_1/rx_interface_i/cmd_fifo_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for network_path_inst_2/rx_interface_i/cmd_fifo_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for network_path_inst_3/rx_interface_i/cmd_fifo_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[0].axis_ic_wr0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[2].axis_ic_wr0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[4].axis_ic_wr0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[6].axis_ic_wr0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[0].axis_ic_rd0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[2].axis_ic_rd0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[4].axis_ic_rd0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[6].axis_ic_rd0_inst . (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for network_path_inst_0/xgemac_core_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for network_path_inst_1/xgemac_core_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for network_path_inst_2/xgemac_core_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for network_path_inst_3/xgemac_core_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for network_path_inst_1/ten_gig_eth_pcs_pma_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for network_path_inst_2/ten_gig_eth_pcs_pma_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for network_path_inst_3/ten_gig_eth_pcs_pma_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for network_path_inst_0/ten_gig_eth_pcs_pma_inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for pcie_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property DONT_TOUCH = true for network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property DONT_TOUCH = true for network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property DONT_TOUCH = true for network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property DONT_TOUCH = true for network_path_inst_0/rx_interface_i/cmd_fifo_inst/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for network_path_inst_1/rx_interface_i/cmd_fifo_inst/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for network_path_inst_2/rx_interface_i/cmd_fifo_inst/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for network_path_inst_3/rx_interface_i/cmd_fifo_inst/U0. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[0].axis_ic_wr0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[2].axis_ic_wr0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[4].axis_ic_wr0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[6].axis_ic_wr0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[0].axis_ic_rd0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[2].axis_ic_rd0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[4].axis_ic_rd0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for axis_ic_inst/\axis_ic_inst.genblk1[6].axis_ic_rd0_inst /inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 65).
Applied set_property DONT_TOUCH = true for network_path_inst_0/xgemac_core_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for network_path_inst_1/xgemac_core_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for network_path_inst_2/xgemac_core_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for network_path_inst_3/xgemac_core_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst. (constraint file  /home/ppan/vc709/v7_xt_conn_trd/hardware/vivado/runs/xt_conn_trd.runs/synth_1/dont_touch.xdc, line 84).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:57 ; elapsed = 00:04:51 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 11017 ; free virtual = 29361
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_reg' in module 'pcie3_x8_ip_pcie_init_ctrl_7vx'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'eq_state_reg' in module 'pcie3_x8_ip_pcie_force_adapt'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_x8_ip_pipe_reset'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie3_x8_ip_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_x8_ip_pipe_rate'
ROM "cpllpd" won't be mapped to RAM because it is too sparse.
ROM "cpllreset" won't be mapped to RAM because it is too sparse.
ROM "txpmareset" won't be mapped to RAM because it is too sparse.
ROM "sysclksel" won't be mapped to RAM because it is too sparse.
ROM "pclk_sel" won't be mapped to RAM because it is too sparse.
ROM "gen3" won't be mapped to RAM because it is too sparse.
ROM "drp_start" won't be mapped to RAM because it is too sparse.
ROM "drp_x16x20_mode" won't be mapped to RAM because it is too sparse.
ROM "drp_x16" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3898] No Re-encoding of one hot register 'txsync_fsm.fsm_tx_reg' in module 'pcie3_x8_ip_pipe_sync'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie3_x8_ip_pipe_drp'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie3_x8_ip_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie3_x8_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie3_x8_ip_pipe_eq'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie3_x8_ip_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_interconnect_v1_1_axisc_upsizer'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_wr_reg' in module 'rx_interface__xdcDup__1'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_rd_reg' in module 'rx_interface__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'axi_tx_state_reg' in module 'axi_tx_xgmac__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'ten_gig_eth_mac_v14_0_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx_state__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mdio_master'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'ten_gig_eth_mac_axi_st_ip_slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mcp1_state_reg' in module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_wr_reg' in module 'rx_interface__xdcDup__2'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_rd_reg' in module 'rx_interface__xdcDup__2'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_wr_reg' in module 'rx_interface__xdcDup__3'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_rd_reg' in module 'rx_interface__xdcDup__3'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_wr_reg' in module 'rx_interface'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_rd_reg' in module 'rx_interface'
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'user_registers_slave'
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_reg' using encoding 'one-hot' in module 'pcie3_x8_ip_pcie_init_ctrl_7vx'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_x8_ip_pipe_reset'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie3_x8_ip_rxeq_scan'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'pcie3_x8_ip_pipe_eq'
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'pcie3_x8_ip_pipe_eq'
WARNING: [Synth 8-3848] Net TSTRB in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:93]
WARNING: [Synth 8-3848] Net TID in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:96]
WARNING: [Synth 8-3848] Net TDEST in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:97]
WARNING: [Synth 8-3848] Net TUSER in module/entity axis_interconnect_v1_1_util_vector2axis does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:98]
WARNING: [Synth 8-3848] Net TSTRB in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:93]
WARNING: [Synth 8-3848] Net TID in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:96]
WARNING: [Synth 8-3848] Net TDEST in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:97]
WARNING: [Synth 8-3848] Net TUSER in module/entity axis_interconnect_v1_1_util_vector2axis__parameterized0 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axis_ic_wr/axis_interconnect_v1_1/hdl/verilog/axis_interconnect_v1_1_util_vector2axis.v:98]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_interconnect_v1_1_axisc_upsizer'
WARNING: [Synth 8-3848] Net pcie_clk in module/entity rx_interface__xdcDup__1 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v:170]
INFO: [Synth 8-3354] encoded FSM with state register 'axi_tx_state_reg' using encoding 'one-hot' in module 'axi_tx_xgmac__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_v14_0_pfc_tx_cntl'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tx_state__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mdio_master'
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'one-hot' in module 'ten_gig_eth_mac_axi_st_ip_slave_attachment'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm'
INFO: [Synth 8-3354] encoded FSM with state register 'mcp1_state_reg' using encoding 'one-hot' in module 'ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm'
WARNING: [Synth 8-3848] Net pcie_clk in module/entity rx_interface__xdcDup__2 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v:170]
WARNING: [Synth 8-3848] Net pcie_clk in module/entity rx_interface__xdcDup__3 does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v:170]
WARNING: [Synth 8-3848] Net pcie_clk in module/entity rx_interface does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/network_path/rx_interface.v:170]
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'one-hot' in module 'slave_attachment'
WARNING: [Synth 8-3848] Net bram_data_in_b in module/entity vc709_power_test does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/pvtmon/vc709_power_test.vhd:149]
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'user_registers_slave'
WARNING: [Synth 8-3848] Net cfg_to_turnoff in module/entity xt_connectivity_trd does not have driver. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/hdl/xt_connectivity_trd.v:1156]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:10 ; elapsed = 00:05:04 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 11015 ; free virtual = 29358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |ten_gig_eth_mac_axi_st_ip_block                                         |           4|     23913|
|2     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        47|
|3     |ten_gig_eth_pcs_pma_v5_0                                                |           2|     18955|
|4     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block__GC0                  |           1|       832|
|5     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|         2|
|6     |network_path_shared__GC0                                                |           1|      2113|
|7     |ten_gig_eth_pcs_pma_ip_block__GC0                                       |           1|       832|
|8     |network_path__xdcDup__1__GC0                                            |           1|      2113|
|9     |network_path__xdcDup__2__GC0                                            |           1|      2113|
|10    |network_path__GC0                                                       |           1|      2113|
|11    |xt_connectivity_trd__GCB0                                               |           1|     28752|
|12    |xt_connectivity_trd__GCB1                                               |           1|     20043|
|13    |xt_connectivity_trd__GCB2                                               |           1|     33246|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:05:11 ; elapsed = 00:05:05 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 11015 ; free virtual = 29358
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3917] design xt_connectivity_trd has port led[6] driven by constant 0
Optimizing partition ten_gig_eth_mac_axi_st_ip_block
Optimizing partition ten_gig_eth_pcs_pma_v5_0
INFO: [Synth 8-3936] Found unconnected internal register 'drp_ipif_i/synch_1/q_reg' and it is trimmed from '34' to '33' bits. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_v5_0/hdl/ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer.v:166]
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port is_eval driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_minus_1[4] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_minus_1[3] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_minus_1[2] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_minus_1[1] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_minus_1[0] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_plus_1[4] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_plus_1[3] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_plus_1[2] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_plus_1[1] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_plus_1[0] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_zero[6] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_zero[5] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_zero[4] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_zero[3] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_zero[2] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_zero[1] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port coeff_zero[0] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port txdiffctrl[4] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port txdiffctrl[3] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port txdiffctrl[2] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port txdiffctrl[1] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port txdiffctrl[0] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[15] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[14] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[13] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[12] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[11] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[10] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[9] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[8] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[7] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[6] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[5] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[4] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[3] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[2] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[1] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rddata[0] driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_rdack driven by constant 0
WARNING: [Synth 8-3917] design ten_gig_eth_pcs_pma_v5_0 has port training_wrack driven by constant 0
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port sim_speedup_control
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[535]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[534]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[533]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[532]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[531]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[530]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[529]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[528]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[527]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[526]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[525]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[524]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[523]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[522]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[521]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[520]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[519]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[518]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[517]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[516]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[515]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[514]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[513]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[512]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[511]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[510]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[509]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[508]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[507]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[506]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[505]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[504]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[503]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[502]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[501]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[500]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[499]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[498]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[497]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[496]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[495]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[494]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[493]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[492]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[491]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[490]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[489]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[488]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[487]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[486]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[485]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[484]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[483]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[482]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[481]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[480]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[479]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[478]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[477]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[476]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[475]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[474]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[473]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[472]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[471]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[470]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[469]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[468]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[467]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[466]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[465]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[464]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[463]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[462]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[461]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[460]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[459]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[458]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[457]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[456]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[455]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[454]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[453]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[452]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[451]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[450]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[449]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[448]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[447]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[446]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[445]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[444]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[443]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[442]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[441]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[440]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[439]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[438]
WARNING: [Synth 8-3331] design ten_gig_eth_pcs_pma_v5_0 has unconnected port configuration_vector[437]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Optimizing partition xt_connectivity_trd__GCB0
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/wr_dc_fwft_ext_as.vhd:214]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/fifo_generator_v12_0/hdl/ramfifo/rd_dc_fwft_ext_as.vhd:196]
WARNING: [Synth 8-3917] design xt_connectivity_trd__GCB0 has port cfg_err_cor_in driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Optimizing partition xt_connectivity_trd__GCB1
Optimizing partition xt_connectivity_trd__GCB2
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/ppan/vc709/v7_xt_conn_trd/hardware/sources/ip_catalog/axi4lite_crossbar/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:05:15 ; elapsed = 00:05:30 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 8760 ; free virtual = 27194
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:05:15 ; elapsed = 00:05:30 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 8760 ; free virtual = 27194

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |ten_gig_eth_mac_axi_st_ip_block                                         |           4|     25562|
|2     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        47|
|3     |ten_gig_eth_pcs_pma_v5_0                                                |           2|     22086|
|4     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block__GC0                  |           1|       812|
|5     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|         2|
|6     |network_path_shared__GC0                                                |           1|      2159|
|7     |ten_gig_eth_pcs_pma_ip_block__GC0                                       |           1|       812|
|8     |network_path__xdcDup__1__GC0                                            |           1|      2159|
|9     |network_path__xdcDup__2__GC0                                            |           1|      2159|
|10    |network_path__GC0                                                       |           1|      2159|
|11    |xt_connectivity_trd__GCB0                                               |           1|     26763|
|12    |xt_connectivity_trd__GCB1                                               |           1|     20756|
|13    |xt_connectivity_trd__GCB2                                               |           1|     34440|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
Optimizing partition ten_gig_eth_mac_axi_st_ip_block
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] ) is unused and will be removed from module ten_gig_eth_mac_axi_st_ip_block.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] ) is unused and will be removed from module ten_gig_eth_mac_axi_st_ip_block.
Optimizing partition ten_gig_eth_pcs_pma_v5_0
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe0_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe0_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe0_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe0_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe0_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe1_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe1_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe1_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe1_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe1_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\wr_addr_pipe_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\status_reg[4] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\status_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\status_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\status_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\status_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo.
INFO: [Synth 8-3332] Sequential element (\status_reg[3] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\status_reg[2] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\status_reg[1] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\status_reg[0] ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (\G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_dup1_reg ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_baser_top.
INFO: [Synth 8-3332] Sequential element (\G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_dup2_reg ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_baser_top.
INFO: [Synth 8-3332] Sequential element (\G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_dup3_reg ) is unused and will be removed from module ten_gig_eth_pcs_pma_v5_0_baser_top.
Optimizing partition xt_connectivity_trd__GCB0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cpl_timeout_value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cpl_timeout_value_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cpl_timeout_value_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cpl_timeout_value_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cpl_timeout_disable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_cfg_id_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_msix_fm_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\packet_dma_axi_inst/mgmt_msix_en_reg )
Optimizing partition xt_connectivity_trd__GCB1
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[15] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[14] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[13] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[12] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[11] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[10] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[9] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[8] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[7] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[6] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\U_CRC_CHK/pkt_len_latched_reg[5] ) is unused and will be removed from module axi_stream_crc_gen_check.
WARNING: [Synth 8-3332] Sequential element (\vc709_pvt_monitor/test_controller/processor/read_strobe_flop ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[31] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[30] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[29] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[28] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[27] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[26] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[25] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[24] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[23] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[22] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[21] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[20] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[19] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[18] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[17] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\vc709_pvt_monitor/test_controller/pmbus_control_reg ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[319] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[318] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[317] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[316] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[315] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[314] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[313] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[312] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[311] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[310] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[309] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[308] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[307] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[306] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[305] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[304] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[303] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[302] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[301] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[300] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[299] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[298] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[297] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[296] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[295] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[294] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[293] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[292] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[291] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[290] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[289] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[288] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[127] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[126] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[125] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[124] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[123] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[122] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[121] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[120] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[119] ) is unused and will be removed from module user_registers_slave.
WARNING: [Synth 8-3332] Sequential element (\sync_to_axi_clk/data_reg_reg[118] ) is unused and will be removed from module user_registers_slave.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\s_axis_cc_total_byte_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\s_axis_cc_total_byte_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\s_axis_cc_total_byte_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\s_axis_cc_total_byte_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\s_axis_cc_payload_byte_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\s_axis_cc_payload_byte_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\m_axis_cq_payload_byte_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\m_axis_cq_payload_byte_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U_PCIE_MON/i_29/\m_axis_cq_total_byte_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_reg_slave_inst/\rd_address_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gen_chk_inst0/\axi_stream_gen_i/seq_end_cnt_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_reg_slave_inst/\vc709_pvt_monitor/test_controller/processor/sync_sleep_flop )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_reg_slave_inst/\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_reg_slave_inst/\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_rresp_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_reg_slave_inst/\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_reg_slave_inst/\axi_lite_ipif_inst/I_SLAVE_ATTACHMENT/s_axi_bresp_reg_reg[1] )
Optimizing partition xt_connectivity_trd__GCB2
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cc_inst/processor/sync_sleep_flop )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 8352 ; free virtual = 26822
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 8352 ; free virtual = 26822

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |ten_gig_eth_mac_axi_st_ip_block                                         |           4|     19151|
|2     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        47|
|3     |ten_gig_eth_pcs_pma_v5_0                                                |           4|     11713|
|4     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block__GC0                  |           1|       764|
|5     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|         2|
|6     |network_path_shared__GC0                                                |           1|      1769|
|7     |ten_gig_eth_pcs_pma_ip_block__GC0                                       |           3|       764|
|8     |network_path__xdcDup__1__GC0                                            |           1|      1749|
|9     |network_path__xdcDup__2__GC0                                            |           1|      1749|
|10    |network_path__GC0                                                       |           1|      1749|
|11    |xt_connectivity_trd__GCB0                                               |           1|     25768|
|12    |xt_connectivity_trd__GCB1                                               |           1|     12537|
|13    |xt_connectivity_trd__GCB2                                               |           1|     27688|
+------+------------------------------------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:21 ; elapsed = 00:05:47 . Memory (MB): peak = 2206.715 ; gain = 1449.551 ; free physical = 8351 ; free virtual = 26822
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:49 ; elapsed = 00:06:14 . Memory (MB): peak = 2986.434 ; gain = 2229.270 ; free physical = 7509 ; free virtual = 25984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:55 ; elapsed = 00:06:21 . Memory (MB): peak = 2990.434 ; gain = 2233.270 ; free physical = 7505 ; free virtual = 25980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |ten_gig_eth_mac_axi_st_ip_block                                         |           4|     19151|
|2     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_shared_clock_and_reset__GC0 |           1|        47|
|3     |ten_gig_eth_pcs_pma_v5_0                                                |           4|     11713|
|4     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_block__GC0                  |           1|       764|
|5     |ten_gig_eth_pcs_pma_ip_shared_logic_in_core_support__GC0                |           1|         2|
|6     |network_path_shared__GC0                                                |           1|      1761|
|7     |ten_gig_eth_pcs_pma_ip_block__GC0                                       |           3|       764|
|8     |network_path__xdcDup__1__GC0                                            |           1|      1749|
|9     |network_path__xdcDup__2__GC0                                            |           1|      1749|
|10    |network_path__GC0                                                       |           1|      1749|
|11    |xt_connectivity_trd__GCB0                                               |           1|     25767|
|12    |xt_connectivity_trd__GCB1                                               |           1|     12537|
|13    |xt_connectivity_trd__GCB2                                               |           1|     27688|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:16 ; elapsed = 00:07:42 . Memory (MB): peak = 3007.160 ; gain = 2249.996 ; free physical = 7550 ; free virtual = 26021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ten_gig_eth_mac_axi_st_ip_block    |           1|      9563|
|2     |ten_gig_eth_pcs_pma_v5_0           |           1|      6106|
|3     |ten_gig_eth_mac_axi_st_ip_block__4 |           1|      9563|
|4     |ten_gig_eth_pcs_pma_v5_0__4        |           1|      6106|
|5     |ten_gig_eth_mac_axi_st_ip_block__5 |           1|      9563|
|6     |ten_gig_eth_pcs_pma_v5_0__5        |           1|      6106|
|7     |ten_gig_eth_mac_axi_st_ip_block__6 |           1|      9563|
|8     |ten_gig_eth_pcs_pma_v5_0__6        |           1|      6106|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop sync_resetn/reset_sync1_reg is being inverted and renamed to sync_resetn/reset_sync1_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 542 to 50 by creating 10 replicas.
INFO: [Synth 8-5365] Flop sync_resetn/reset_sync1_reg is being inverted and renamed to sync_resetn/reset_sync1_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 542 to 50 by creating 10 replicas.
INFO: [Synth 8-5365] Flop sync_resetn/reset_sync1_reg is being inverted and renamed to sync_resetn/reset_sync1_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 542 to 50 by creating 10 replicas.
INFO: [Synth 8-5365] Flop sync_resetn/reset_sync1_reg is being inverted and renamed to sync_resetn/reset_sync1_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156 . Fanout reduced from 542 to 50 by creating 10 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:23 ; elapsed = 00:07:50 . Memory (MB): peak = 3007.160 ; gain = 2249.996 ; free physical = 7538 ; free virtual = 26009
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:27 ; elapsed = 00:07:53 . Memory (MB): peak = 3007.160 ; gain = 2249.996 ; free physical = 7539 ; free virtual = 26009
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ten_gig_eth_mac_axi_st_ip_block    |           1|      9570|
|2     |ten_gig_eth_pcs_pma_v5_0           |           1|      6123|
|3     |ten_gig_eth_mac_axi_st_ip_block__4 |           1|      9570|
|4     |ten_gig_eth_pcs_pma_v5_0__4        |           1|      6123|
|5     |ten_gig_eth_mac_axi_st_ip_block__5 |           1|      9570|
|6     |ten_gig_eth_pcs_pma_v5_0__5        |           1|      6123|
|7     |ten_gig_eth_mac_axi_st_ip_block__6 |           1|      9570|
|8     |ten_gig_eth_pcs_pma_v5_0__6        |           1|      6123|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:30 ; elapsed = 00:07:57 . Memory (MB): peak = 3007.160 ; gain = 2249.996 ; free physical = 7538 ; free virtual = 26008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |compression      |         1|
|2     |dma_back_end_axi |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |compression      |     1|
|2     |dma_back_end_axi |     1|
|3     |BUFG             |    15|
|4     |BUFGCTRL         |     1|
|5     |BUFH             |     4|
|6     |CARRY4           |   820|
|7     |GTHE2_CHANNEL    |     4|
|8     |GTHE2_CHANNEL_1  |     8|
|9     |GTHE2_COMMON     |     3|
|10    |IBUFDS_GTE2      |     2|
|11    |INV              |     4|
|12    |LUT1             |  2522|
|13    |LUT2             |  5671|
|14    |LUT3             |  6005|
|15    |LUT4             |  5363|
|16    |LUT5             |  7116|
|17    |LUT6             | 16469|
|18    |LUT6_2           |    97|
|19    |MMCME2_ADV       |     1|
|20    |MUXCY            |   414|
|21    |MUXCY_L          |  1366|
|22    |MUXF7            |   211|
|23    |MUXF8            |    24|
|24    |PCIE_3_0         |     1|
|25    |RAM16X1D         |   640|
|26    |RAM32M           |   516|
|27    |RAM64M           |     4|
|28    |RAMB18E1         |     4|
|29    |RAMB18E1_1       |     8|
|30    |RAMB18E1_2       |     4|
|31    |RAMB18E1_3       |     4|
|32    |RAMB18E1_4       |     8|
|33    |RAMB36E1         |    32|
|34    |RAMB36E1_1       |    32|
|35    |RAMB36E1_2       |    16|
|36    |RAMB36E1_3       |     1|
|37    |RAMB36E1_4       |     1|
|38    |RAMB36E1_5       |     1|
|39    |RAMB36E1_6       |     2|
|40    |RAMB36E1_7       |     1|
|41    |SRL16E           |   404|
|42    |SRLC32E          |    56|
|43    |XADC             |     1|
|44    |XORCY            |  1235|
|45    |FD               |    94|
|46    |FDCE             |  2118|
|47    |FDPE             |   727|
|48    |FDR              |    33|
|49    |FDRE             | 48725|
|50    |FDS              |     4|
|51    |FDSE             |  1971|
|52    |LDCE             |     4|
|53    |IBUF             |    30|
|54    |IBUFGDS          |     1|
|55    |IOBUF            |     4|
|56    |OBUF             |    37|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:31 ; elapsed = 00:07:58 . Memory (MB): peak = 3007.160 ; gain = 2249.996 ; free physical = 7531 ; free virtual = 26002
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 775 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:58 ; elapsed = 00:06:38 . Memory (MB): peak = 3011.070 ; gain = 1275.012 ; free physical = 10063 ; free virtual = 28533
Synthesis Optimization Complete : Time (s): cpu = 00:09:26 ; elapsed = 00:07:58 . Memory (MB): peak = 3011.070 ; gain = 2253.906 ; free physical = 10190 ; free virtual = 28533
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4960 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[0].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[2].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[4].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_rd0_inst/inst/axis_interconnect_0/inst_si_datapath[0].dynamic_datapath_si/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_clock_converter.axis_clock_converter_0/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and axis_ic_inst/axis_ic_inst.genblk1[6].axis_ic_wr0_inst/inst/axis_interconnect_0/inst_mi_datapath[0].dynamic_datapath_mi/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_nested.dynamic_datapath_0/gen_data_fifo.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_0/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_1/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_1/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_1/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_1/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_1/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_2/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_2/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_2/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_2/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_3/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_3/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and network_path_inst_3/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register network_path_inst_3/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and network_path_inst_3/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg and pcie_inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1_reg and pcie_inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_inst/inst/pcie_top_i/force_adapt_i/loopback.cfg_loopback_reg and pcie_inst/inst/pcie_top_i/force_adapt_i/cfg_loopback_reg0_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_inst/inst/pcie_top_i/force_adapt_i/speed_change_reg and pcie_inst/inst/pcie_top_i/force_adapt_i/speed_change_reg0_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1954 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 557 instances
  FD => FDRE: 94 instances
  FDR => FDRE: 33 instances
  FDS => FDSE: 4 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 640 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 516 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1609 Infos, 380 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:47 ; elapsed = 00:08:20 . Memory (MB): peak = 3395.891 ; gain = 2500.102 ; free physical = 9765 ; free virtual = 28109
# write_checkpoint xt_connectivity_trd.dcp
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3403.898 ; gain = 8.008 ; free physical = 9757 ; free virtual = 28109
# catch { report_utilization -file xt_connectivity_trd_utilization_synth.rpt -pb xt_connectivity_trd_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3403.898 ; gain = 0.000 ; free physical = 9757 ; free virtual = 28109
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 14:41:35 2017...
