{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 01:31:13 2018 " "Info: Processing started: Sat Jan 06 01:31:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[6\] register count\[5\] 250.31 MHz 3.995 ns Internal " "Info: Clock \"clk\" has Internal fmax of 250.31 MHz between source register \"count\[6\]\" and destination register \"count\[5\]\" (period= 3.995 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.731 ns + Longest register register " "Info: + Longest register to register delay is 3.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[6\] 1 REG LCFF_X1_Y7_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 5; REG Node = 'count\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[6] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.544 ns) 1.295 ns count\[4\]~32 2 COMB LCCOMB_X2_Y7_N16 1 " "Info: 2: + IC(0.751 ns) + CELL(0.544 ns) = 1.295 ns; Loc. = LCCOMB_X2_Y7_N16; Fanout = 1; COMB Node = 'count\[4\]~32'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.295 ns" { count[6] count[4]~32 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 2.047 ns count\[4\]~33 3 COMB LCCOMB_X2_Y7_N18 4 " "Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 2.047 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 4; COMB Node = 'count\[4\]~33'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { count[4]~32 count[4]~33 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.623 ns) 3.053 ns count\[5\]~36 4 COMB LCCOMB_X2_Y7_N22 1 " "Info: 4: + IC(0.383 ns) + CELL(0.623 ns) = 3.053 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 1; COMB Node = 'count\[5\]~36'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { count[4]~33 count[5]~36 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 3.623 ns count\[5\]~37 5 COMB LCCOMB_X2_Y7_N20 1 " "Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 3.623 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 1; COMB Node = 'count\[5\]~37'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { count[5]~36 count[5]~37 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.731 ns count\[5\] 6 REG LCFF_X2_Y7_N21 6 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.731 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[5]~37 count[5] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.851 ns ( 49.61 % ) " "Info: Total cell delay = 1.851 ns ( 49.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.880 ns ( 50.39 % ) " "Info: Total interconnect delay = 1.880 ns ( 50.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { count[6] count[4]~32 count[4]~33 count[5]~36 count[5]~37 count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { count[6] {} count[4]~32 {} count[4]~33 {} count[5]~36 {} count[5]~37 {} count[5] {} } { 0.000ns 0.751ns 0.382ns 0.383ns 0.364ns 0.000ns } { 0.000ns 0.544ns 0.370ns 0.623ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 2.844 ns count\[5\] 3 REG LCFF_X2_Y7_N21 6 " "Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl count[5] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.50 % ) " "Info: Total cell delay = 1.806 ns ( 63.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 36.50 % ) " "Info: Total interconnect delay = 1.038 ns ( 36.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 2.844 ns count\[6\] 3 REG LCFF_X1_Y7_N23 5 " "Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 5; REG Node = 'count\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl count[6] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.50 % ) " "Info: Total cell delay = 1.806 ns ( 63.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 36.50 % ) " "Info: Total interconnect delay = 1.038 ns ( 36.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[6] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[6] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.731 ns" { count[6] count[4]~32 count[4]~33 count[5]~36 count[5]~37 count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.731 ns" { count[6] {} count[4]~32 {} count[4]~33 {} count[5]~36 {} count[5]~37 {} count[5] {} } { 0.000ns 0.751ns 0.382ns 0.383ns 0.364ns 0.000ns } { 0.000ns 0.544ns 0.370ns 0.623ns 0.206ns 0.108ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[6] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "count\[5\] lod_pc clk 6.803 ns register " "Info: tsu for register \"count\[5\]\" (data pin = \"lod_pc\", clock pin = \"clk\") is 6.803 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.687 ns + Longest pin register " "Info: + Longest pin to register delay is 9.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns lod_pc 1 PIN PIN_48 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_48; Fanout = 7; PIN Node = 'lod_pc'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { lod_pc } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.394 ns) + CELL(0.624 ns) 8.003 ns count\[4\]~33 2 COMB LCCOMB_X2_Y7_N18 4 " "Info: 2: + IC(6.394 ns) + CELL(0.624 ns) = 8.003 ns; Loc. = LCCOMB_X2_Y7_N18; Fanout = 4; COMB Node = 'count\[4\]~33'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.018 ns" { lod_pc count[4]~33 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.623 ns) 9.009 ns count\[5\]~36 3 COMB LCCOMB_X2_Y7_N22 1 " "Info: 3: + IC(0.383 ns) + CELL(0.623 ns) = 9.009 ns; Loc. = LCCOMB_X2_Y7_N22; Fanout = 1; COMB Node = 'count\[5\]~36'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { count[4]~33 count[5]~36 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 9.579 ns count\[5\]~37 4 COMB LCCOMB_X2_Y7_N20 1 " "Info: 4: + IC(0.364 ns) + CELL(0.206 ns) = 9.579 ns; Loc. = LCCOMB_X2_Y7_N20; Fanout = 1; COMB Node = 'count\[5\]~37'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { count[5]~36 count[5]~37 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.687 ns count\[5\] 5 REG LCFF_X2_Y7_N21 6 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.687 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[5]~37 count[5] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.546 ns ( 26.28 % ) " "Info: Total cell delay = 2.546 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.141 ns ( 73.72 % ) " "Info: Total interconnect delay = 7.141 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.687 ns" { lod_pc count[4]~33 count[5]~36 count[5]~37 count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.687 ns" { lod_pc {} lod_pc~combout {} count[4]~33 {} count[5]~36 {} count[5]~37 {} count[5] {} } { 0.000ns 0.000ns 6.394ns 0.383ns 0.364ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.623ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 2.844 ns count\[5\] 3 REG LCFF_X2_Y7_N21 6 " "Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X2_Y7_N21; Fanout = 6; REG Node = 'count\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl count[5] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.50 % ) " "Info: Total cell delay = 1.806 ns ( 63.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 36.50 % ) " "Info: Total interconnect delay = 1.038 ns ( 36.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.687 ns" { lod_pc count[4]~33 count[5]~36 count[5]~37 count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.687 ns" { lod_pc {} lod_pc~combout {} count[4]~33 {} count[5]~36 {} count[5]~37 {} count[5] {} } { 0.000ns 0.000ns 6.394ns 0.383ns 0.364ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.623ns 0.206ns 0.108ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[5] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pc\[0\] count\[0\] 8.051 ns register " "Info: tco from clock \"clk\" to destination pin \"pc\[0\]\" through register \"count\[0\]\" is 8.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 2.844 ns count\[0\] 3 REG LCFF_X1_Y7_N25 4 " "Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl count[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.50 % ) " "Info: Total cell delay = 1.806 ns ( 63.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 36.50 % ) " "Info: Total interconnect delay = 1.038 ns ( 36.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.903 ns + Longest register pin " "Info: + Longest register to pin delay is 4.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LCFF_X1_Y7_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N25; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.797 ns) + CELL(3.106 ns) 4.903 ns pc\[0\] 2 PIN PIN_12 0 " "Info: 2: + IC(1.797 ns) + CELL(3.106 ns) = 4.903 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'pc\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { count[0] pc[0] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 63.35 % ) " "Info: Total cell delay = 3.106 ns ( 63.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.797 ns ( 36.65 % ) " "Info: Total interconnect delay = 1.797 ns ( 36.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { count[0] pc[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { count[0] {} pc[0] {} } { 0.000ns 1.797ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { count[0] pc[0] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { count[0] {} pc[0] {} } { 0.000ns 1.797ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count\[3\] busin\[3\] clk -0.237 ns register " "Info: th for register \"count\[3\]\" (data pin = \"busin\[3\]\", clock pin = \"clk\") is -0.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 2.844 ns count\[3\] 3 REG LCFF_X1_Y7_N5 5 " "Info: 3: + IC(0.899 ns) + CELL(0.666 ns) = 2.844 ns; Loc. = LCFF_X1_Y7_N5; Fanout = 5; REG Node = 'count\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk~clkctrl count[3] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.50 % ) " "Info: Total cell delay = 1.806 ns ( 63.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 36.50 % ) " "Info: Total interconnect delay = 1.038 ns ( 36.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[3] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.387 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns busin\[3\] 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'busin\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { busin[3] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.651 ns) 2.719 ns count\[3\]~30 2 COMB LCCOMB_X1_Y7_N26 1 " "Info: 2: + IC(0.938 ns) + CELL(0.651 ns) = 2.719 ns; Loc. = LCCOMB_X1_Y7_N26; Fanout = 1; COMB Node = 'count\[3\]~30'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { busin[3] count[3]~30 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 3.279 ns count\[3\]~31 3 COMB LCCOMB_X1_Y7_N4 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 3.279 ns; Loc. = LCCOMB_X1_Y7_N4; Fanout = 1; COMB Node = 'count\[3\]~31'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { count[3]~30 count[3]~31 } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.387 ns count\[3\] 4 REG LCFF_X1_Y7_N5 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.387 ns; Loc. = LCFF_X1_Y7_N5; Fanout = 5; REG Node = 'count\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count[3]~31 count[3] } "NODE_NAME" } } { "PC.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/PC/PC.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.095 ns ( 61.85 % ) " "Info: Total cell delay = 2.095 ns ( 61.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 38.15 % ) " "Info: Total interconnect delay = 1.292 ns ( 38.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { busin[3] count[3]~30 count[3]~31 count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { busin[3] {} busin[3]~combout {} count[3]~30 {} count[3]~31 {} count[3] {} } { 0.000ns 0.000ns 0.938ns 0.354ns 0.000ns } { 0.000ns 1.130ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count[3] {} } { 0.000ns 0.000ns 0.139ns 0.899ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { busin[3] count[3]~30 count[3]~31 count[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { busin[3] {} busin[3]~combout {} count[3]~30 {} count[3]~31 {} count[3] {} } { 0.000ns 0.000ns 0.938ns 0.354ns 0.000ns } { 0.000ns 1.130ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 01:31:14 2018 " "Info: Processing ended: Sat Jan 06 01:31:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
