Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 28 14:51:53 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.154        0.000                      0                   89        0.242        0.000                      0                   89        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
GCLK                    {0.000 5.000}        10.000          100.000         
  clk_125MHz_LCLK_MMCM  {0.000 4.000}        8.000           125.000         
  clkfbout_LCLK_MMCM    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_125MHz_LCLK_MMCM        3.154        0.000                      0                   89        0.242        0.000                      0                   89        3.500        0.000                       0                    43  
  clkfbout_LCLK_MMCM                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.043%)  route 3.367ns (77.957%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.830     3.585    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[0]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y39        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.043%)  route 3.367ns (77.957%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.830     3.585    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[1]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y39        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.043%)  route 3.367ns (77.957%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.830     3.585    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[2]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y39        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.154ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.952ns (22.043%)  route 3.367ns (77.957%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.830     3.585    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[3]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y39        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  3.154    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.952ns (22.060%)  route 3.364ns (77.940%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.827     3.582    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[4]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y40        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.952ns (22.060%)  route 3.364ns (77.940%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.827     3.582    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[5]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y40        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.952ns (22.060%)  route 3.364ns (77.940%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.827     3.582    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[6]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y40        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 0.952ns (22.060%)  route 3.364ns (77.940%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 6.624 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.827     3.582    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.697     6.624    KR_0/clk_125MHz
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[7]/C
                         clock pessimism              0.617     7.240    
                         clock uncertainty           -0.072     7.168    
    SLICE_X111Y40        FDRE (Setup_fdre_C_R)       -0.429     6.739    KR_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.952ns (22.822%)  route 3.219ns (77.178%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.683     3.438    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  KR_0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.698     6.625    KR_0/clk_125MHz
    SLICE_X111Y42        FDRE                                         r  KR_0/cnt_reg[12]/C
                         clock pessimism              0.617     7.241    
                         clock uncertainty           -0.072     7.169    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429     6.740    KR_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.952ns (22.822%)  route 3.219ns (77.178%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 6.625 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.878    -0.734    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.456    -0.278 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.649     0.372    KR_0/cnt_reg[11]
    SLICE_X110Y41        LUT3 (Prop_lut3_I0_O)        0.124     0.496 r  KR_0/y[7]_i_9/O
                         net (fo=1, routed)           0.890     1.386    KR_0/y[7]_i_9_n_0
    SLICE_X110Y41        LUT6 (Prop_lut6_I1_O)        0.124     1.510 r  KR_0/y[7]_i_8/O
                         net (fo=2, routed)           0.572     2.082    KR_0/y[7]_i_8_n_0
    SLICE_X110Y44        LUT6 (Prop_lut6_I3_O)        0.124     2.206 r  KR_0/y[7]_i_6/O
                         net (fo=2, routed)           0.425     2.631    KR_0/y[7]_i_6_n_0
    SLICE_X110Y45        LUT6 (Prop_lut6_I3_O)        0.124     2.755 r  KR_0/cnt[0]_i_1/O
                         net (fo=32, routed)          0.683     3.438    KR_0/cnt[0]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  KR_0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          1.698     6.625    KR_0/clk_125MHz
    SLICE_X111Y42        FDRE                                         r  KR_0/cnt_reg[13]/C
                         clock pessimism              0.617     7.241    
                         clock uncertainty           -0.072     7.169    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429     6.740    KR_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -3.438    
  -------------------------------------------------------------------
                         slack                                  3.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 KR_0/fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.212ns (58.636%)  route 0.150ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.640    -0.539    KR_0/clk_125MHz
    SLICE_X112Y45        FDRE                                         r  KR_0/fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  KR_0/fsm_reg/Q
                         net (fo=10, routed)          0.150    -0.225    KR_0/fsm_reg_n_0
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.048    -0.177 r  KR_0/y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    KR_0/p_2_in[4]
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.911    -0.774    KR_0/clk_125MHz
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[4]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.107    -0.419    KR_0/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 KR_0/fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.213ns (58.589%)  route 0.151ns (41.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.640    -0.539    KR_0/clk_125MHz
    SLICE_X112Y45        FDRE                                         r  KR_0/fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.375 f  KR_0/fsm_reg/Q
                         net (fo=10, routed)          0.151    -0.224    KR_0/fsm_reg_n_0
    SLICE_X113Y45        LUT2 (Prop_lut2_I1_O)        0.049    -0.175 r  KR_0/y[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.175    KR_0/p_2_in[7]
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.911    -0.774    KR_0/clk_125MHz
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[7]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.107    -0.419    KR_0/y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 KR_0/fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.128%)  route 0.151ns (41.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.640    -0.539    KR_0/clk_125MHz
    SLICE_X112Y45        FDRE                                         r  KR_0/fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  KR_0/fsm_reg/Q
                         net (fo=10, routed)          0.151    -0.224    KR_0/fsm_reg_n_0
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.045    -0.179 r  KR_0/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    KR_0/p_2_in[5]
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.911    -0.774    KR_0/clk_125MHz
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[5]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.092    -0.434    KR_0/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 KR_0/fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.290%)  route 0.150ns (41.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.640    -0.539    KR_0/clk_125MHz
    SLICE_X112Y45        FDRE                                         r  KR_0/fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  KR_0/fsm_reg/Q
                         net (fo=10, routed)          0.150    -0.225    KR_0/fsm_reg_n_0
    SLICE_X113Y45        LUT3 (Prop_lut3_I1_O)        0.045    -0.180 r  KR_0/y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    KR_0/p_2_in[2]
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.911    -0.774    KR_0/clk_125MHz
    SLICE_X113Y45        FDRE                                         r  KR_0/y_reg[2]/C
                         clock pessimism              0.248    -0.526    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.091    -0.435    KR_0/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 KR_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.639    -0.540    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y41        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  KR_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.281    KR_0/cnt_reg[11]
    SLICE_X111Y41        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.173 r  KR_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.173    KR_0/cnt_reg[8]_i_1_n_4
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.910    -0.775    KR_0/clk_125MHz
    SLICE_X111Y41        FDRE                                         r  KR_0/cnt_reg[11]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X111Y41        FDRE (Hold_fdre_C_D)         0.105    -0.435    KR_0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 KR_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.639    -0.540    KR_0/clk_125MHz
    SLICE_X111Y42        FDRE                                         r  KR_0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  KR_0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.279    KR_0/cnt_reg[15]
    SLICE_X111Y42        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  KR_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    KR_0/cnt_reg[12]_i_1_n_4
    SLICE_X111Y42        FDRE                                         r  KR_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.910    -0.775    KR_0/clk_125MHz
    SLICE_X111Y42        FDRE                                         r  KR_0/cnt_reg[15]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X111Y42        FDRE (Hold_fdre_C_D)         0.105    -0.435    KR_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 KR_0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.640    -0.539    KR_0/clk_125MHz
    SLICE_X111Y43        FDRE                                         r  KR_0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y43        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  KR_0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.278    KR_0/cnt_reg[19]
    SLICE_X111Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.170 r  KR_0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.170    KR_0/cnt_reg[16]_i_1_n_4
    SLICE_X111Y43        FDRE                                         r  KR_0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.911    -0.774    KR_0/clk_125MHz
    SLICE_X111Y43        FDRE                                         r  KR_0/cnt_reg[19]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X111Y43        FDRE (Hold_fdre_C_D)         0.105    -0.434    KR_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 KR_0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.638    -0.541    KR_0/clk_125MHz
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y39        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  KR_0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.280    KR_0/cnt_reg[3]
    SLICE_X111Y39        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.172 r  KR_0/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.172    KR_0/cnt_reg[0]_i_2_n_4
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.909    -0.776    KR_0/clk_125MHz
    SLICE_X111Y39        FDRE                                         r  KR_0/cnt_reg[3]/C
                         clock pessimism              0.235    -0.541    
    SLICE_X111Y39        FDRE (Hold_fdre_C_D)         0.105    -0.436    KR_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 KR_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.639    -0.540    KR_0/clk_125MHz
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y40        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  KR_0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.279    KR_0/cnt_reg[7]
    SLICE_X111Y40        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.171 r  KR_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.171    KR_0/cnt_reg[4]_i_1_n_4
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.910    -0.775    KR_0/clk_125MHz
    SLICE_X111Y40        FDRE                                         r  KR_0/cnt_reg[7]/C
                         clock pessimism              0.235    -0.540    
    SLICE_X111Y40        FDRE (Hold_fdre_C_D)         0.105    -0.435    KR_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 KR_0/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KR_0/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.640    -0.539    KR_0/clk_125MHz
    SLICE_X111Y46        FDRE                                         r  KR_0/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  KR_0/cnt_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.277    KR_0/cnt_reg[31]
    SLICE_X111Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.169 r  KR_0/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    KR_0/cnt_reg[28]_i_1_n_4
    SLICE_X111Y46        FDRE                                         r  KR_0/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=41, routed)          0.911    -0.774    KR_0/clk_125MHz
    SLICE_X111Y46        FDRE                                         r  KR_0/cnt_reg[31]/C
                         clock pessimism              0.235    -0.539    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.105    -0.434    KR_0/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHz_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y39    KR_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y41    KR_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y41    KR_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y42    KR_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y42    KR_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y42    KR_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y42    KR_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X111Y43    KR_0/cnt_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y39    KR_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y39    KR_0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y39    KR_0/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y39    KR_0/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y40    KR_0/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y40    KR_0/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y40    KR_0/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y40    KR_0/cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y41    KR_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y41    KR_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y41    KR_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y41    KR_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y42    KR_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y42    KR_0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y42    KR_0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y42    KR_0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y43    KR_0/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y43    KR_0/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y43    KR_0/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y43    KR_0/cnt_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



