#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b3c030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b3c1c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b2e2d0 .functor NOT 1, L_0x1b8eb60, C4<0>, C4<0>, C4<0>;
L_0x1b8e940 .functor XOR 2, L_0x1b8e7e0, L_0x1b8e8a0, C4<00>, C4<00>;
L_0x1b8ea50 .functor XOR 2, L_0x1b8e940, L_0x1b8e9b0, C4<00>, C4<00>;
v0x1b892f0_0 .net *"_ivl_10", 1 0, L_0x1b8e9b0;  1 drivers
v0x1b893f0_0 .net *"_ivl_12", 1 0, L_0x1b8ea50;  1 drivers
v0x1b894d0_0 .net *"_ivl_2", 1 0, L_0x1b8c6b0;  1 drivers
v0x1b89590_0 .net *"_ivl_4", 1 0, L_0x1b8e7e0;  1 drivers
v0x1b89670_0 .net *"_ivl_6", 1 0, L_0x1b8e8a0;  1 drivers
v0x1b897a0_0 .net *"_ivl_8", 1 0, L_0x1b8e940;  1 drivers
v0x1b89880_0 .net "a", 0 0, v0x1b858c0_0;  1 drivers
v0x1b89920_0 .net "b", 0 0, v0x1b85960_0;  1 drivers
v0x1b899c0_0 .net "c", 0 0, v0x1b85a00_0;  1 drivers
v0x1b89a60_0 .var "clk", 0 0;
v0x1b89b00_0 .net "d", 0 0, v0x1b85b40_0;  1 drivers
v0x1b89ba0_0 .net "out_pos_dut", 0 0, L_0x1b8e510;  1 drivers
v0x1b89c40_0 .net "out_pos_ref", 0 0, L_0x1b8b170;  1 drivers
v0x1b89ce0_0 .net "out_sop_dut", 0 0, L_0x1b8c0d0;  1 drivers
v0x1b89d80_0 .net "out_sop_ref", 0 0, L_0x1b60070;  1 drivers
v0x1b89e20_0 .var/2u "stats1", 223 0;
v0x1b89ec0_0 .var/2u "strobe", 0 0;
v0x1b89f60_0 .net "tb_match", 0 0, L_0x1b8eb60;  1 drivers
v0x1b8a030_0 .net "tb_mismatch", 0 0, L_0x1b2e2d0;  1 drivers
v0x1b8a0d0_0 .net "wavedrom_enable", 0 0, v0x1b85e10_0;  1 drivers
v0x1b8a1a0_0 .net "wavedrom_title", 511 0, v0x1b85eb0_0;  1 drivers
L_0x1b8c6b0 .concat [ 1 1 0 0], L_0x1b8b170, L_0x1b60070;
L_0x1b8e7e0 .concat [ 1 1 0 0], L_0x1b8b170, L_0x1b60070;
L_0x1b8e8a0 .concat [ 1 1 0 0], L_0x1b8e510, L_0x1b8c0d0;
L_0x1b8e9b0 .concat [ 1 1 0 0], L_0x1b8b170, L_0x1b60070;
L_0x1b8eb60 .cmp/eeq 2, L_0x1b8c6b0, L_0x1b8ea50;
S_0x1b3c350 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b3c1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b2e6b0 .functor AND 1, v0x1b85a00_0, v0x1b85b40_0, C4<1>, C4<1>;
L_0x1b2ea90 .functor NOT 1, v0x1b858c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b2ee70 .functor NOT 1, v0x1b85960_0, C4<0>, C4<0>, C4<0>;
L_0x1b2f0f0 .functor AND 1, L_0x1b2ea90, L_0x1b2ee70, C4<1>, C4<1>;
L_0x1b46bc0 .functor AND 1, L_0x1b2f0f0, v0x1b85a00_0, C4<1>, C4<1>;
L_0x1b60070 .functor OR 1, L_0x1b2e6b0, L_0x1b46bc0, C4<0>, C4<0>;
L_0x1b8a5f0 .functor NOT 1, v0x1b85960_0, C4<0>, C4<0>, C4<0>;
L_0x1b8a660 .functor OR 1, L_0x1b8a5f0, v0x1b85b40_0, C4<0>, C4<0>;
L_0x1b8a770 .functor AND 1, v0x1b85a00_0, L_0x1b8a660, C4<1>, C4<1>;
L_0x1b8a830 .functor NOT 1, v0x1b858c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8a900 .functor OR 1, L_0x1b8a830, v0x1b85960_0, C4<0>, C4<0>;
L_0x1b8a970 .functor AND 1, L_0x1b8a770, L_0x1b8a900, C4<1>, C4<1>;
L_0x1b8aaf0 .functor NOT 1, v0x1b85960_0, C4<0>, C4<0>, C4<0>;
L_0x1b8ab60 .functor OR 1, L_0x1b8aaf0, v0x1b85b40_0, C4<0>, C4<0>;
L_0x1b8aa80 .functor AND 1, v0x1b85a00_0, L_0x1b8ab60, C4<1>, C4<1>;
L_0x1b8acf0 .functor NOT 1, v0x1b858c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8adf0 .functor OR 1, L_0x1b8acf0, v0x1b85b40_0, C4<0>, C4<0>;
L_0x1b8aeb0 .functor AND 1, L_0x1b8aa80, L_0x1b8adf0, C4<1>, C4<1>;
L_0x1b8b060 .functor XNOR 1, L_0x1b8a970, L_0x1b8aeb0, C4<0>, C4<0>;
v0x1b2dc00_0 .net *"_ivl_0", 0 0, L_0x1b2e6b0;  1 drivers
v0x1b2e000_0 .net *"_ivl_12", 0 0, L_0x1b8a5f0;  1 drivers
v0x1b2e3e0_0 .net *"_ivl_14", 0 0, L_0x1b8a660;  1 drivers
v0x1b2e7c0_0 .net *"_ivl_16", 0 0, L_0x1b8a770;  1 drivers
v0x1b2eba0_0 .net *"_ivl_18", 0 0, L_0x1b8a830;  1 drivers
v0x1b2ef80_0 .net *"_ivl_2", 0 0, L_0x1b2ea90;  1 drivers
v0x1b2f200_0 .net *"_ivl_20", 0 0, L_0x1b8a900;  1 drivers
v0x1b83e30_0 .net *"_ivl_24", 0 0, L_0x1b8aaf0;  1 drivers
v0x1b83f10_0 .net *"_ivl_26", 0 0, L_0x1b8ab60;  1 drivers
v0x1b83ff0_0 .net *"_ivl_28", 0 0, L_0x1b8aa80;  1 drivers
v0x1b840d0_0 .net *"_ivl_30", 0 0, L_0x1b8acf0;  1 drivers
v0x1b841b0_0 .net *"_ivl_32", 0 0, L_0x1b8adf0;  1 drivers
v0x1b84290_0 .net *"_ivl_36", 0 0, L_0x1b8b060;  1 drivers
L_0x7ff7f32ea018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b84350_0 .net *"_ivl_38", 0 0, L_0x7ff7f32ea018;  1 drivers
v0x1b84430_0 .net *"_ivl_4", 0 0, L_0x1b2ee70;  1 drivers
v0x1b84510_0 .net *"_ivl_6", 0 0, L_0x1b2f0f0;  1 drivers
v0x1b845f0_0 .net *"_ivl_8", 0 0, L_0x1b46bc0;  1 drivers
v0x1b846d0_0 .net "a", 0 0, v0x1b858c0_0;  alias, 1 drivers
v0x1b84790_0 .net "b", 0 0, v0x1b85960_0;  alias, 1 drivers
v0x1b84850_0 .net "c", 0 0, v0x1b85a00_0;  alias, 1 drivers
v0x1b84910_0 .net "d", 0 0, v0x1b85b40_0;  alias, 1 drivers
v0x1b849d0_0 .net "out_pos", 0 0, L_0x1b8b170;  alias, 1 drivers
v0x1b84a90_0 .net "out_sop", 0 0, L_0x1b60070;  alias, 1 drivers
v0x1b84b50_0 .net "pos0", 0 0, L_0x1b8a970;  1 drivers
v0x1b84c10_0 .net "pos1", 0 0, L_0x1b8aeb0;  1 drivers
L_0x1b8b170 .functor MUXZ 1, L_0x7ff7f32ea018, L_0x1b8a970, L_0x1b8b060, C4<>;
S_0x1b84d90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b3c1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b858c0_0 .var "a", 0 0;
v0x1b85960_0 .var "b", 0 0;
v0x1b85a00_0 .var "c", 0 0;
v0x1b85aa0_0 .net "clk", 0 0, v0x1b89a60_0;  1 drivers
v0x1b85b40_0 .var "d", 0 0;
v0x1b85c30_0 .var/2u "fail", 0 0;
v0x1b85cd0_0 .var/2u "fail1", 0 0;
v0x1b85d70_0 .net "tb_match", 0 0, L_0x1b8eb60;  alias, 1 drivers
v0x1b85e10_0 .var "wavedrom_enable", 0 0;
v0x1b85eb0_0 .var "wavedrom_title", 511 0;
E_0x1b3a9a0/0 .event negedge, v0x1b85aa0_0;
E_0x1b3a9a0/1 .event posedge, v0x1b85aa0_0;
E_0x1b3a9a0 .event/or E_0x1b3a9a0/0, E_0x1b3a9a0/1;
S_0x1b850c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b84d90;
 .timescale -12 -12;
v0x1b85300_0 .var/2s "i", 31 0;
E_0x1b3a840 .event posedge, v0x1b85aa0_0;
S_0x1b85400 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b84d90;
 .timescale -12 -12;
v0x1b85600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b856e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b84d90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b86090 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b3c1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b8b320 .functor NOT 1, v0x1b858c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b3b0 .functor NOT 1, v0x1b85960_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b550 .functor AND 1, L_0x1b8b320, L_0x1b8b3b0, C4<1>, C4<1>;
L_0x1b8b660 .functor AND 1, L_0x1b8b550, v0x1b85a00_0, C4<1>, C4<1>;
L_0x1b8b860 .functor NOT 1, v0x1b85b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b9e0 .functor AND 1, L_0x1b8b660, L_0x1b8b860, C4<1>, C4<1>;
L_0x1b8bb30 .functor AND 1, v0x1b858c0_0, v0x1b85960_0, C4<1>, C4<1>;
L_0x1b8bcb0 .functor AND 1, L_0x1b8bb30, v0x1b85a00_0, C4<1>, C4<1>;
L_0x1b8bdc0 .functor NOT 1, v0x1b85b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8be30 .functor AND 1, L_0x1b8bcb0, L_0x1b8bdc0, C4<1>, C4<1>;
L_0x1b8bfa0 .functor OR 1, L_0x1b8b9e0, L_0x1b8be30, C4<0>, C4<0>;
L_0x1b8c060 .functor AND 1, v0x1b858c0_0, v0x1b85960_0, C4<1>, C4<1>;
L_0x1b8c140 .functor AND 1, L_0x1b8c060, v0x1b85a00_0, C4<1>, C4<1>;
L_0x1b8c200 .functor AND 1, L_0x1b8c140, v0x1b85b40_0, C4<1>, C4<1>;
L_0x1b8c0d0 .functor OR 1, L_0x1b8bfa0, L_0x1b8c200, C4<0>, C4<0>;
L_0x1b8c430 .functor NOT 1, v0x1b858c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8c530 .functor NOT 1, v0x1b85960_0, C4<0>, C4<0>, C4<0>;
L_0x1b8c5a0 .functor OR 1, L_0x1b8c430, L_0x1b8c530, C4<0>, C4<0>;
L_0x1b8c750 .functor NOT 1, v0x1b85a00_0, C4<0>, C4<0>, C4<0>;
L_0x1b8c7c0 .functor OR 1, L_0x1b8c5a0, L_0x1b8c750, C4<0>, C4<0>;
L_0x1b8c980 .functor OR 1, L_0x1b8c7c0, v0x1b85b40_0, C4<0>, C4<0>;
L_0x1b8ca40 .functor NOT 1, v0x1b858c0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8cb70 .functor NOT 1, v0x1b85960_0, C4<0>, C4<0>, C4<0>;
L_0x1b8cbe0 .functor OR 1, L_0x1b8ca40, L_0x1b8cb70, C4<0>, C4<0>;
L_0x1b8cdc0 .functor OR 1, L_0x1b8cbe0, v0x1b85a00_0, C4<0>, C4<0>;
L_0x1b8ce80 .functor NOT 1, v0x1b85b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8cfd0 .functor OR 1, L_0x1b8cdc0, L_0x1b8ce80, C4<0>, C4<0>;
L_0x1b8d0e0 .functor AND 1, L_0x1b8c980, L_0x1b8cfd0, C4<1>, C4<1>;
L_0x1b8d2e0 .functor NOT 1, v0x1b85960_0, C4<0>, C4<0>, C4<0>;
L_0x1b8d350 .functor OR 1, v0x1b858c0_0, L_0x1b8d2e0, C4<0>, C4<0>;
L_0x1b8d510 .functor NOT 1, v0x1b85a00_0, C4<0>, C4<0>, C4<0>;
L_0x1b8d580 .functor OR 1, L_0x1b8d350, L_0x1b8d510, C4<0>, C4<0>;
L_0x1b8d7a0 .functor OR 1, L_0x1b8d580, v0x1b85b40_0, C4<0>, C4<0>;
L_0x1b8d860 .functor AND 1, L_0x1b8d0e0, L_0x1b8d7a0, C4<1>, C4<1>;
L_0x1b8da90 .functor OR 1, v0x1b858c0_0, v0x1b85960_0, C4<0>, C4<0>;
L_0x1b8db00 .functor NOT 1, v0x1b85a00_0, C4<0>, C4<0>, C4<0>;
L_0x1b8dca0 .functor OR 1, L_0x1b8da90, L_0x1b8db00, C4<0>, C4<0>;
L_0x1b8ddb0 .functor OR 1, L_0x1b8dca0, v0x1b85b40_0, C4<0>, C4<0>;
L_0x1b8db70 .functor AND 1, L_0x1b8d860, L_0x1b8ddb0, C4<1>, C4<1>;
L_0x1b8dfb0 .functor OR 1, v0x1b858c0_0, v0x1b85960_0, C4<0>, C4<0>;
L_0x1b8e170 .functor OR 1, L_0x1b8dfb0, v0x1b85a00_0, C4<0>, C4<0>;
L_0x1b8e230 .functor NOT 1, v0x1b85b40_0, C4<0>, C4<0>, C4<0>;
L_0x1b8e400 .functor OR 1, L_0x1b8e170, L_0x1b8e230, C4<0>, C4<0>;
L_0x1b8e510 .functor AND 1, L_0x1b8db70, L_0x1b8e400, C4<1>, C4<1>;
v0x1b86250_0 .net *"_ivl_0", 0 0, L_0x1b8b320;  1 drivers
v0x1b86330_0 .net *"_ivl_10", 0 0, L_0x1b8b9e0;  1 drivers
v0x1b86410_0 .net *"_ivl_12", 0 0, L_0x1b8bb30;  1 drivers
v0x1b86500_0 .net *"_ivl_14", 0 0, L_0x1b8bcb0;  1 drivers
v0x1b865e0_0 .net *"_ivl_16", 0 0, L_0x1b8bdc0;  1 drivers
v0x1b86710_0 .net *"_ivl_18", 0 0, L_0x1b8be30;  1 drivers
v0x1b867f0_0 .net *"_ivl_2", 0 0, L_0x1b8b3b0;  1 drivers
v0x1b868d0_0 .net *"_ivl_20", 0 0, L_0x1b8bfa0;  1 drivers
v0x1b869b0_0 .net *"_ivl_22", 0 0, L_0x1b8c060;  1 drivers
v0x1b86b20_0 .net *"_ivl_24", 0 0, L_0x1b8c140;  1 drivers
v0x1b86c00_0 .net *"_ivl_26", 0 0, L_0x1b8c200;  1 drivers
v0x1b86ce0_0 .net *"_ivl_30", 0 0, L_0x1b8c430;  1 drivers
v0x1b86dc0_0 .net *"_ivl_32", 0 0, L_0x1b8c530;  1 drivers
v0x1b86ea0_0 .net *"_ivl_34", 0 0, L_0x1b8c5a0;  1 drivers
v0x1b86f80_0 .net *"_ivl_36", 0 0, L_0x1b8c750;  1 drivers
v0x1b87060_0 .net *"_ivl_38", 0 0, L_0x1b8c7c0;  1 drivers
v0x1b87140_0 .net *"_ivl_4", 0 0, L_0x1b8b550;  1 drivers
v0x1b87330_0 .net *"_ivl_40", 0 0, L_0x1b8c980;  1 drivers
v0x1b87410_0 .net *"_ivl_42", 0 0, L_0x1b8ca40;  1 drivers
v0x1b874f0_0 .net *"_ivl_44", 0 0, L_0x1b8cb70;  1 drivers
v0x1b875d0_0 .net *"_ivl_46", 0 0, L_0x1b8cbe0;  1 drivers
v0x1b876b0_0 .net *"_ivl_48", 0 0, L_0x1b8cdc0;  1 drivers
v0x1b87790_0 .net *"_ivl_50", 0 0, L_0x1b8ce80;  1 drivers
v0x1b87870_0 .net *"_ivl_52", 0 0, L_0x1b8cfd0;  1 drivers
v0x1b87950_0 .net *"_ivl_54", 0 0, L_0x1b8d0e0;  1 drivers
v0x1b87a30_0 .net *"_ivl_56", 0 0, L_0x1b8d2e0;  1 drivers
v0x1b87b10_0 .net *"_ivl_58", 0 0, L_0x1b8d350;  1 drivers
v0x1b87bf0_0 .net *"_ivl_6", 0 0, L_0x1b8b660;  1 drivers
v0x1b87cd0_0 .net *"_ivl_60", 0 0, L_0x1b8d510;  1 drivers
v0x1b87db0_0 .net *"_ivl_62", 0 0, L_0x1b8d580;  1 drivers
v0x1b87e90_0 .net *"_ivl_64", 0 0, L_0x1b8d7a0;  1 drivers
v0x1b87f70_0 .net *"_ivl_66", 0 0, L_0x1b8d860;  1 drivers
v0x1b88050_0 .net *"_ivl_68", 0 0, L_0x1b8da90;  1 drivers
v0x1b88340_0 .net *"_ivl_70", 0 0, L_0x1b8db00;  1 drivers
v0x1b88420_0 .net *"_ivl_72", 0 0, L_0x1b8dca0;  1 drivers
v0x1b88500_0 .net *"_ivl_74", 0 0, L_0x1b8ddb0;  1 drivers
v0x1b885e0_0 .net *"_ivl_76", 0 0, L_0x1b8db70;  1 drivers
v0x1b886c0_0 .net *"_ivl_78", 0 0, L_0x1b8dfb0;  1 drivers
v0x1b887a0_0 .net *"_ivl_8", 0 0, L_0x1b8b860;  1 drivers
v0x1b88880_0 .net *"_ivl_80", 0 0, L_0x1b8e170;  1 drivers
v0x1b88960_0 .net *"_ivl_82", 0 0, L_0x1b8e230;  1 drivers
v0x1b88a40_0 .net *"_ivl_84", 0 0, L_0x1b8e400;  1 drivers
v0x1b88b20_0 .net "a", 0 0, v0x1b858c0_0;  alias, 1 drivers
v0x1b88bc0_0 .net "b", 0 0, v0x1b85960_0;  alias, 1 drivers
v0x1b88cb0_0 .net "c", 0 0, v0x1b85a00_0;  alias, 1 drivers
v0x1b88da0_0 .net "d", 0 0, v0x1b85b40_0;  alias, 1 drivers
v0x1b88e90_0 .net "out_pos", 0 0, L_0x1b8e510;  alias, 1 drivers
v0x1b88f50_0 .net "out_sop", 0 0, L_0x1b8c0d0;  alias, 1 drivers
S_0x1b890d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b3c1c0;
 .timescale -12 -12;
E_0x1b239f0 .event anyedge, v0x1b89ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b89ec0_0;
    %nor/r;
    %assign/vec4 v0x1b89ec0_0, 0;
    %wait E_0x1b239f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b84d90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b85c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b85cd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b84d90;
T_4 ;
    %wait E_0x1b3a9a0;
    %load/vec4 v0x1b85d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b85c30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b84d90;
T_5 ;
    %wait E_0x1b3a840;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %wait E_0x1b3a840;
    %load/vec4 v0x1b85c30_0;
    %store/vec4 v0x1b85cd0_0, 0, 1;
    %fork t_1, S_0x1b850c0;
    %jmp t_0;
    .scope S_0x1b850c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b85300_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b85300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b3a840;
    %load/vec4 v0x1b85300_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b85300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b85300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b84d90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b3a9a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b85b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b85960_0, 0;
    %assign/vec4 v0x1b858c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b85c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b85cd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b3c1c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b89a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b89ec0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b3c1c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b89a60_0;
    %inv;
    %store/vec4 v0x1b89a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b3c1c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b85aa0_0, v0x1b8a030_0, v0x1b89880_0, v0x1b89920_0, v0x1b899c0_0, v0x1b89b00_0, v0x1b89d80_0, v0x1b89ce0_0, v0x1b89c40_0, v0x1b89ba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b3c1c0;
T_9 ;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b3c1c0;
T_10 ;
    %wait E_0x1b3a9a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b89e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89e20_0, 4, 32;
    %load/vec4 v0x1b89f60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89e20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b89e20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89e20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1b89d80_0;
    %load/vec4 v0x1b89d80_0;
    %load/vec4 v0x1b89ce0_0;
    %xor;
    %load/vec4 v0x1b89d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89e20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89e20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1b89c40_0;
    %load/vec4 v0x1b89c40_0;
    %load/vec4 v0x1b89ba0_0;
    %xor;
    %load/vec4 v0x1b89c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89e20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1b89e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b89e20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
