<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="vga_pll_25_175_sim/vga_pll_25_175.vo" type="VERILOG" />
 <topLevel name="vga_pll_25_175" />
 <deviceFamily name="cyclonev" />
</simPackage>
