`timescale 1ns / 1ps


module FIR_FILTER_TB();

parameter N= 16;

reg clk, reset;
reg [N-1: 0] data_in;
wire [N-1: 0] data_out;

FIR_FILTER uut(clk, reset, data_in, data_out);

// input  sine wave data
initial 
$readmemb("signal.data", RAMM);

//create the RAM 
reg [N-1: 0] RAMM [31:0];

//creat a clock
initial
 
clk =0;
always
#10  clk =~ clk;


//Read RAMM data and give to design
always@(posedge clk)
data_in <= RAMM[Address];


//Address counter
reg [4:0] Address;
initial 
Address = 1;
always @(posedge clk)
begin
  if(Address == 31)
  Address = 0;
else
   Address = Address + 1;
end

endmodule
