INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:471 - The chosen IP does not support a VHDL behavioral model,
   generating a VHDL structural model instead.
WARNING:sim:89 - A core named <corediv> already exists in the output directory.
   Output products for this core may be overwritten.

XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Generating Implementation files.
Generating NGC file.
Generating VHDL structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'corediv'...
Generating metadata file...
Generating ISE project...
XCO file found: corediv.xco
XMDF file found: corediv_xmdf.tcl
Adding V:/documents/UFRGS/materias/atual/sistemas
digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/coredi
v.asy -view all -origin_type imported
Adding V:/documents/UFRGS/materias/atual/sistemas
digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/coredi
v.ngc -view all -origin_type created
Checking file "V:/documents/UFRGS/materias/atual/sistemas
digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/coredi
v.ngc" for project device match ...
File "V:/documents/UFRGS/materias/atual/sistemas
digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/coredi
v.ngc" device information matches project device.
Adding V:/documents/UFRGS/materias/atual/sistemas
digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/coredi
v.sym -view all -origin_type imported
Adding V:/documents/UFRGS/materias/atual/sistemas
digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/coredi
v.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "V:/documents/UFRGS/materias/atual/sistemas
   digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/cor
   ediv.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding V:/documents/UFRGS/materias/atual/sistemas
digitais/git/inf-sistemas-digitais/trabalho3/trabfinal/ipcore_dir/tmp/_cg/coredi
v.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/corediv"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'corediv'.
