{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 16:18:31 2019 " "Info: Processing started: Thu Jun 27 16:18:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inX\[0\]\$latch " "Warning: Node \"inX\[0\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inX\[3\]\$latch " "Warning: Node \"inX\[3\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "insControle\[0\]\$latch " "Warning: Node \"insControle\[0\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "insControle\[1\]\$latch " "Warning: Node \"insControle\[1\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "insControle\[2\]\$latch " "Warning: Node \"insControle\[2\]\$latch\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[3\] " "Info: Assuming node \"count\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[1\] " "Info: Assuming node \"count\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "count\[2\] " "Info: Assuming node \"count\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux2~0 " "Info: Detected gated clock \"Mux2~0\" as buffer" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inX\[3\]\$latch count\[1\] count\[2\] 2.498 ns register " "Info: tsu for register \"inX\[3\]\$latch\" (data pin = \"count\[1\]\", clock pin = \"count\[2\]\") is 2.498 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.250 ns + Longest pin register " "Info: + Longest pin to register delay is 6.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_F19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 4; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.611 ns) + CELL(0.228 ns) 5.659 ns Mux1~0 2 COMB LCCOMB_X5_Y8_N14 1 " "Info: 2: + IC(4.611 ns) + CELL(0.228 ns) = 5.659 ns; Loc. = LCCOMB_X5_Y8_N14; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { count[1] Mux1~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.346 ns) 6.250 ns inX\[3\]\$latch 3 REG LCCOMB_X5_Y8_N12 1 " "Info: 3: + IC(0.245 ns) + CELL(0.346 ns) = 6.250 ns; Loc. = LCCOMB_X5_Y8_N12; Fanout = 1; REG Node = 'inX\[3\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Mux1~0 inX[3]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 22.30 % ) " "Info: Total cell delay = 1.394 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 77.70 % ) " "Info: Total interconnect delay = 4.856 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { count[1] Mux1~0 inX[3]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { count[1] {} count[1]~combout {} Mux1~0 {} inX[3]$latch {} } { 0.000ns 0.000ns 4.611ns 0.245ns } { 0.000ns 0.820ns 0.228ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.530 ns + " "Info: + Micro setup delay of destination is 0.530 ns" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[2\] destination 4.282 ns - Shortest register " "Info: - Shortest clock path from clock \"count\[2\]\" to destination register is 4.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns count\[2\] 1 CLK PIN_R14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'count\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.228 ns) 2.163 ns Mux2~0 2 COMB LCCOMB_X5_Y8_N28 1 " "Info: 2: + IC(1.128 ns) + CELL(0.228 ns) = 2.163 ns; Loc. = LCCOMB_X5_Y8_N28; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { count[2] Mux2~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.000 ns) 3.305 ns Mux2~0clkctrl 3 COMB CLKCTRL_G2 5 " "Info: 3: + IC(1.142 ns) + CELL(0.000 ns) = 3.305 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'Mux2~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { Mux2~0 Mux2~0clkctrl } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.053 ns) 4.282 ns inX\[3\]\$latch 4 REG LCCOMB_X5_Y8_N12 1 " "Info: 4: + IC(0.924 ns) + CELL(0.053 ns) = 4.282 ns; Loc. = LCCOMB_X5_Y8_N12; Fanout = 1; REG Node = 'inX\[3\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { Mux2~0clkctrl inX[3]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.088 ns ( 25.41 % ) " "Info: Total cell delay = 1.088 ns ( 25.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.194 ns ( 74.59 % ) " "Info: Total interconnect delay = 3.194 ns ( 74.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { count[2] Mux2~0 Mux2~0clkctrl inX[3]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { count[2] {} count[2]~combout {} Mux2~0 {} Mux2~0clkctrl {} inX[3]$latch {} } { 0.000ns 0.000ns 1.128ns 1.142ns 0.924ns } { 0.000ns 0.807ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.250 ns" { count[1] Mux1~0 inX[3]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.250 ns" { count[1] {} count[1]~combout {} Mux1~0 {} inX[3]$latch {} } { 0.000ns 0.000ns 4.611ns 0.245ns } { 0.000ns 0.820ns 0.228ns 0.346ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { count[2] Mux2~0 Mux2~0clkctrl inX[3]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { count[2] {} count[2]~combout {} Mux2~0 {} Mux2~0clkctrl {} inX[3]$latch {} } { 0.000ns 0.000ns 1.128ns 1.142ns 0.924ns } { 0.000ns 0.807ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "count\[1\] inX\[3\] inX\[3\]\$latch 8.341 ns register " "Info: tco from clock \"count\[1\]\" to destination pin \"inX\[3\]\" through register \"inX\[3\]\$latch\" is 8.341 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] source 4.602 ns + Longest register " "Info: + Longest clock path from clock \"count\[1\]\" to source register is 4.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_F19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 4; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.225 ns) 2.483 ns Mux2~0 2 COMB LCCOMB_X5_Y8_N28 1 " "Info: 2: + IC(1.438 ns) + CELL(0.225 ns) = 2.483 ns; Loc. = LCCOMB_X5_Y8_N28; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { count[1] Mux2~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.000 ns) 3.625 ns Mux2~0clkctrl 3 COMB CLKCTRL_G2 5 " "Info: 3: + IC(1.142 ns) + CELL(0.000 ns) = 3.625 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'Mux2~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { Mux2~0 Mux2~0clkctrl } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.053 ns) 4.602 ns inX\[3\]\$latch 4 REG LCCOMB_X5_Y8_N12 1 " "Info: 4: + IC(0.924 ns) + CELL(0.053 ns) = 4.602 ns; Loc. = LCCOMB_X5_Y8_N12; Fanout = 1; REG Node = 'inX\[3\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { Mux2~0clkctrl inX[3]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.098 ns ( 23.86 % ) " "Info: Total cell delay = 1.098 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.504 ns ( 76.14 % ) " "Info: Total interconnect delay = 3.504 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { count[1] Mux2~0 Mux2~0clkctrl inX[3]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.602 ns" { count[1] {} count[1]~combout {} Mux2~0 {} Mux2~0clkctrl {} inX[3]$latch {} } { 0.000ns 0.000ns 1.438ns 1.142ns 0.924ns } { 0.000ns 0.820ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.739 ns + Longest register pin " "Info: + Longest register to pin delay is 3.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inX\[3\]\$latch 1 REG LCCOMB_X5_Y8_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y8_N12; Fanout = 1; REG Node = 'inX\[3\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { inX[3]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(1.932 ns) 3.739 ns inX\[3\] 2 PIN PIN_G15 0 " "Info: 2: + IC(1.807 ns) + CELL(1.932 ns) = 3.739 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'inX\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.739 ns" { inX[3]$latch inX[3] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 51.67 % ) " "Info: Total cell delay = 1.932 ns ( 51.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.807 ns ( 48.33 % ) " "Info: Total interconnect delay = 1.807 ns ( 48.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.739 ns" { inX[3]$latch inX[3] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.739 ns" { inX[3]$latch {} inX[3] {} } { 0.000ns 1.807ns } { 0.000ns 1.932ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.602 ns" { count[1] Mux2~0 Mux2~0clkctrl inX[3]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.602 ns" { count[1] {} count[1]~combout {} Mux2~0 {} Mux2~0clkctrl {} inX[3]$latch {} } { 0.000ns 0.000ns 1.438ns 1.142ns 0.924ns } { 0.000ns 0.820ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.739 ns" { inX[3]$latch inX[3] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "3.739 ns" { inX[3]$latch {} inX[3] {} } { 0.000ns 1.807ns } { 0.000ns 1.932ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "insControle\[2\]\$latch count\[2\] count\[1\] -0.555 ns register " "Info: th for register \"insControle\[2\]\$latch\" (data pin = \"count\[2\]\", clock pin = \"count\[1\]\") is -0.555 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "count\[1\] destination 4.601 ns + Longest register " "Info: + Longest clock path from clock \"count\[1\]\" to destination register is 4.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns count\[1\] 1 CLK PIN_F19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F19; Fanout = 4; CLK Node = 'count\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[1] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.438 ns) + CELL(0.225 ns) 2.483 ns Mux2~0 2 COMB LCCOMB_X5_Y8_N28 1 " "Info: 2: + IC(1.438 ns) + CELL(0.225 ns) = 2.483 ns; Loc. = LCCOMB_X5_Y8_N28; Fanout = 1; COMB Node = 'Mux2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { count[1] Mux2~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.000 ns) 3.625 ns Mux2~0clkctrl 3 COMB CLKCTRL_G2 5 " "Info: 3: + IC(1.142 ns) + CELL(0.000 ns) = 3.625 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'Mux2~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { Mux2~0 Mux2~0clkctrl } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.053 ns) 4.601 ns insControle\[2\]\$latch 4 REG LCCOMB_X5_Y8_N20 1 " "Info: 4: + IC(0.923 ns) + CELL(0.053 ns) = 4.601 ns; Loc. = LCCOMB_X5_Y8_N20; Fanout = 1; REG Node = 'insControle\[2\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { Mux2~0clkctrl insControle[2]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.098 ns ( 23.86 % ) " "Info: Total cell delay = 1.098 ns ( 23.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.503 ns ( 76.14 % ) " "Info: Total interconnect delay = 3.503 ns ( 76.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { count[1] Mux2~0 Mux2~0clkctrl insControle[2]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.601 ns" { count[1] {} count[1]~combout {} Mux2~0 {} Mux2~0clkctrl {} insControle[2]$latch {} } { 0.000ns 0.000ns 1.438ns 1.142ns 0.923ns } { 0.000ns 0.820ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.156 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns count\[2\] 1 CLK PIN_R14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 4; CLK Node = 'count\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[2] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.077 ns) + CELL(0.272 ns) 5.156 ns insControle\[2\]\$latch 2 REG LCCOMB_X5_Y8_N20 1 " "Info: 2: + IC(4.077 ns) + CELL(0.272 ns) = 5.156 ns; Loc. = LCCOMB_X5_Y8_N20; Fanout = 1; REG Node = 'insControle\[2\]\$latch'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.349 ns" { count[2] insControle[2]$latch } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 11 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.079 ns ( 20.93 % ) " "Info: Total cell delay = 1.079 ns ( 20.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.077 ns ( 79.07 % ) " "Info: Total interconnect delay = 4.077 ns ( 79.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { count[2] insControle[2]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { count[2] {} count[2]~combout {} insControle[2]$latch {} } { 0.000ns 0.000ns 4.077ns } { 0.000ns 0.807ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.601 ns" { count[1] Mux2~0 Mux2~0clkctrl insControle[2]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "4.601 ns" { count[1] {} count[1]~combout {} Mux2~0 {} Mux2~0clkctrl {} insControle[2]$latch {} } { 0.000ns 0.000ns 1.438ns 1.142ns 0.923ns } { 0.000ns 0.820ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { count[2] insControle[2]$latch } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { count[2] {} count[2]~combout {} insControle[2]$latch {} } { 0.000ns 0.000ns 4.077ns } { 0.000ns 0.807ns 0.272ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 16:18:31 2019 " "Info: Processing ended: Thu Jun 27 16:18:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
