// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_dEe_H__
#define __predict_ensemble_dEe_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_dEe_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_dEe_ram) {
        ram[0] = "0b00111111010100101001010010101011";
        ram[1] = "0b00111111010011001111000110000000";
        ram[2] = "0b00111110110001011010100111001010";
        ram[3] = "0b00111110111111111000000010111011";
        ram[4] = "0b00111110101001100111111000100000";
        ram[5] = "0b00111111010111101011100110010001";
        ram[6] = "0b00111111011011101100000101011101";
        ram[7] = "0b00111110100110100010111001111111";
        ram[8] = "0b00111111010001110110100001101010";
        ram[9] = "0b01000010110110101010101010101011";
        ram[10] = "0b00111110111100100110010011100101";
        ram[11] = "0b00111111010001000101110100010000";
        ram[12] = "0b00111110110010010101110010100111";
        ram[13] = "0b00111110111001010001101011001010";
        ram[14] = "0b00111111001001000110010001010110";
        ram[15] = "0b00111101101100111001000000000000";
        ram[16] = "0b00111110100111011011011100101000";
        ram[17] = "0b00111111001000100000000011110011";
        ram[18] = "0b00111110110001011001111111010011";
        ram[19] = "0b00111111011011111110111010010001";
        ram[20] = "0b01000010110011010101010101010101";
        ram[21] = "0b01000010101111111001100110011010";
        ram[22] = "0b01000010101110011001100110011010";
        ram[23] = "0b00111110111101011100100101100000";
        ram[24] = "0b00111110111001011000001101000001";
        ram[25] = "0b00111111001100100110001010101010";
        ram[26] = "0b00111111000011011110001101010100";
        ram[27] = "0b00111111000111010001011101000000";
        ram[28] = "0b01000010110100110000000000000000";
        ram[29] = "0b01000010101110100011100011100100";
        ram[30] = "0b00111110110001001010011111010110";
        ram[31] = "0b00111110000000110100101011001011";
        ram[32] = "0b00111110101011000011001111111000";
        ram[33] = "0b00111111000000001010010101011001";
        ram[34] = "0b00111110111011101110000011010010";
        ram[35] = "0b01000010110010001101101101101110";
        ram[36] = "0b01000010110100010011001100110011";
        ram[37] = "0b01000010110100100100000000000000";
        ram[38] = "0b01000010110100000110011001100110";
        ram[39] = "0b01000010110001110011001100110011";
        ram[40] = "0b01000010110001000110011001100110";
        ram[41] = "0b01000010110010000110011001100110";
        ram[42] = "0b01000010110010000000000000000000";
        ram[43] = "0b01000010110010111001100110011010";
        ram[44] = "0b01000010110011110011001100110011";
        ram[45] = "0b00111111001101011101000101110000";
        ram[46] = "0b00111110011010011011100010001000";
        ram[47] = "0b01000010110100110011001100110011";
        ram[48] = "0b00111110111001111101100110011001";
        ram[49] = "0b00111111000000100111111100111101";
        ram[50] = "0b00111111000110010001011011101100";
        ram[51] = "0b00111111001010100010000011101111";
        ram[52] = "0b00111110111010001010111000110010";
        ram[53] = "0b00111110110111000110011101111011";
        ram[54] = "0b00111110111010111010001011100000";
        ram[55] = "0b00111110111011000100101001100010";
        ram[56] = "0b00111110100111010111000111110011";
        ram[57] = "0b00111111011100010010100110111011";
        ram[58] = "0b00111110110000101011001000111010";
        ram[59] = "0b01000010110101100000000000000000";
        ram[60] = "0b00111110101111000000000000010001";
        ram[61] = "0b00111111000101100100101110101001";
        ram[62] = "0b01000010110101001000000000000000";
        ram[63] = "0b01000010110010100000000000000000";
        ram[64] = "0b00111111011100001011001011001000";
        ram[65] = "0b00111111000111101001111010010000";
        ram[66] = "0b01000010101110011001100110011010";
        ram[67] = "0b00111110111110101000101111110100";
        ram[68] = "0b00111111000001011010011111100011";
        ram[69] = "0b01000010101101100000000000000000";
        ram[70] = "0b00111101110100100010111100100111";
        ram[71] = "0b00111110101001010111111110110111";
        ram[72] = "0b00111110001110011010111010010010";
        ram[73] = "0b00111110101001110001001111001111";
        ram[74] = "0b00111110011111010000110100000110";
        ram[75] = "0b00111110110010111101011111110101";
        ram[76] = "0b00111111000101001110001101011000";
        ram[77] = "0b01000010101111010010010010010010";
        ram[78] = "0b00111110111000111101001101011111";
        ram[79] = "0b00111110110101000101110100100000";
        ram[80] = "0b01000010110010000000000000000000";
        ram[81] = "0b00111111000000101110100011000000";
        ram[82] = "0b01000010101101111001100110011010";
        ram[83] = "0b00111111001010011011001110101111";
        ram[84] = "0b01000010101111010000000000000000";
        ram[85] = "0b01000010110101000000000000000000";
        ram[86] = "0b01000010110100110011001100110011";
        ram[87] = "0b01000010110011101100110011001101";
        ram[88] = "0b00111111010011001010011000000001";
        ram[89] = "0b01000010110100000000000000000000";
        ram[90] = "0b00111111001001000010001001111001";
        ram[91] = "0b01000010101110000000000000000000";
        ram[92] = "0b01000010101101100110011001100110";
        ram[93] = "0b01000010101101100000000000000000";
        ram[94] = "0b01000010101101100110011001100110";
        ram[95] = "0b01000010101101110110110110110111";
        ram[96] = "0b01000010101101100101010101010101";
        ram[97] = "0b01000010101110000000000000000000";
        ram[98] = "0b01000010101101111001100110011010";
        ram[99] = "0b00111110011011110111011010100011";
        ram[100] = "0b00111110100101010001001000100011";
        ram[101] = "0b00111101011111110100110110111110";
        ram[102] = "0b00111110100010111110011011000101";
        ram[103] = "0b01000010110000100000000000000000";
        ram[104] = "0b01000010110000101100110011001101";
        ram[105] = "0b00111111000110100010111010010000";
        ram[106] = "0b01000010110001101100110011001101";
        ram[107] = "0b00111110111100101001101010100010";
        ram[108] = "0b00111110111111110000100100001111";
        ram[109] = "0b00111110110110010011111111110010";
        ram[110] = "0b00111110100001100111001101100000";
        ram[111] = "0b00111110101010001011101000011111";
        ram[112] = "0b00111111000010011001000010011111";
        ram[113] = "0b00111110100011100100011100010011";
        ram[114] = "0b00111110111011101000101110100000";
        ram[115] = "0b01000010110001101110001110001110";
        ram[116] = "0b01000010101111011011011011011011";
        ram[117] = "0b01000010101110101100110011001101";
        ram[118] = "0b01000010101110100000000000000000";
        ram[119] = "0b00111111000111110010001100000011";
        ram[120] = "0b00111110111010111110011011100110";
        ram[121] = "0b00111111000000101001001000011101";
        ram[122] = "0b00111110000101100001100010001011";
        ram[123] = "0b01000010101110000000000000000000";
        ram[124] = "0b01000010101101101100110011001101";
        ram[125] = "0b01000010101110100000000000000000";
        ram[126] = "0b01000010101110101100110011001101";
        ram[127] = "0b01000010101111000000000000000000";
        ram[128] = "0b01000010101110000000000000000000";
        ram[129] = "0b00111110011101010011000101010101";
        ram[130] = "0b00111110100100011100011110111101";
        ram[131] = "0b01000010110010010011001100110011";
        ram[132] = "0b01000010110010000000000000000000";
        ram[133] = "0b01000010110000001010101010101011";
        ram[134] = "0b01000010110010000110011001100110";
        ram[135] = "0b00111110111100101100111010101011";
        ram[136] = "0b01000010110000011001100110011010";
        ram[137] = "0b01000010110000000000000000000000";
        ram[138] = "0b00111110111101000001001110111010";
        ram[139] = "0b01000010101111100110011001100110";
        ram[140] = "0b00111110110001011100010100001101";
        ram[141] = "0b01000010110000100000000000000000";
        ram[142] = "0b00111111000100111011111101010001";
        ram[143] = "0b01000010110001110011001100110011";
        ram[144] = "0b01000010110001000000000000000000";
        ram[145] = "0b01000010110001100000000000000000";
        ram[146] = "0b01000010110001100110011001100110";
        ram[147] = "0b01000010110001001010101010101011";
        ram[148] = "0b01000010110001100000000000000000";
        ram[149] = "0b01000010110100111001100110011010";
        ram[150] = "0b01000010110101000000000000000000";
        ram[151] = "0b01000010110100101100110011001101";
        ram[152] = "0b00111111000111011010011101111110";
        ram[153] = "0b01000010110011000000000000000000";
        ram[154] = "0b01000010110011010011001100110011";
        ram[155] = "0b01000010110011110110110110110111";
        ram[156] = "0b00111111011101010110000011111010";
        ram[157] = "0b01000010101111010011001100110011";
        ram[158] = "0b01000010101111111001100110011010";
        ram[159] = "0b00111110111011100101101111101010";
        ram[160] = "0b01000010101110011001100110011010";
        ram[161] = "0b00111111001110010111101000010100";
        ram[162] = "0b01000010101110110101010101010101";
        ram[163] = "0b01000010101110111001100110011010";
        ram[164] = "0b01000010101111011001100110011010";
        ram[165] = "0b00111110110101111011100100111001";
        ram[166] = "0b01000010101110100000000000000000";
        ram[167] = "0b01000010110000100000000000000000";
        ram[168] = "0b01000010110001001100110011001101";
        ram[169] = "0b01000010110100010100000000000000";
        ram[170] = "0b01000010110100100011100011100100";
        ram[171] = "0b01000010110011001100110011001101";
        ram[172] = "0b01000010110011100000000000000000";
        ram[173] = "0b01000010101111000000000000000000";
        ram[174] = "0b01000010101111011001100110011010";
        ram[175] = "0b01000010110000001000000000000000";
        ram[176] = "0b01000010101111100000000000000000";
        ram[177] = "0b00111111000010110110010110001000";
        ram[178] = "0b01000010101101101000000000000000";
        ram[179] = "0b01000010101110000000000000000000";
        ram[180] = "0b01000010101110001100110011001101";
        for (unsigned i = 181; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_dEe) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_dEe_ram* meminst;


SC_CTOR(predict_ensemble_dEe) {
meminst = new predict_ensemble_dEe_ram("predict_ensemble_dEe_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_dEe() {
    delete meminst;
}


};//endmodule
#endif
