`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz 时钟输入
    input wire clk_11M0592,       //11.0592MHz 时钟输入

    input wire clock_btn,         //BTN5手动时钟按钮开关，带消抖电路，按下时为1
    input wire reset_btn,         //BTN6手动复位按钮开关，带消抖电路，按下时为1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4，按钮开关，按下时为1
    input  wire[31:0] dip_sw,     //32位拨码开关，拨到“ON”时为1
    output wire[15:0] leds,       //16位LED，输出时1点亮
    output wire[7:0]  dpy0,       //数码管低位信号，包括小数点，输出1点亮
    output wire[7:0]  dpy1,       //数码管高位信号，包括小数点，输出1点亮

    //CPLD串口控制器信号
    output reg uart_rdn,         //读串口信号，低有效
    output reg uart_wrn,         //写串口信号，低有效
    input wire uart_dataready,    //串口数据准备好
    input wire uart_tbre,         //发送数据标志
    input wire uart_tsre,         //数据发送完毕标志

    //BaseRAM信号
    inout wire[31:0] base_ram_data,  //BaseRAM数据，低8位与CPLD串口控制器共享
    output reg[19:0] base_ram_addr, //BaseRAM地址
    output reg[3:0] base_ram_be_n,  //BaseRAM字节使能，低有效。如果不使用字节使能，请保持为0
    output reg base_ram_ce_n,       //BaseRAM片选，低有效
    output reg base_ram_oe_n,       //BaseRAM读使能，低有效
    output reg base_ram_we_n,       //BaseRAM写使能，低有效

    //ExtRAM信号
    inout wire[31:0] ext_ram_data,  //ExtRAM数据
    output reg[19:0] ext_ram_addr, //ExtRAM地址
    output reg[3:0] ext_ram_be_n,  //ExtRAM字节使能，低有效。如果不使用字节使能，请保持为0
    output reg ext_ram_ce_n,       //ExtRAM片选，低有效
    output reg ext_ram_oe_n,       //ExtRAM读使能，低有效
    output reg ext_ram_we_n,       //ExtRAM写使能，低有效

    //直连串口信号
    output wire txd,  //直连串口发送端
    input  wire rxd,  //直连串口接收端

    //Flash存储器信号，参考 JS28F640 芯片手册
    output wire [22:0]flash_a,      //Flash地址，a0仅在8bit模式有效，16bit模式无意义
    inout  wire [15:0]flash_d,      //Flash数据
    output wire flash_rp_n,         //Flash复位信号，低有效
    output wire flash_vpen,         //Flash写保护信号，低电平时不能擦除、烧写
    output wire flash_ce_n,         //Flash片选信号，低有效
    output wire flash_oe_n,         //Flash读使能信号，低有效
    output wire flash_we_n,         //Flash写使能信号，低有效
    output wire flash_byte_n,       //Flash 8bit模式选择，低有效。在使用flash的16位模式时请设为1

    //USB 控制器信号，参考 SL811 芯片手册
    output wire sl811_a0,
    //inout  wire[7:0] sl811_d,     //USB数据线与网络控制器的dm9k_sd[7:0]共享
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //网络控制器信号，参考 DM9000A 芯片手册
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //图像输出信号
    output wire[2:0] video_red,    //红色像素，3位
    output wire[2:0] video_green,  //绿色像素，3位
    output wire[1:0] video_blue,   //蓝色像素，2位
    output wire video_hsync,       //行同步（水平同步）信号
    output wire video_vsync,       //场同步（垂直同步）信号
    output wire video_clk,         //像素时钟输出
    output wire video_de           //行数据有效信号，用于区分消隐区
);

parameter SYSCLK_FREQ = 10000000;
parameter ASYNC_UART_BAUD = 115200;

wire locked, system_clk;
pll_example clock_gen (
    // Clock out ports
    .clk_out1(system_clk), // cpu clock
    // Status and control signals
    .reset(reset_btn),
    .locked(locked),
    // Clock in ports
    .clk_in1(clk_50M)
);

reg system_rst;
always@(posedge system_clk or negedge locked) begin
    if(~locked) system_rst <= 1'b1;
    else        system_rst <= 1'b0;
end

assign uart_wrn = 1'b1;
assign uart_rdn = 1'b1;

wire       uart_tx_start;
wire [7:0] uart_tx_data;
wire       uart_tx_busy;
wire       uart_rx_data_ready;
wire [7:0] uart_rx_data;
wire       uart_rx_clear;

core core_1(
	.system_clk    (system_clk    ),
    .system_rst    (system_rst    ),

    .base_ram_data (base_ram_data ),
    .base_ram_addr (base_ram_addr ),
    .base_ram_be_n (base_ram_be_n ),
    .base_ram_ce_n (base_ram_ce_n ),
    .base_ram_oe_n (base_ram_oe_n ),
    .base_ram_we_n (base_ram_we_n ),

    .ext_ram_data  (ext_ram_data  ),
    .ext_ram_addr  (ext_ram_addr  ),
    .ext_ram_be_n  (ext_ram_be_n  ),
    .ext_ram_ce_n  (ext_ram_ce_n  ),
    .ext_ram_oe_n  (ext_ram_oe_n  ),
    .ext_ram_we_n  (ext_ram_we_n  ),

    .uart_tx_start      (uart_tx_start      ),
    .uart_tx_data       (uart_tx_data       ),
    .uart_tx_busy       (uart_tx_busy       ),
    .uart_rx_data_ready (uart_rx_data_ready ),
    .uart_rx_data       (uart_rx_data       ),
    .uart_rx_clear      (uart_rx_clear      )
);

async_transmitter 
#(
    .ClkFrequency (SYSCLK_FREQ     ),
    .Baud         (ASYNC_UART_BAUD )
)
u_async_transmitter(
	.clk       (system_clk    ),
    .TxD_start (uart_tx_start ),
    .TxD_data  (uart_tx_data  ),
    .TxD       (txd           ),
    .TxD_busy  (uart_tx_busy  )
);

async_receiver 
#(
    .ClkFrequency (SYSCLK_FREQ     ),
    .Baud         (ASYNC_UART_BAUD )
)
u_async_receiver(
	.clk             (system_clk         ),
    .RxD             (rxd                ),
    .RxD_data_ready  (uart_rx_data_ready ),
    .RxD_clear       (uart_rx_clear      ),
    .RxD_data        (uart_rx_data       ),
    .RxD_idle        (),
    .RxD_endofpacket ()
);

endmodule
