!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ACPR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon20
ACTLR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon15
ACT_FUN	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^typedef usbh_status_enum (*ACT_FUN)     (usb_core_handle_struct *pudev, usbh_host_struct *puhost, void* pustate);$/;"	t
ADC0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	43;"	d
ADC0_1_EXTTRIG_INSERTED_EXTI_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	198;"	d
ADC0_1_EXTTRIG_INSERTED_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	200;"	d
ADC0_1_EXTTRIG_INSERTED_T0_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	193;"	d
ADC0_1_EXTTRIG_INSERTED_T0_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	192;"	d
ADC0_1_EXTTRIG_INSERTED_T1_CH0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	195;"	d
ADC0_1_EXTTRIG_INSERTED_T1_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	194;"	d
ADC0_1_EXTTRIG_INSERTED_T2_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	196;"	d
ADC0_1_EXTTRIG_INSERTED_T3_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	197;"	d
ADC0_1_EXTTRIG_INSERTED_T7_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	199;"	d
ADC0_1_EXTTRIG_REGULAR_EXTI_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	187;"	d
ADC0_1_EXTTRIG_REGULAR_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	188;"	d
ADC0_1_EXTTRIG_REGULAR_T0_CH0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	180;"	d
ADC0_1_EXTTRIG_REGULAR_T0_CH1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	181;"	d
ADC0_1_EXTTRIG_REGULAR_T0_CH2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	182;"	d
ADC0_1_EXTTRIG_REGULAR_T1_CH1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	183;"	d
ADC0_1_EXTTRIG_REGULAR_T2_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	184;"	d
ADC0_1_EXTTRIG_REGULAR_T3_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	185;"	d
ADC0_1_EXTTRIG_REGULAR_T7_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	186;"	d
ADC0_1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^ADC0_1_IRQHandler                   $/;"	l
ADC0_1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^ADC0_1_IRQHandler                    $/;"	l
ADC0_1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    ADC0_1_IRQn                  = 18,     \/*!< ADC0 and ADC1 interrupt                                  *\/$/;"	e	enum:IRQn
ADC1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	44;"	d
ADC_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	242;"	d
ADC_CHANNEL_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	277;"	d
ADC_CHANNEL_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	278;"	d
ADC_CHANNEL_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	287;"	d
ADC_CHANNEL_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	288;"	d
ADC_CHANNEL_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	289;"	d
ADC_CHANNEL_13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	290;"	d
ADC_CHANNEL_14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	291;"	d
ADC_CHANNEL_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	292;"	d
ADC_CHANNEL_16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	293;"	d
ADC_CHANNEL_17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	294;"	d
ADC_CHANNEL_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	279;"	d
ADC_CHANNEL_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	280;"	d
ADC_CHANNEL_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	281;"	d
ADC_CHANNEL_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	282;"	d
ADC_CHANNEL_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	283;"	d
ADC_CHANNEL_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	284;"	d
ADC_CHANNEL_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	285;"	d
ADC_CHANNEL_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	286;"	d
ADC_CHANNEL_DISCON_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	268;"	d
ADC_CHANNEL_LENGTH_SUBTRACT_ONE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	40;"	d	file:
ADC_CHANNEL_SAMPLE_EIGHTEEN	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	50;"	d	file:
ADC_CHANNEL_SAMPLE_LENGTH	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	51;"	d	file:
ADC_CHANNEL_SAMPLE_TEN	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	49;"	d	file:
ADC_CONTINUOUS_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	176;"	d
ADC_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	48;"	d
ADC_CTL0_DISIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	86;"	d
ADC_CTL0_DISNUM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	87;"	d
ADC_CTL0_DISRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	85;"	d
ADC_CTL0_EOCIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	79;"	d
ADC_CTL0_EOICIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	81;"	d
ADC_CTL0_ICA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	84;"	d
ADC_CTL0_IWDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	89;"	d
ADC_CTL0_RWDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	90;"	d
ADC_CTL0_SM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	82;"	d
ADC_CTL0_SYNCM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	88;"	d
ADC_CTL0_WDCHSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	78;"	d
ADC_CTL0_WDEIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	80;"	d
ADC_CTL0_WDSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	83;"	d
ADC_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	49;"	d
ADC_CTL1_ADCON	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	93;"	d
ADC_CTL1_CLB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	95;"	d
ADC_CTL1_CTN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	94;"	d
ADC_CTL1_DAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	98;"	d
ADC_CTL1_DMA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	97;"	d
ADC_CTL1_ETEIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	100;"	d
ADC_CTL1_ETERC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	102;"	d
ADC_CTL1_ETSIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	99;"	d
ADC_CTL1_ETSRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	101;"	d
ADC_CTL1_RSTCLB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	96;"	d
ADC_CTL1_SWICST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	103;"	d
ADC_CTL1_SWRCST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	104;"	d
ADC_CTL1_TSVREN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	105;"	d
ADC_DATAALIGN_LEFT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	173;"	d
ADC_DATAALIGN_RIGHT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	172;"	d
ADC_DAUL_INSERTED_PARALLEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	165;"	d
ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_FAST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	163;"	d
ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_SLOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	164;"	d
ADC_DAUL_INSERTED_TRIGGER_ROTATION	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	169;"	d
ADC_DAUL_REGULAL_FOLLOWUP_FAST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	167;"	d
ADC_DAUL_REGULAL_FOLLOWUP_SLOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	168;"	d
ADC_DAUL_REGULAL_PARALLEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	166;"	d
ADC_DAUL_REGULAL_PARALLEL_INSERTED_PARALLEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	161;"	d
ADC_DAUL_REGULAL_PARALLEL_INSERTED_ROTATION	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	162;"	d
ADC_DELAY_TIME	.\Bsp\74HC4051BQ.c	10;"	d	file:
ADC_FLAG_EOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	144;"	d
ADC_FLAG_EOIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	145;"	d
ADC_FLAG_STIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	146;"	d
ADC_FLAG_STRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	147;"	d
ADC_FLAG_WDE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	143;"	d
ADC_IDATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	62;"	d
ADC_IDATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	63;"	d
ADC_IDATA2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	64;"	d
ADC_IDATA3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	65;"	d
ADC_IDATAX_IDATAN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	128;"	d
ADC_INSERTED_CHANNEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	265;"	d
ADC_INSERTED_CHANNEL_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	271;"	d
ADC_INSERTED_CHANNEL_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	272;"	d
ADC_INSERTED_CHANNEL_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	273;"	d
ADC_INSERTED_CHANNEL_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	274;"	d
ADC_INSERTED_CHANNEL_AUTO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	156;"	d
ADC_INSERTED_CHANNEL_RANK_LENGTH	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	54;"	d	file:
ADC_INSERTED_CHANNEL_SHIFT_LENGTH	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	55;"	d	file:
ADC_INT_EOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	298;"	d
ADC_INT_EOIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	299;"	d
ADC_INT_FLAG_EOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	303;"	d
ADC_INT_FLAG_EOIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	304;"	d
ADC_INT_FLAG_WDE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	302;"	d
ADC_INT_WDE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	297;"	d
ADC_IOFF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	52;"	d
ADC_IOFF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	53;"	d
ADC_IOFF2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	54;"	d
ADC_IOFF3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	55;"	d
ADC_IOFFX_IOFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	111;"	d
ADC_ISQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	61;"	d
ADC_ISQ_IL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	125;"	d
ADC_ISQ_ISQN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	124;"	d
ADC_MODE_FREE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	160;"	d
ADC_MODE_TYPE_T	.\Bsp\74HC4051BQ.h	/^} ADC_MODE_TYPE_T;$/;"	t	typeref:enum:__anon1
ADC_OFFSET_LENGTH	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	58;"	d	file:
ADC_OFFSET_SHIFT_LENGTH	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	59;"	d	file:
ADC_OVERSAMPLING_ALL_CONVERT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	260;"	d
ADC_OVERSAMPLING_ONE_CONVERT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	261;"	d
ADC_OVERSAMPLING_RATIO_MUL128	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	256;"	d
ADC_OVERSAMPLING_RATIO_MUL16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	253;"	d
ADC_OVERSAMPLING_RATIO_MUL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	250;"	d
ADC_OVERSAMPLING_RATIO_MUL256	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	257;"	d
ADC_OVERSAMPLING_RATIO_MUL32	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	254;"	d
ADC_OVERSAMPLING_RATIO_MUL4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	251;"	d
ADC_OVERSAMPLING_RATIO_MUL64	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	255;"	d
ADC_OVERSAMPLING_RATIO_MUL8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	252;"	d
ADC_OVERSAMPLING_SHIFT_1B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	239;"	d
ADC_OVERSAMPLING_SHIFT_2B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	240;"	d
ADC_OVERSAMPLING_SHIFT_3B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	241;"	d
ADC_OVERSAMPLING_SHIFT_4B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	242;"	d
ADC_OVERSAMPLING_SHIFT_5B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	243;"	d
ADC_OVERSAMPLING_SHIFT_6B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	244;"	d
ADC_OVERSAMPLING_SHIFT_7B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	245;"	d
ADC_OVERSAMPLING_SHIFT_8B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	246;"	d
ADC_OVERSAMPLING_SHIFT_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	238;"	d
ADC_OVSAMPCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	67;"	d
ADC_OVSAMPCTL_DRES	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	139;"	d
ADC_OVSAMPCTL_OVSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	135;"	d
ADC_OVSAMPCTL_OVSR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	136;"	d
ADC_OVSAMPCTL_OVSS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	137;"	d
ADC_OVSAMPCTL_TOVS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	138;"	d
ADC_RDATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	66;"	d
ADC_RDATA_ADC1RDTR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	132;"	d
ADC_RDATA_RDATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	131;"	d
ADC_REGULAR_CHANNEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	264;"	d
ADC_REGULAR_CHANNEL_RANK_LENGTH	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	46;"	d	file:
ADC_REGULAR_CHANNEL_RANK_SIX	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	43;"	d	file:
ADC_REGULAR_CHANNEL_RANK_SIXTEEN	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	45;"	d	file:
ADC_REGULAR_CHANNEL_RANK_TWELVE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	44;"	d	file:
ADC_REGULAR_INSERTED_CHANNEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	266;"	d
ADC_RESOLUTION_10B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	232;"	d
ADC_RESOLUTION_12B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	231;"	d
ADC_RESOLUTION_6B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	234;"	d
ADC_RESOLUTION_8B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	233;"	d
ADC_RSQ0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	58;"	d
ADC_RSQ0_RL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	121;"	d
ADC_RSQ1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	59;"	d
ADC_RSQ2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	60;"	d
ADC_RSQX_RSQN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	120;"	d
ADC_SAMPLETIME_13POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	206;"	d
ADC_SAMPLETIME_1POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	204;"	d
ADC_SAMPLETIME_239POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	211;"	d
ADC_SAMPLETIME_28POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	207;"	d
ADC_SAMPLETIME_41POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	208;"	d
ADC_SAMPLETIME_55POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	209;"	d
ADC_SAMPLETIME_71POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	210;"	d
ADC_SAMPLETIME_7POINT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	205;"	d
ADC_SAMPT0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	50;"	d
ADC_SAMPT1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	51;"	d
ADC_SAMPTX_SPTN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	108;"	d
ADC_SCAN_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	153;"	d
ADC_STAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	47;"	d
ADC_STAT_EOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	72;"	d
ADC_STAT_EOIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	73;"	d
ADC_STAT_STIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	74;"	d
ADC_STAT_STRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	75;"	d
ADC_STAT_WDE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	71;"	d
ADC_WDHT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	56;"	d
ADC_WDHT_WDHT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	114;"	d
ADC_WDLT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	57;"	d
ADC_WDLT_WDLT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	117;"	d
ADDCTL_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	294;"	d
ADDINT_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	298;"	d
ADD_APB1EN_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	282;"	d
ADD_APB1RST_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	288;"	d
ADR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon14
AFIO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	50;"	d
AFIO_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	239;"	d
AFIO_CPSCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	71;"	d
AFIO_CPSCTL_CPS_EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	293;"	d
AFIO_CPSCTL_CPS_RDY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	294;"	d
AFIO_EC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	64;"	d
AFIO_EC_EOE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	238;"	d
AFIO_EC_PIN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	236;"	d
AFIO_EC_PORT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	237;"	d
AFIO_EXTI0_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	264;"	d
AFIO_EXTI10_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	278;"	d
AFIO_EXTI11_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	279;"	d
AFIO_EXTI12_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	282;"	d
AFIO_EXTI13_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	283;"	d
AFIO_EXTI14_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	284;"	d
AFIO_EXTI15_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	285;"	d
AFIO_EXTI1_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	265;"	d
AFIO_EXTI2_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	266;"	d
AFIO_EXTI3_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	267;"	d
AFIO_EXTI4_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	270;"	d
AFIO_EXTI5_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	271;"	d
AFIO_EXTI6_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	272;"	d
AFIO_EXTI7_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	273;"	d
AFIO_EXTI8_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	276;"	d
AFIO_EXTI9_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	277;"	d
AFIO_EXTISS0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	66;"	d
AFIO_EXTISS1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	67;"	d
AFIO_EXTISS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	68;"	d
AFIO_EXTISS3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	69;"	d
AFIO_EXTI_SOURCE_FIELDS	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	40;"	d	file:
AFIO_EXTI_SOURCE_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	39;"	d	file:
AFIO_PCF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	65;"	d
AFIO_PCF0_ADC0_ETRGINS_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	254;"	d
AFIO_PCF0_ADC0_ETRGREG_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	255;"	d
AFIO_PCF0_ADC1_ETRGINS_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	256;"	d
AFIO_PCF0_ADC1_ETRGREG_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	257;"	d
AFIO_PCF0_CAN0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	251;"	d
AFIO_PCF0_CAN1_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	258;"	d
AFIO_PCF0_I2C0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	243;"	d
AFIO_PCF0_PD01_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	252;"	d
AFIO_PCF0_SPI0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	242;"	d
AFIO_PCF0_SPI2_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	260;"	d
AFIO_PCF0_SWJ_CFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	259;"	d
AFIO_PCF0_TIMER0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	247;"	d
AFIO_PCF0_TIMER1ITR0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	261;"	d
AFIO_PCF0_TIMER1_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	248;"	d
AFIO_PCF0_TIMER2_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	249;"	d
AFIO_PCF0_TIMER3_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	250;"	d
AFIO_PCF0_TIMER4CH3_IREMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	253;"	d
AFIO_PCF0_USART0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	244;"	d
AFIO_PCF0_USART1_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	245;"	d
AFIO_PCF0_USART2_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	246;"	d
AFIO_PCF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	70;"	d
AFIO_PCF1_CTC_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	290;"	d
AFIO_PCF1_EXMC_NADV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	289;"	d
AFIO_PCF1_FIELDS	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	46;"	d	file:
AFIO_PCF1_TIMER8_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	288;"	d
AFSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon14
AHB1_BUS_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	220;"	d
AHB3_BUS_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	221;"	d
AHBEN_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	279;"	d
AHBRST_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	285;"	d
AIRCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon14
ALIGNEDMODE_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	40;"	d	file:
ALL_SELECT	.\Bsp\math_filter.h	/^    ALL_SELECT$/;"	e	enum:__anon4
APB1EN_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	280;"	d
APB1RST_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	286;"	d
APB1_BUS_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	218;"	d
APB2EN_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	281;"	d
APB2RST_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	287;"	d
APB2_BUS_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	219;"	d
APSR_Type	.\Firmware\CMSIS\core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon5
BANK0_SNCTL_RESET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	40;"	d	file:
BANK0_SNTCFG_RESET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	41;"	d	file:
BANK0_SNWTCFG_RESET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	42;"	d	file:
BDCTL_LXTALDRI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	626;"	d
BDCTL_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	293;"	d
BDCTL_RTCSRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	633;"	d
BFAR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon14
BIT	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	206;"	d
BITS	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	207;"	d
BKP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	43;"	d
BKP_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	233;"	d
BKP_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	94;"	d
BKP_DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	46;"	d
BKP_DATA0_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	164;"	d
BKP_DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	47;"	d
BKP_DATA10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	56;"	d
BKP_DATA10_41	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	165;"	d
BKP_DATA11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	57;"	d
BKP_DATA12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	58;"	d
BKP_DATA13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	59;"	d
BKP_DATA14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	60;"	d
BKP_DATA15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	61;"	d
BKP_DATA16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	62;"	d
BKP_DATA17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	63;"	d
BKP_DATA18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	64;"	d
BKP_DATA19	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	65;"	d
BKP_DATA2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	48;"	d
BKP_DATA20	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	66;"	d
BKP_DATA21	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	67;"	d
BKP_DATA22	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	68;"	d
BKP_DATA23	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	69;"	d
BKP_DATA24	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	70;"	d
BKP_DATA25	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	71;"	d
BKP_DATA26	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	72;"	d
BKP_DATA27	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	73;"	d
BKP_DATA28	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	74;"	d
BKP_DATA29	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	75;"	d
BKP_DATA3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	49;"	d
BKP_DATA30	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	76;"	d
BKP_DATA31	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	77;"	d
BKP_DATA32	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	78;"	d
BKP_DATA33	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	79;"	d
BKP_DATA34	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	80;"	d
BKP_DATA35	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	81;"	d
BKP_DATA36	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	82;"	d
BKP_DATA37	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	83;"	d
BKP_DATA38	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	84;"	d
BKP_DATA39	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	85;"	d
BKP_DATA4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	50;"	d
BKP_DATA40	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	86;"	d
BKP_DATA41	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	87;"	d
BKP_DATA5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	51;"	d
BKP_DATA6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	52;"	d
BKP_DATA7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	53;"	d
BKP_DATA8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	54;"	d
BKP_DATA9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	55;"	d
BKP_DATA_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_0 = 1,                                            \/*!< BKP data register 0 *\/$/;"	e	enum:__anon27
BKP_DATA_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_1,                                                \/*!< BKP data register 1 *\/$/;"	e	enum:__anon27
BKP_DATA_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_10,                                               \/*!< BKP data register 10 *\/$/;"	e	enum:__anon27
BKP_DATA_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_11,                                               \/*!< BKP data register 11 *\/$/;"	e	enum:__anon27
BKP_DATA_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_12,                                               \/*!< BKP data register 12 *\/$/;"	e	enum:__anon27
BKP_DATA_13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_13,                                               \/*!< BKP data register 13 *\/$/;"	e	enum:__anon27
BKP_DATA_14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_14,                                               \/*!< BKP data register 14 *\/$/;"	e	enum:__anon27
BKP_DATA_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_15,                                               \/*!< BKP data register 15 *\/$/;"	e	enum:__anon27
BKP_DATA_16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_16,                                               \/*!< BKP data register 16 *\/$/;"	e	enum:__anon27
BKP_DATA_17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_17,                                               \/*!< BKP data register 17 *\/$/;"	e	enum:__anon27
BKP_DATA_18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_18,                                               \/*!< BKP data register 18 *\/$/;"	e	enum:__anon27
BKP_DATA_19	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_19,                                               \/*!< BKP data register 19 *\/$/;"	e	enum:__anon27
BKP_DATA_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_2,                                                \/*!< BKP data register 2 *\/$/;"	e	enum:__anon27
BKP_DATA_20	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_20,                                               \/*!< BKP data register 20 *\/$/;"	e	enum:__anon27
BKP_DATA_21	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_21,                                               \/*!< BKP data register 21 *\/$/;"	e	enum:__anon27
BKP_DATA_22	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_22,                                               \/*!< BKP data register 22 *\/$/;"	e	enum:__anon27
BKP_DATA_23	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_23,                                               \/*!< BKP data register 23 *\/$/;"	e	enum:__anon27
BKP_DATA_24	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_24,                                               \/*!< BKP data register 24 *\/$/;"	e	enum:__anon27
BKP_DATA_25	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_25,                                               \/*!< BKP data register 25 *\/$/;"	e	enum:__anon27
BKP_DATA_26	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_26,                                               \/*!< BKP data register 26 *\/$/;"	e	enum:__anon27
BKP_DATA_27	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_27,                                               \/*!< BKP data register 27 *\/$/;"	e	enum:__anon27
BKP_DATA_28	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_28,                                               \/*!< BKP data register 28 *\/$/;"	e	enum:__anon27
BKP_DATA_29	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_29,                                               \/*!< BKP data register 29 *\/$/;"	e	enum:__anon27
BKP_DATA_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_3,                                                \/*!< BKP data register 3 *\/$/;"	e	enum:__anon27
BKP_DATA_30	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_30,                                               \/*!< BKP data register 30 *\/$/;"	e	enum:__anon27
BKP_DATA_31	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_31,                                               \/*!< BKP data register 31 *\/$/;"	e	enum:__anon27
BKP_DATA_32	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_32,                                               \/*!< BKP data register 32 *\/$/;"	e	enum:__anon27
BKP_DATA_33	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_33,                                               \/*!< BKP data register 33 *\/$/;"	e	enum:__anon27
BKP_DATA_34	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_34,                                               \/*!< BKP data register 34 *\/$/;"	e	enum:__anon27
BKP_DATA_35	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_35,                                               \/*!< BKP data register 35 *\/$/;"	e	enum:__anon27
BKP_DATA_36	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_36,                                               \/*!< BKP data register 36 *\/$/;"	e	enum:__anon27
BKP_DATA_37	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_37,                                               \/*!< BKP data register 37 *\/$/;"	e	enum:__anon27
BKP_DATA_38	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_38,                                               \/*!< BKP data register 38 *\/$/;"	e	enum:__anon27
BKP_DATA_39	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_39,                                               \/*!< BKP data register 39 *\/$/;"	e	enum:__anon27
BKP_DATA_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_4,                                                \/*!< BKP data register 4 *\/$/;"	e	enum:__anon27
BKP_DATA_40	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_40,                                               \/*!< BKP data register 40 *\/$/;"	e	enum:__anon27
BKP_DATA_41	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_41,                                               \/*!< BKP data register 41 *\/$/;"	e	enum:__anon27
BKP_DATA_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_5,                                                \/*!< BKP data register 5 *\/$/;"	e	enum:__anon27
BKP_DATA_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_6,                                                \/*!< BKP data register 6 *\/$/;"	e	enum:__anon27
BKP_DATA_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_7,                                                \/*!< BKP data register 7 *\/$/;"	e	enum:__anon27
BKP_DATA_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_8,                                                \/*!< BKP data register 8 *\/$/;"	e	enum:__anon27
BKP_DATA_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^    BKP_DATA_9,                                                \/*!< BKP data register 9 *\/$/;"	e	enum:__anon27
BKP_DATA_GET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	168;"	d
BKP_FLAG_TAMPER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	190;"	d
BKP_INT_FLAG_TAMPER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	193;"	d
BKP_OCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	88;"	d
BKP_OCTL_ASOEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	99;"	d
BKP_OCTL_CALDIR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	102;"	d
BKP_OCTL_CCOSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	101;"	d
BKP_OCTL_COEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	98;"	d
BKP_OCTL_RCCV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	97;"	d
BKP_OCTL_ROSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	100;"	d
BKP_TAMPER_BITS_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	40;"	d	file:
BKP_TPCS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	90;"	d
BKP_TPCS_TEF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	112;"	d
BKP_TPCS_TER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	109;"	d
BKP_TPCS_TIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	113;"	d
BKP_TPCS_TIR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	110;"	d
BKP_TPCS_TPIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	111;"	d
BKP_TPCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	89;"	d
BKP_TPCTL_TPAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	106;"	d
BKP_TPCTL_TPEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	105;"	d
BMP1	.\Bsp\oledpic.h	/^unsigned char BMP1[] =$/;"	v
BT_BAUDPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	527;"	d
BT_BS1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	530;"	d
BT_BS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	534;"	d
BT_DBS1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	531;"	d
BT_DBS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	535;"	d
BT_DSJW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	539;"	d
BT_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	545;"	d
BT_SJW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	538;"	d
Buffer	.\Bsp\circular_buffer.h	/^  unsigned char *Buffer;$/;"	m	struct:CIRC_BUF
BusFault_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^BusFault_Handler$/;"	l
BusFault_Handler	.\Project\gd32e10x_it.c	/^void BusFault_Handler(void)$/;"	f
BusFault_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    BusFault_IRQn                = -11,    \/*!< 5 Cortex-M4 bus fault interrupt                          *\/$/;"	e	enum:IRQn
C	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon5::__anon6
C	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon9::__anon10
CALIB	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon16
CAN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	43;"	d
CAN0_EWMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN0_EWMC_IRQHandler               $/;"	l
CAN0_EWMC_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN0_EWMC_IRQn               = 22,     \/*!< CAN0 EWMC interrupts                                     *\/$/;"	e	enum:IRQn
CAN0_RX0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN0_RX0_IRQHandler               $/;"	l
CAN0_RX0_IRQHandler	.\Project\main.c	/^void CAN0_RX0_IRQHandler(void)$/;"	f
CAN0_RX0_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN0_RX0_IRQn                = 20,     \/*!< CAN0 RX0 interrupts                                      *\/$/;"	e	enum:IRQn
CAN0_RX1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN0_RX1_IRQHandler               $/;"	l
CAN0_RX1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN0_RX1_IRQn                = 21,     \/*!< CAN0 RX1 interrupts                                      *\/$/;"	e	enum:IRQn
CAN0_TX_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN0_TX_IRQHandler                $/;"	l
CAN0_TX_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN0_TX_IRQn                 = 19,     \/*!< CAN0 TX interrupts                                       *\/$/;"	e	enum:IRQn
CAN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	44;"	d
CAN1_EWMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN1_EWMC_IRQHandler               $/;"	l
CAN1_EWMC_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN1_EWMC_IRQn               = 66,     \/*!< CAN1 EWMC interrupt                                      *\/$/;"	e	enum:IRQn
CAN1_RX0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN1_RX0_IRQHandler              $/;"	l
CAN1_RX0_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN1_RX0_IRQn                = 64,     \/*!< CAN1 RX0 interrupt                                       *\/$/;"	e	enum:IRQn
CAN1_RX1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN1_RX1_IRQHandler               $/;"	l
CAN1_RX1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN1_RX1_IRQn                = 65,     \/*!< CAN1 RX1 interrupt                                       *\/$/;"	e	enum:IRQn
CAN1_TX_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^CAN1_TX_IRQHandler                $/;"	l
CAN1_TX_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    CAN1_TX_IRQn                 = 63,     \/*!< CAN1 TX interrupt                                        *\/$/;"	e	enum:IRQn
CAN_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	232;"	d
CAN_BIT_POS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	349;"	d
CAN_BIT_POS0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	353;"	d
CAN_BIT_POS1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	354;"	d
CAN_BRS_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	739;"	d
CAN_BRS_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	740;"	d
CAN_BT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	54;"	d
CAN_BT_BAUDPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	242;"	d
CAN_BT_BS1_10TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	666;"	d
CAN_BT_BS1_11TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	667;"	d
CAN_BT_BS1_12TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	668;"	d
CAN_BT_BS1_13TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	669;"	d
CAN_BT_BS1_14TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	670;"	d
CAN_BT_BS1_15TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	671;"	d
CAN_BT_BS1_16TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	672;"	d
CAN_BT_BS1_1TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	657;"	d
CAN_BT_BS1_2TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	658;"	d
CAN_BT_BS1_3TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	659;"	d
CAN_BT_BS1_3_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	245;"	d
CAN_BT_BS1_4TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	660;"	d
CAN_BT_BS1_5TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	661;"	d
CAN_BT_BS1_6TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	662;"	d
CAN_BT_BS1_6_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	243;"	d
CAN_BT_BS1_7TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	663;"	d
CAN_BT_BS1_8TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	664;"	d
CAN_BT_BS1_9TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	665;"	d
CAN_BT_BS2_1TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	675;"	d
CAN_BT_BS2_2TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	676;"	d
CAN_BT_BS2_2_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	246;"	d
CAN_BT_BS2_3TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	677;"	d
CAN_BT_BS2_4TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	678;"	d
CAN_BT_BS2_4_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	244;"	d
CAN_BT_BS2_5TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	679;"	d
CAN_BT_BS2_6TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	680;"	d
CAN_BT_BS2_7TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	681;"	d
CAN_BT_BS2_8TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	682;"	d
CAN_BT_LCMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	248;"	d
CAN_BT_SCMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	249;"	d
CAN_BT_SJW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	247;"	d
CAN_BT_SJW_1TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	651;"	d
CAN_BT_SJW_2TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	652;"	d
CAN_BT_SJW_3TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	653;"	d
CAN_BT_SJW_4TQ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	654;"	d
CAN_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	47;"	d
CAN_CTL_ABOR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	165;"	d
CAN_CTL_ARD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	163;"	d
CAN_CTL_AWU	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	164;"	d
CAN_CTL_DFZ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	168;"	d
CAN_CTL_IWMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	159;"	d
CAN_CTL_RFOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	162;"	d
CAN_CTL_SLPWMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	160;"	d
CAN_CTL_SWRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	167;"	d
CAN_CTL_TFO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	161;"	d
CAN_CTL_TTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	166;"	d
CAN_DBT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	58;"	d
CAN_DBT_DBAUDPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	268;"	d
CAN_DBT_DBS1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	269;"	d
CAN_DBT_DBS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	270;"	d
CAN_DBT_DSJW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	271;"	d
CAN_EFID_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	702;"	d
CAN_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	53;"	d
CAN_ERRN_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	633;"	d
CAN_ERRN_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	634;"	d
CAN_ERRN_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	635;"	d
CAN_ERRN_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	636;"	d
CAN_ERRN_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	637;"	d
CAN_ERRN_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	638;"	d
CAN_ERRN_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	639;"	d
CAN_ERRN_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	640;"	d
CAN_ERROR_ACK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_ACK,                                                      \/*!< ACK error *\/$/;"	e	enum:__anon36
CAN_ERROR_BITDOMINANTER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_BITDOMINANTER,                                            \/*!< bit dominant error *\/$/;"	e	enum:__anon36
CAN_ERROR_BITRECESSIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_BITRECESSIVE,                                             \/*!< bit recessive error *\/$/;"	e	enum:__anon36
CAN_ERROR_CRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_CRC,                                                      \/*!< CRC error *\/$/;"	e	enum:__anon36
CAN_ERROR_FILL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_FILL,                                                     \/*!< fill error *\/$/;"	e	enum:__anon36
CAN_ERROR_FORMATE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_FORMATE,                                                  \/*!< format error *\/$/;"	e	enum:__anon36
CAN_ERROR_HANDLE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	40;"	d	file:
CAN_ERROR_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_NONE = 0,                                                 \/*!< no error *\/$/;"	e	enum:__anon36
CAN_ERROR_SOFTWARECFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_ERROR_SOFTWARECFG,                                              \/*!< software configure *\/$/;"	e	enum:__anon36
CAN_ERR_BOERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	236;"	d
CAN_ERR_ERRN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	237;"	d
CAN_ERR_PERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	235;"	d
CAN_ERR_RECNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	239;"	d
CAN_ERR_TECNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	238;"	d
CAN_ERR_WERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	234;"	d
CAN_ESIMOD_HARDWARE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	724;"	d
CAN_ESIMOD_SOFTWARE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	725;"	d
CAN_ESI_DOMINANT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	743;"	d
CAN_ESI_RECESSIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	744;"	d
CAN_EXTENDED_FIFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_EXTENDED_FIFO0,                                                 \/*!< extended frame and used FIFO0 *\/$/;"	e	enum:__anon38
CAN_EXTENDED_FIFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_EXTENDED_FIFO1,                                                 \/*!< extended frame and used FIFO1 *\/$/;"	e	enum:__anon38
CAN_F0DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	84;"	d
CAN_F0DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	112;"	d
CAN_F10DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	94;"	d
CAN_F10DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	122;"	d
CAN_F11DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	95;"	d
CAN_F11DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	123;"	d
CAN_F12DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	96;"	d
CAN_F12DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	124;"	d
CAN_F13DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	97;"	d
CAN_F13DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	125;"	d
CAN_F14DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	98;"	d
CAN_F14DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	126;"	d
CAN_F15DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	99;"	d
CAN_F15DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	127;"	d
CAN_F16DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	100;"	d
CAN_F16DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	128;"	d
CAN_F17DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	101;"	d
CAN_F17DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	129;"	d
CAN_F18DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	102;"	d
CAN_F18DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	130;"	d
CAN_F19DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	103;"	d
CAN_F19DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	131;"	d
CAN_F1DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	85;"	d
CAN_F1DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	113;"	d
CAN_F20DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	104;"	d
CAN_F20DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	132;"	d
CAN_F21DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	105;"	d
CAN_F21DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	133;"	d
CAN_F22DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	106;"	d
CAN_F22DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	134;"	d
CAN_F23DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	107;"	d
CAN_F23DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	135;"	d
CAN_F24DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	108;"	d
CAN_F24DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	136;"	d
CAN_F25DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	109;"	d
CAN_F25DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	137;"	d
CAN_F26DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	110;"	d
CAN_F26DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	138;"	d
CAN_F27DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	111;"	d
CAN_F27DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	139;"	d
CAN_F2DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	86;"	d
CAN_F2DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	114;"	d
CAN_F3DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	87;"	d
CAN_F3DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	115;"	d
CAN_F4DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	88;"	d
CAN_F4DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	116;"	d
CAN_F5DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	89;"	d
CAN_F5DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	117;"	d
CAN_F6DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	90;"	d
CAN_F6DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	118;"	d
CAN_F7DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	91;"	d
CAN_F7DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	119;"	d
CAN_F8DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	92;"	d
CAN_F8DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	120;"	d
CAN_F9DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	93;"	d
CAN_F9DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	121;"	d
CAN_FAFIFO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	82;"	d
CAN_FAFIFOR_FAF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	337;"	d
CAN_FCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	79;"	d
CAN_FCTL_FLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	327;"	d
CAN_FCTL_HBC1F	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	328;"	d
CAN_FDATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	148;"	d
CAN_FDATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	149;"	d
CAN_FDATA_FD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	343;"	d
CAN_FDCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	55;"	d
CAN_FDCTL_ESIMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	257;"	d
CAN_FDCTL_FDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	252;"	d
CAN_FDCTL_NISO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	254;"	d
CAN_FDCTL_PRED	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	253;"	d
CAN_FDCTL_TDCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	255;"	d
CAN_FDCTL_TDCMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	256;"	d
CAN_FDF_CLASSIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	735;"	d
CAN_FDF_FDFRAME	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	736;"	d
CAN_FDMOD_BOSCH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	731;"	d
CAN_FDMOD_ISO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	730;"	d
CAN_FDSTAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	56;"	d
CAN_FDSTAT_PRE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	261;"	d
CAN_FDSTAT_TDCV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	260;"	d
CAN_FDTDC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	57;"	d
CAN_FDTDC_TDCF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	264;"	d
CAN_FDTDC_TDCO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	265;"	d
CAN_FD_FRAME_STRUCT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FD_FRAME_STRUCT,                                                \/* CAN initiliaze FD frame parameters struct *\/$/;"	e	enum:__anon39
CAN_FF_EXTENDED	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	692;"	d
CAN_FF_STANDARD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	691;"	d
CAN_FIFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	695;"	d
CAN_FIFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	696;"	d
CAN_FILTERBITS_16BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	710;"	d
CAN_FILTERBITS_32BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	711;"	d
CAN_FILTERMODE_LIST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	715;"	d
CAN_FILTERMODE_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	714;"	d
CAN_FILTER_MASK_16BITS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	718;"	d
CAN_FILTER_STRUCT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FILTER_STRUCT,                                                  \/* CAN filter parameters struct *\/$/;"	e	enum:__anon39
CAN_FLAG_BOERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_BOERR = CAN_REGIDX_BIT(ERR_REG_OFFSET, 2U),                \/*!< bus-off error *\/ $/;"	e	enum:__anon28
CAN_FLAG_MTE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_MTE0 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 3U),               \/*!< mailbox 0 transmit error *\/ $/;"	e	enum:__anon28
CAN_FLAG_MTE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_MTE1 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 11U),              \/*!< mailbox 1 transmit error *\/ $/;"	e	enum:__anon28
CAN_FLAG_MTE2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_MTE2 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 19U),              \/*!< mailbox 2 transmit error *\/ $/;"	e	enum:__anon28
CAN_FLAG_MTF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_MTF0 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 0U),               \/*!< mailbox 0 transmit finished *\/ $/;"	e	enum:__anon28
CAN_FLAG_MTF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_MTF1 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 8U),               \/*!< mailbox 1 transmit finished *\/ $/;"	e	enum:__anon28
CAN_FLAG_MTF2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_MTF2 = CAN_REGIDX_BIT(TSTAT_REG_OFFSET, 16U),              \/*!< mailbox 2 transmit finished *\/ $/;"	e	enum:__anon28
CAN_FLAG_PERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_PERR = CAN_REGIDX_BIT(ERR_REG_OFFSET, 1U),                 \/*!< passive error *\/ $/;"	e	enum:__anon28
CAN_FLAG_RFF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_RFF0 = CAN_REGIDX_BIT(RFIFO0_REG_OFFSET, 3U),              \/*!< receive FIFO0 full *\/ $/;"	e	enum:__anon28
CAN_FLAG_RFF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_RFF1 = CAN_REGIDX_BIT(RFIFO1_REG_OFFSET, 3U),              \/*!< receive FIFO1 full *\/ $/;"	e	enum:__anon28
CAN_FLAG_RFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_RFO0 = CAN_REGIDX_BIT(RFIFO0_REG_OFFSET, 4U),              \/*!< receive FIFO0 overfull *\/ $/;"	e	enum:__anon28
CAN_FLAG_RFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_RFO1 = CAN_REGIDX_BIT(RFIFO1_REG_OFFSET, 4U),              \/*!< receive FIFO1 overfull *\/ $/;"	e	enum:__anon28
CAN_FLAG_WERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_FLAG_WERR = CAN_REGIDX_BIT(ERR_REG_OFFSET, 0U),                 \/*!< warning error *\/ $/;"	e	enum:__anon28
CAN_FMCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	80;"	d
CAN_FMCFG_FMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	331;"	d
CAN_FSCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	81;"	d
CAN_FSCFG_FS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	334;"	d
CAN_FT_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	721;"	d
CAN_FT_REMOTE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	722;"	d
CAN_FW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	83;"	d
CAN_FW_FW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	340;"	d
CAN_INIT_STRUCT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INIT_STRUCT = 0,                                                \/* CAN initiliaze parameters struct *\/$/;"	e	enum:__anon39
CAN_INTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	52;"	d
CAN_INTEN_BOIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	227;"	d
CAN_INTEN_ERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	229;"	d
CAN_INTEN_ERRNIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	228;"	d
CAN_INTEN_PERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	226;"	d
CAN_INTEN_RFFIE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	220;"	d
CAN_INTEN_RFFIE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	223;"	d
CAN_INTEN_RFNEIE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	219;"	d
CAN_INTEN_RFNEIE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	222;"	d
CAN_INTEN_RFOIE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	221;"	d
CAN_INTEN_RFOIE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	224;"	d
CAN_INTEN_SLPWIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	231;"	d
CAN_INTEN_TMEIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	218;"	d
CAN_INTEN_WERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	225;"	d
CAN_INTEN_WIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	230;"	d
CAN_INT_BO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	759;"	d
CAN_INT_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	761;"	d
CAN_INT_ERRN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	760;"	d
CAN_INT_FLAG_ERRIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_ERRIF = CAN_REGIDX_BITS(STAT_REG_OFFSET, 2U, 15),      \/*!< error interrupt flag *\/ $/;"	e	enum:__anon29
CAN_INT_FLAG_MTF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_MTF0 = CAN_REGIDX_BITS(TSTAT_REG_OFFSET, 0U, 0U),      \/*!< mailbox 0 transmit finished interrupt flag *\/$/;"	e	enum:__anon29
CAN_INT_FLAG_MTF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_MTF1 = CAN_REGIDX_BITS(TSTAT_REG_OFFSET, 8U, 0U),      \/*!< mailbox 1 transmit finished interrupt flag *\/$/;"	e	enum:__anon29
CAN_INT_FLAG_MTF2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_MTF2 = CAN_REGIDX_BITS(TSTAT_REG_OFFSET, 16U, 0U),     \/*!< mailbox 2 transmit finished interrupt flag *\/$/;"	e	enum:__anon29
CAN_INT_FLAG_RFF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_RFF0 = CAN_REGIDX_BITS(RFIFO0_REG_OFFSET, 3U, 2U),     \/*!< receive FIFO0 full interrupt flag *\/$/;"	e	enum:__anon29
CAN_INT_FLAG_RFF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_RFF1 = CAN_REGIDX_BITS(RFIFO1_REG_OFFSET, 3U, 5U),     \/*!< receive FIFO1 full interrupt flag *\/$/;"	e	enum:__anon29
CAN_INT_FLAG_RFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_RFO0 = CAN_REGIDX_BITS(RFIFO0_REG_OFFSET, 4U, 3U),     \/*!< receive FIFO0 overfull interrupt flag *\/$/;"	e	enum:__anon29
CAN_INT_FLAG_RFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_RFO1 = CAN_REGIDX_BITS(RFIFO1_REG_OFFSET, 4U, 6U),     \/*!< receive FIFO1 overfull interrupt flag *\/$/;"	e	enum:__anon29
CAN_INT_FLAG_SLPIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_SLPIF = CAN_REGIDX_BITS(STAT_REG_OFFSET, 4U, 17U),     \/*!< status change interrupt flag of sleep working mode entering *\/ $/;"	e	enum:__anon29
CAN_INT_FLAG_WUIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_INT_FLAG_WUIF = CAN_REGIDX_BITS(STAT_REG_OFFSET, 3U, 16),       \/*!< status change interrupt flag of wakeup from sleep working mode *\/ $/;"	e	enum:__anon29
CAN_INT_PERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	758;"	d
CAN_INT_RFF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	752;"	d
CAN_INT_RFF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	755;"	d
CAN_INT_RFNE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	751;"	d
CAN_INT_RFNE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	754;"	d
CAN_INT_RFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	753;"	d
CAN_INT_RFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	756;"	d
CAN_INT_SLPW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	763;"	d
CAN_INT_TME	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	750;"	d
CAN_INT_WAKEUP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	762;"	d
CAN_INT_WERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	757;"	d
CAN_LOOPBACK_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	646;"	d
CAN_MAILBOX0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	685;"	d
CAN_MAILBOX1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	686;"	d
CAN_MAILBOX2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	687;"	d
CAN_MODE_INITIALIZE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	705;"	d
CAN_MODE_NORMAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	706;"	d
CAN_MODE_SLEEP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	707;"	d
CAN_NOMAILBOX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	688;"	d
CAN_NORMAL_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	645;"	d
CAN_REGIDX_BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	347;"	d
CAN_REGIDX_BITS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	351;"	d
CAN_REG_VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	348;"	d
CAN_REG_VALS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	352;"	d
CAN_RFIFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	50;"	d
CAN_RFIFO0_RFD0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	209;"	d
CAN_RFIFO0_RFF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	207;"	d
CAN_RFIFO0_RFL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	206;"	d
CAN_RFIFO0_RFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	208;"	d
CAN_RFIFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	51;"	d
CAN_RFIFO1_RFD1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	215;"	d
CAN_RFIFO1_RFF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	213;"	d
CAN_RFIFO1_RFL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	212;"	d
CAN_RFIFO1_RFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	214;"	d
CAN_RFIFOMDATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	154;"	d
CAN_RFIFOMDATA00	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	73;"	d
CAN_RFIFOMDATA01	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	77;"	d
CAN_RFIFOMDATA0_DB0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	315;"	d
CAN_RFIFOMDATA0_DB1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	316;"	d
CAN_RFIFOMDATA0_DB2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	317;"	d
CAN_RFIFOMDATA0_DB3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	318;"	d
CAN_RFIFOMDATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	155;"	d
CAN_RFIFOMDATA10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	74;"	d
CAN_RFIFOMDATA11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	78;"	d
CAN_RFIFOMDATA1_DB4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	321;"	d
CAN_RFIFOMDATA1_DB5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	322;"	d
CAN_RFIFOMDATA1_DB6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	323;"	d
CAN_RFIFOMDATA1_DB7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	324;"	d
CAN_RFIFOMI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	152;"	d
CAN_RFIFOMI0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	71;"	d
CAN_RFIFOMI1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	75;"	d
CAN_RFIFOMI_EFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	303;"	d
CAN_RFIFOMI_FF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	302;"	d
CAN_RFIFOMI_FT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	301;"	d
CAN_RFIFOMI_SFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	304;"	d
CAN_RFIFOMP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	153;"	d
CAN_RFIFOMP0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	72;"	d
CAN_RFIFOMP1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	76;"	d
CAN_RFIFOMP_BRS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	309;"	d
CAN_RFIFOMP_DLENC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	307;"	d
CAN_RFIFOMP_ESI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	308;"	d
CAN_RFIFOMP_FDF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	310;"	d
CAN_RFIFOMP_FI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	311;"	d
CAN_RFIFOMP_TS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	312;"	d
CAN_RFIF_RFL_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	699;"	d
CAN_RX_MESSAGE_STRUCT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_RX_MESSAGE_STRUCT,                                              \/* CAN receive message struct *\/$/;"	e	enum:__anon39
CAN_SFID_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	701;"	d
CAN_SILENT_LOOPBACK_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	648;"	d
CAN_SILENT_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	647;"	d
CAN_STANDARD_FIFO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_STANDARD_FIFO0 = 0,                                             \/*!< standard frame and used FIFO0 *\/$/;"	e	enum:__anon38
CAN_STANDARD_FIFO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_STANDARD_FIFO1,                                                 \/*!< standard frame and used FIFO1 *\/$/;"	e	enum:__anon38
CAN_STAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	48;"	d
CAN_STATE_PENDING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	642;"	d
CAN_STAT_ERRIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	173;"	d
CAN_STAT_IWS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	171;"	d
CAN_STAT_LASTRX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	178;"	d
CAN_STAT_RS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	177;"	d
CAN_STAT_RXL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	179;"	d
CAN_STAT_SLPIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	175;"	d
CAN_STAT_SLPWS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	172;"	d
CAN_STAT_TS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	176;"	d
CAN_STAT_WUIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	174;"	d
CAN_TDCMOD_CALC_AND_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	727;"	d
CAN_TDCMOD_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	728;"	d
CAN_TIMEOUT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	747;"	d
CAN_TMDATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	144;"	d
CAN_TMDATA00	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	61;"	d
CAN_TMDATA01	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	65;"	d
CAN_TMDATA02	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	69;"	d
CAN_TMDATA0_DB0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	289;"	d
CAN_TMDATA0_DB1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	290;"	d
CAN_TMDATA0_DB2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	291;"	d
CAN_TMDATA0_DB3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	292;"	d
CAN_TMDATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	145;"	d
CAN_TMDATA10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	62;"	d
CAN_TMDATA11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	66;"	d
CAN_TMDATA12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	70;"	d
CAN_TMDATA1_DB4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	295;"	d
CAN_TMDATA1_DB5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	296;"	d
CAN_TMDATA1_DB6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	297;"	d
CAN_TMDATA1_DB7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	298;"	d
CAN_TMI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	142;"	d
CAN_TMI0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	59;"	d
CAN_TMI1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	63;"	d
CAN_TMI2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	67;"	d
CAN_TMI_EFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	277;"	d
CAN_TMI_FF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	276;"	d
CAN_TMI_FT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	275;"	d
CAN_TMI_SFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	278;"	d
CAN_TMI_TEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	274;"	d
CAN_TMP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	143;"	d
CAN_TMP0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	60;"	d
CAN_TMP1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	64;"	d
CAN_TMP2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	68;"	d
CAN_TMP_BRS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	283;"	d
CAN_TMP_DLENC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	281;"	d
CAN_TMP_ESI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	282;"	d
CAN_TMP_FDF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	284;"	d
CAN_TMP_TS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	286;"	d
CAN_TMP_TSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	285;"	d
CAN_TRANSMIT_FAILED	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_TRANSMIT_FAILED = 0,                                            \/*!< CAN transmitted failure *\/$/;"	e	enum:__anon37
CAN_TRANSMIT_NOMAILBOX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_TRANSMIT_NOMAILBOX = 4,                                         \/*!< no empty mailbox to be used for CAN *\/$/;"	e	enum:__anon37
CAN_TRANSMIT_OK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_TRANSMIT_OK = 1,                                                \/*!< CAN transmitted success *\/$/;"	e	enum:__anon37
CAN_TRANSMIT_PENDING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_TRANSMIT_PENDING = 2,                                           \/*!< CAN transmitted pending *\/$/;"	e	enum:__anon37
CAN_TSTAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	49;"	d
CAN_TSTAT_MAL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	184;"	d
CAN_TSTAT_MAL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	189;"	d
CAN_TSTAT_MAL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	194;"	d
CAN_TSTAT_MST0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	186;"	d
CAN_TSTAT_MST1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	191;"	d
CAN_TSTAT_MST2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	196;"	d
CAN_TSTAT_MTE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	185;"	d
CAN_TSTAT_MTE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	190;"	d
CAN_TSTAT_MTE2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	195;"	d
CAN_TSTAT_MTF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	182;"	d
CAN_TSTAT_MTF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	187;"	d
CAN_TSTAT_MTF2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	192;"	d
CAN_TSTAT_MTFNERR0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	183;"	d
CAN_TSTAT_MTFNERR1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	188;"	d
CAN_TSTAT_MTFNERR2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	193;"	d
CAN_TSTAT_NUM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	197;"	d
CAN_TSTAT_TME0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	198;"	d
CAN_TSTAT_TME1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	199;"	d
CAN_TSTAT_TME2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	200;"	d
CAN_TSTAT_TMLS0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	201;"	d
CAN_TSTAT_TMLS1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	202;"	d
CAN_TSTAT_TMLS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	203;"	d
CAN_TX_MESSAGE_STRUCT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    CAN_TX_MESSAGE_STRUCT,                                              \/* CAN transmit message struct *\/$/;"	e	enum:__anon39
CBI_PROTOCOL	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	47;"	d
CCHP_PROT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	444;"	d
CCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon14
CFG0_AHBPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	522;"	d
CFG0_APB1PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	534;"	d
CFG0_APB2PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	542;"	d
CFG0_CKOUT0SEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	613;"	d
CFG0_PLLMF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	568;"	d
CFG0_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	301;"	d
CFG0_SCS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	510;"	d
CFG0_SCSS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	516;"	d
CFG0_USBPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	603;"	d
CFG1_PLL1MF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	678;"	d
CFG1_PLL2MF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	690;"	d
CFG1_PREDV0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	640;"	d
CFG1_PREDV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	659;"	d
CFG1_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	302;"	d
CFG_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	64;"	d
CFG_WIN	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	42;"	d	file:
CFSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon14
CHCTL_MWIDTH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	195;"	d
CHCTL_PRIO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	201;"	d
CHCTL_PWIDTH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	189;"	d
CHN_LANGID	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	60;"	d
CH_DIR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	505;"	d
CH_EPTYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	506;"	d
CID0	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t CID0;                    \/*!< Offset: 0xFF0 (R\/ )  ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon17
CID1	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t CID1;                    \/*!< Offset: 0xFF4 (R\/ )  ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon17
CID2	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t CID2;                    \/*!< Offset: 0xFF8 (R\/ )  ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon17
CID3	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t CID3;                    \/*!< Offset: 0xFFC (R\/ )  ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon17
CID_CID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	246;"	d
CIRC_BUF	.\Bsp\circular_buffer.h	/^typedef struct CIRC_BUF {$/;"	s
CK_AHB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    CK_AHB,                                                                 \/*!< AHB clock *\/$/;"	e	enum:__anon63
CK_APB1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    CK_APB1,                                                                \/*!< APB1 clock *\/$/;"	e	enum:__anon63
CK_APB2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    CK_APB2,                                                                \/*!< APB2 clock *\/$/;"	e	enum:__anon63
CK_SYS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    CK_SYS      = 0,                                                        \/*!< system clock *\/$/;"	e	enum:__anon63
CLAIMCLR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon20
CLAIMSET	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon20
CLASS_FSM_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	68;"	d
CLASS_REQ_FSM_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	67;"	d
CLOCKDIVISION_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	42;"	d	file:
CLT2_CTSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	314;"	d
CLT2_DENR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	299;"	d
CLT2_DENT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	304;"	d
CLT2_RTSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	309;"	d
CMD_FSM_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	65;"	d
COMP0	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon19
COMP1	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon19
COMP2	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon19
COMP3	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon19
COM_CLK	.\Bsp\uart.c	/^static rcu_periph_enum COM_CLK[COMn] = {EVAL_COM0_CLK};$/;"	v	file:
COM_GPIO_CLK	.\Bsp\uart.c	/^static rcu_periph_enum COM_GPIO_CLK[COMn] = {EVAL_COM0_GPIO_CLK};$/;"	v	file:
COM_GPIO_PORT	.\Bsp\uart.c	/^static uint32_t COM_GPIO_PORT[COMn] = {EVAL_COM0_GPIO_PORT};$/;"	v	file:
COM_RX_PIN	.\Bsp\uart.c	/^static uint32_t COM_RX_PIN[COMn] = {EVAL_COM0_RX_PIN};$/;"	v	file:
COM_TX_PIN	.\Bsp\uart.c	/^static uint32_t COM_TX_PIN[COMn] = {EVAL_COM0_TX_PIN};$/;"	v	file:
COMn	.\Bsp\uart.c	27;"	d	file:
CONTROL_Type	.\Firmware\CMSIS\core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon11
COUNTERDIRECTION_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	41;"	d	file:
CPACR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon14
CPICNT	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon19
CPUID	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon14
CRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	43;"	d
CRC_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	248;"	d
CRC_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	48;"	d
CRC_CTL_RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	58;"	d
CRC_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	46;"	d
CRC_DATA_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	52;"	d
CRC_DATA_RESET_VALUE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	39;"	d	file:
CRC_FDATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	47;"	d
CRC_FDATA_FDATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	55;"	d
CRC_FDATA_RESET_VALUE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	40;"	d	file:
CSPSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon20
CTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	43;"	d
CTC_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	236;"	d
CTC_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	46;"	d
CTC_CTL0_AUTOTRIM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	58;"	d
CTC_CTL0_CKOKIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	53;"	d
CTC_CTL0_CKWARNIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	54;"	d
CTC_CTL0_CNTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	57;"	d
CTC_CTL0_EREFIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	56;"	d
CTC_CTL0_ERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	55;"	d
CTC_CTL0_SWREFPUL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	59;"	d
CTC_CTL0_TRIMVALUE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	60;"	d
CTC_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	47;"	d
CTC_CTL1_CKLIM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	64;"	d
CTC_CTL1_REFPOL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	67;"	d
CTC_CTL1_REFPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	65;"	d
CTC_CTL1_REFSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	66;"	d
CTC_CTL1_RLVALUE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	63;"	d
CTC_FLAG_CKERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	132;"	d
CTC_FLAG_CKOK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	128;"	d
CTC_FLAG_CKWARN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	129;"	d
CTC_FLAG_EREF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	131;"	d
CTC_FLAG_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	130;"	d
CTC_FLAG_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	39;"	d	file:
CTC_FLAG_REFMISS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	133;"	d
CTC_FLAG_TRIMERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	134;"	d
CTC_HARDWARE_TRIM_MODE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	89;"	d
CTC_HARDWARE_TRIM_MODE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	88;"	d
CTC_INTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	49;"	d
CTC_INTC_CKOKIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	81;"	d
CTC_INTC_CKWARNIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	82;"	d
CTC_INTC_EREFIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	84;"	d
CTC_INTC_ERRIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	83;"	d
CTC_INT_CKOK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	113;"	d
CTC_INT_CKWARN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	114;"	d
CTC_INT_EREF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	116;"	d
CTC_INT_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	115;"	d
CTC_INT_FLAG_CKERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	123;"	d
CTC_INT_FLAG_CKOK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	119;"	d
CTC_INT_FLAG_CKWARN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	120;"	d
CTC_INT_FLAG_EREF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	122;"	d
CTC_INT_FLAG_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	121;"	d
CTC_INT_FLAG_REFMISS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	124;"	d
CTC_INT_FLAG_TRIMERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	125;"	d
CTC_LIMIT_VALUE_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	45;"	d	file:
CTC_REFCAP_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	44;"	d	file:
CTC_REFSOURCE_GPIO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	97;"	d
CTC_REFSOURCE_LXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	98;"	d
CTC_REFSOURCE_POLARITY_FALLING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	92;"	d
CTC_REFSOURCE_POLARITY_RISING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	93;"	d
CTC_REFSOURCE_PSC_DIV128	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	110;"	d
CTC_REFSOURCE_PSC_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	107;"	d
CTC_REFSOURCE_PSC_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	104;"	d
CTC_REFSOURCE_PSC_DIV32	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	108;"	d
CTC_REFSOURCE_PSC_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	105;"	d
CTC_REFSOURCE_PSC_DIV64	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	109;"	d
CTC_REFSOURCE_PSC_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	106;"	d
CTC_REFSOURCE_PSC_OFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	103;"	d
CTC_REFSOURCE_USBSOF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	99;"	d
CTC_STAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	48;"	d
CTC_STAT_CKERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	74;"	d
CTC_STAT_CKOKIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	70;"	d
CTC_STAT_CKWARNIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	71;"	d
CTC_STAT_EREFIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	73;"	d
CTC_STAT_ERRIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	72;"	d
CTC_STAT_REFCAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	78;"	d
CTC_STAT_REFDIR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	77;"	d
CTC_STAT_REFMISS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	75;"	d
CTC_STAT_TRIMERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	76;"	d
CTC_TRIMVALUE_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	42;"	d	file:
CTC_TRIM_VALUE_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	43;"	d	file:
CTL0_CAM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	398;"	d
CTL0_CKDIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	413;"	d
CTL0_DISNUM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	150;"	d
CTL0_PM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	256;"	d
CTL0_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	175;"	d
CTL0_REN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	246;"	d
CTL0_SYNCM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	159;"	d
CTL0_TEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	251;"	d
CTL0_WL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	267;"	d
CTL0_WM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	262;"	d
CTL1_CLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	284;"	d
CTL1_CPH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	289;"	d
CTL1_CPL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	294;"	d
CTL1_ETSIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	191;"	d
CTL1_ETSRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	179;"	d
CTL1_LBLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	279;"	d
CTL1_MMC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	538;"	d
CTL1_REFPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	102;"	d
CTL1_REFSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	96;"	d
CTL1_STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	272;"	d
CTL2_IRLP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	319;"	d
CTL3_SCRTNUM_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	41;"	d	file:
CTL_CMD	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	40;"	d	file:
CTL_CNT	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	40;"	d	file:
CTL_DTSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	121;"	d
CTL_DWM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	132;"	d
CTL_LDOVS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	79;"	d
CTL_LVDT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	68;"	d
CTL_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	292;"	d
CTL_TRACE_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	111;"	d
CTRL	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon19
CTRL	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon16
CTRL	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon21
CTRL_COMPLETE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    CTRL_COMPLETE                      \/* the ctrl complete state definition *\/$/;"	e	enum:__anon77
CTRL_DATA	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    CTRL_DATA,                         \/* the ctrl data state definition *\/$/;"	e	enum:__anon77
CTRL_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    CTRL_ERROR,                        \/* the ctrl error state definition *\/$/;"	e	enum:__anon77
CTRL_EVENT_COMPLETE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^    CTRL_EVENT_COMPLETE,   \/* the ctrl complete event *\/$/;"	e	enum:__anon89
CTRL_EVENT_DATA	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^    CTRL_EVENT_DATA,       \/* the ctrl data event *\/$/;"	e	enum:__anon89
CTRL_EVENT_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^    CTRL_EVENT_ERROR,      \/* the ctrl error event *\/$/;"	e	enum:__anon89
CTRL_EVENT_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^    CTRL_EVENT_IDLE = 0,   \/* the ctrl idle event *\/$/;"	e	enum:__anon89
CTRL_EVENT_SETUP	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^    CTRL_EVENT_SETUP,      \/* the ctrl setup event *\/$/;"	e	enum:__anon89
CTRL_EVENT_STALLED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^    CTRL_EVENT_STALLED,    \/* the ctrl stalled event *\/$/;"	e	enum:__anon89
CTRL_EVENT_STATUS	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^    CTRL_EVENT_STATUS,     \/* the ctrl status event *\/$/;"	e	enum:__anon89
CTRL_FSM_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	66;"	d
CTRL_HANDLE_TABLE_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	43;"	d
CTRL_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    CTRL_IDLE = 0,                     \/* the ctrl idle state definition *\/$/;"	e	enum:__anon77
CTRL_SETUP	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    CTRL_SETUP,                        \/* the ctrl setup state definition *\/$/;"	e	enum:__anon77
CTRL_STALLED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    CTRL_STALLED,                      \/* the ctrl stalled state definition *\/$/;"	e	enum:__anon77
CTRL_STATUS	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    CTRL_STATUS,                       \/* the ctrl status state definition *\/$/;"	e	enum:__anon77
CYCCNT	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon19
CalChecksum	.\Project\main.c	/^uint16_t CalChecksum(uint8_t * data, uint16_t len)$/;"	f
CircBuf_Alloc	.\Bsp\circular_buffer.c	/^int CircBuf_Alloc(CircBuf_t *CBuf, unsigned int Size) {$/;"	f
CircBuf_At	.\Bsp\circular_buffer.c	/^unsigned char CircBuf_At(CircBuf_t *CBuf, unsigned int offset) {$/;"	f
CircBuf_Drop	.\Bsp\circular_buffer.c	/^void CircBuf_Drop(CircBuf_t *CBuf, unsigned int LenToDrop) {$/;"	f
CircBuf_Free	.\Bsp\circular_buffer.c	/^void CircBuf_Free(CircBuf_t *CBuf) {$/;"	f
CircBuf_GetAvalaibleSize	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_GetAvalaibleSize(CircBuf_t *CBuf) {$/;"	f
CircBuf_GetUsedSize	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_GetUsedSize(CircBuf_t *CBuf) {$/;"	f
CircBuf_Init	.\Bsp\circular_buffer.c	/^int CircBuf_Init(CircBuf_t *CBuf, unsigned char *Buff, unsigned int Size) {$/;"	f
CircBuf_IsEmpty	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_IsEmpty(CircBuf_t *CBuf) {$/;"	f
CircBuf_IsFull	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_IsFull(CircBuf_t *CBuf) {$/;"	f
CircBuf_Pop	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_Pop(CircBuf_t *CBuf, unsigned char *data, unsigned int LenToPop) {$/;"	f
CircBuf_PopOneChar	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_PopOneChar(CircBuf_t *CBuf, unsigned char *data) {$/;"	f
CircBuf_Push	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_Push(CircBuf_t *CBuf, unsigned char *data, unsigned int LenToPush) {$/;"	f
CircBuf_Read	.\Bsp\circular_buffer.c	/^unsigned int CircBuf_Read(CircBuf_t *CBuf, unsigned char *data, unsigned int LenToRead) {$/;"	f
CircBuf_t	.\Bsp\circular_buffer.h	/^} CircBuf_t;$/;"	t	typeref:struct:CIRC_BUF
Config	.\Bsp\flash.h	/^}Config;$/;"	t	typeref:struct:__anon3
ControlStatus	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	t	typeref:enum:__anon24
CoreDebug	.\Firmware\CMSIS\core_cm4.h	1407;"	d
CoreDebug_BASE	.\Firmware\CMSIS\core_cm4.h	1395;"	d
CoreDebug_DCRSR_REGSEL_Msk	.\Firmware\CMSIS\core_cm4.h	1339;"	d
CoreDebug_DCRSR_REGSEL_Pos	.\Firmware\CMSIS\core_cm4.h	1338;"	d
CoreDebug_DCRSR_REGWnR_Msk	.\Firmware\CMSIS\core_cm4.h	1336;"	d
CoreDebug_DCRSR_REGWnR_Pos	.\Firmware\CMSIS\core_cm4.h	1335;"	d
CoreDebug_DEMCR_MON_EN_Msk	.\Firmware\CMSIS\core_cm4.h	1355;"	d
CoreDebug_DEMCR_MON_EN_Pos	.\Firmware\CMSIS\core_cm4.h	1354;"	d
CoreDebug_DEMCR_MON_PEND_Msk	.\Firmware\CMSIS\core_cm4.h	1352;"	d
CoreDebug_DEMCR_MON_PEND_Pos	.\Firmware\CMSIS\core_cm4.h	1351;"	d
CoreDebug_DEMCR_MON_REQ_Msk	.\Firmware\CMSIS\core_cm4.h	1346;"	d
CoreDebug_DEMCR_MON_REQ_Pos	.\Firmware\CMSIS\core_cm4.h	1345;"	d
CoreDebug_DEMCR_MON_STEP_Msk	.\Firmware\CMSIS\core_cm4.h	1349;"	d
CoreDebug_DEMCR_MON_STEP_Pos	.\Firmware\CMSIS\core_cm4.h	1348;"	d
CoreDebug_DEMCR_TRCENA_Msk	.\Firmware\CMSIS\core_cm4.h	1343;"	d
CoreDebug_DEMCR_TRCENA_Pos	.\Firmware\CMSIS\core_cm4.h	1342;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	.\Firmware\CMSIS\core_cm4.h	1364;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	.\Firmware\CMSIS\core_cm4.h	1363;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	.\Firmware\CMSIS\core_cm4.h	1370;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	.\Firmware\CMSIS\core_cm4.h	1369;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	.\Firmware\CMSIS\core_cm4.h	1379;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	.\Firmware\CMSIS\core_cm4.h	1378;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	.\Firmware\CMSIS\core_cm4.h	1358;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	.\Firmware\CMSIS\core_cm4.h	1357;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	.\Firmware\CMSIS\core_cm4.h	1361;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	.\Firmware\CMSIS\core_cm4.h	1360;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	.\Firmware\CMSIS\core_cm4.h	1376;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	.\Firmware\CMSIS\core_cm4.h	1375;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	.\Firmware\CMSIS\core_cm4.h	1373;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	.\Firmware\CMSIS\core_cm4.h	1372;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	.\Firmware\CMSIS\core_cm4.h	1367;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	.\Firmware\CMSIS\core_cm4.h	1366;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	.\Firmware\CMSIS\core_cm4.h	1332;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	.\Firmware\CMSIS\core_cm4.h	1331;"	d
CoreDebug_DHCSR_C_HALT_Msk	.\Firmware\CMSIS\core_cm4.h	1329;"	d
CoreDebug_DHCSR_C_HALT_Pos	.\Firmware\CMSIS\core_cm4.h	1328;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	.\Firmware\CMSIS\core_cm4.h	1323;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	.\Firmware\CMSIS\core_cm4.h	1322;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	.\Firmware\CMSIS\core_cm4.h	1320;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	.\Firmware\CMSIS\core_cm4.h	1319;"	d
CoreDebug_DHCSR_C_STEP_Msk	.\Firmware\CMSIS\core_cm4.h	1326;"	d
CoreDebug_DHCSR_C_STEP_Pos	.\Firmware\CMSIS\core_cm4.h	1325;"	d
CoreDebug_DHCSR_DBGKEY_Msk	.\Firmware\CMSIS\core_cm4.h	1299;"	d
CoreDebug_DHCSR_DBGKEY_Pos	.\Firmware\CMSIS\core_cm4.h	1298;"	d
CoreDebug_DHCSR_S_HALT_Msk	.\Firmware\CMSIS\core_cm4.h	1314;"	d
CoreDebug_DHCSR_S_HALT_Pos	.\Firmware\CMSIS\core_cm4.h	1313;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	.\Firmware\CMSIS\core_cm4.h	1308;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	.\Firmware\CMSIS\core_cm4.h	1307;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	.\Firmware\CMSIS\core_cm4.h	1317;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	.\Firmware\CMSIS\core_cm4.h	1316;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	.\Firmware\CMSIS\core_cm4.h	1302;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	.\Firmware\CMSIS\core_cm4.h	1301;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	.\Firmware\CMSIS\core_cm4.h	1305;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	.\Firmware\CMSIS\core_cm4.h	1304;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	.\Firmware\CMSIS\core_cm4.h	1311;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	.\Firmware\CMSIS\core_cm4.h	1310;"	d
CoreDebug_Type	.\Firmware\CMSIS\core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon23
DAC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	43;"	d
DAC0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	44;"	d
DAC0_DO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	59;"	d
DAC0_DO_DAC0_DO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	114;"	d
DAC0_L12DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	51;"	d
DAC0_L12DH_DAC0_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	87;"	d
DAC0_R12DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	50;"	d
DAC0_R12DH_DAC0_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	84;"	d
DAC0_R8DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	52;"	d
DAC0_R8DH_DAC0_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	90;"	d
DAC1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	45;"	d
DAC1_DO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	60;"	d
DAC1_DO_DAC1_DO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	117;"	d
DAC1_L12DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	54;"	d
DAC1_L12DH_DAC1_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	96;"	d
DAC1_R12DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	53;"	d
DAC1_R12DH_DAC1_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	93;"	d
DAC1_R8DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	55;"	d
DAC1_R8DH_DAC1_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	99;"	d
DAC1_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	40;"	d	file:
DACC_L12DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	57;"	d
DACC_L12DH_DAC0_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	106;"	d
DACC_L12DH_DAC1_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	107;"	d
DACC_R12DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	56;"	d
DACC_R12DH_DAC0_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	102;"	d
DACC_R12DH_DAC1_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	103;"	d
DACC_R8DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	58;"	d
DACC_R8DH_DAC0_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	110;"	d
DACC_R8DH_DAC1_DH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	111;"	d
DAC_ALIGN_12B_L	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	169;"	d
DAC_ALIGN_12B_R	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	168;"	d
DAC_ALIGN_8B_R	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	170;"	d
DAC_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	235;"	d
DAC_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	48;"	d
DAC_CTL_DBOFF0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	65;"	d
DAC_CTL_DBOFF1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	72;"	d
DAC_CTL_DDMAEN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	70;"	d
DAC_CTL_DDMAEN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	77;"	d
DAC_CTL_DEN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	64;"	d
DAC_CTL_DEN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	71;"	d
DAC_CTL_DTEN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	66;"	d
DAC_CTL_DTEN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	73;"	d
DAC_CTL_DTSEL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	67;"	d
DAC_CTL_DTSEL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	74;"	d
DAC_CTL_DWBW0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	69;"	d
DAC_CTL_DWBW1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	76;"	d
DAC_CTL_DWM0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	68;"	d
DAC_CTL_DWM1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	75;"	d
DAC_LFSR_BIT0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	153;"	d
DAC_LFSR_BITS10_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	163;"	d
DAC_LFSR_BITS11_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	164;"	d
DAC_LFSR_BITS1_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	154;"	d
DAC_LFSR_BITS2_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	155;"	d
DAC_LFSR_BITS3_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	156;"	d
DAC_LFSR_BITS4_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	157;"	d
DAC_LFSR_BITS5_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	158;"	d
DAC_LFSR_BITS6_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	159;"	d
DAC_LFSR_BITS7_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	160;"	d
DAC_LFSR_BITS8_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	161;"	d
DAC_LFSR_BITS9_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	162;"	d
DAC_SWT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	49;"	d
DAC_SWT_SWTR0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	80;"	d
DAC_SWT_SWTR1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	81;"	d
DAC_TRIANGLE_AMPLITUDE_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	173;"	d
DAC_TRIANGLE_AMPLITUDE_1023	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	182;"	d
DAC_TRIANGLE_AMPLITUDE_127	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	179;"	d
DAC_TRIANGLE_AMPLITUDE_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	176;"	d
DAC_TRIANGLE_AMPLITUDE_2047	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	183;"	d
DAC_TRIANGLE_AMPLITUDE_255	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	180;"	d
DAC_TRIANGLE_AMPLITUDE_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	174;"	d
DAC_TRIANGLE_AMPLITUDE_31	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	177;"	d
DAC_TRIANGLE_AMPLITUDE_4095	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	184;"	d
DAC_TRIANGLE_AMPLITUDE_511	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	181;"	d
DAC_TRIANGLE_AMPLITUDE_63	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	178;"	d
DAC_TRIANGLE_AMPLITUDE_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	175;"	d
DAC_TRIGGER_EXTI_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	128;"	d
DAC_TRIGGER_SOFTWARE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	129;"	d
DAC_TRIGGER_T1_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	126;"	d
DAC_TRIGGER_T2_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	123;"	d
DAC_TRIGGER_T3_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	127;"	d
DAC_TRIGGER_T4_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	125;"	d
DAC_TRIGGER_T5_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	122;"	d
DAC_TRIGGER_T6_TRGO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	124;"	d
DAC_WAVE_BIT_WIDTH_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	139;"	d
DAC_WAVE_BIT_WIDTH_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	148;"	d
DAC_WAVE_BIT_WIDTH_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	149;"	d
DAC_WAVE_BIT_WIDTH_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	150;"	d
DAC_WAVE_BIT_WIDTH_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	140;"	d
DAC_WAVE_BIT_WIDTH_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	141;"	d
DAC_WAVE_BIT_WIDTH_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	142;"	d
DAC_WAVE_BIT_WIDTH_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	143;"	d
DAC_WAVE_BIT_WIDTH_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	144;"	d
DAC_WAVE_BIT_WIDTH_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	145;"	d
DAC_WAVE_BIT_WIDTH_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	146;"	d
DAC_WAVE_BIT_WIDTH_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	147;"	d
DAC_WAVE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	133;"	d
DAC_WAVE_MODE_LFSR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	134;"	d
DAC_WAVE_MODE_TRIANGLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	135;"	d
DAEPINTEN_IEPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	376;"	d
DAEPINTEN_OEPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	375;"	d
DAEPINT_IEPITB	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	372;"	d
DAEPINT_OEPITB	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	371;"	d
DATA_ALIGN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	167;"	d
DATA_RECV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	308;"	d
DATA_STAGE_TIMEOUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	127;"	d
DATA_TRANS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	305;"	d
DBG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	43;"	d
DBG_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	214;"	d
DBG_CAN0_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_CAN0_HOLD              = BIT(14),                   \/*!< debug CAN0 kept when core is halted *\/$/;"	e	enum:__anon40
DBG_CAN1_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_CAN1_HOLD              = BIT(21),                   \/*!< debug CAN1 kept when core is halted *\/$/;"	e	enum:__anon40
DBG_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	47;"	d
DBG_CTL_CAN0_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	65;"	d
DBG_CTL_CAN1_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	72;"	d
DBG_CTL_DSLP_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	55;"	d
DBG_CTL_FWDGT_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	59;"	d
DBG_CTL_I2C0_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	66;"	d
DBG_CTL_I2C1_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	67;"	d
DBG_CTL_SLP_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	54;"	d
DBG_CTL_STB_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	56;"	d
DBG_CTL_TIMER0_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	61;"	d
DBG_CTL_TIMER10_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	78;"	d
DBG_CTL_TIMER11_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	73;"	d
DBG_CTL_TIMER12_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	74;"	d
DBG_CTL_TIMER13_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	75;"	d
DBG_CTL_TIMER1_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	62;"	d
DBG_CTL_TIMER2_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	63;"	d
DBG_CTL_TIMER3_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	64;"	d
DBG_CTL_TIMER4_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	68;"	d
DBG_CTL_TIMER5_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	69;"	d
DBG_CTL_TIMER6_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	70;"	d
DBG_CTL_TIMER7_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	71;"	d
DBG_CTL_TIMER8_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	76;"	d
DBG_CTL_TIMER9_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	77;"	d
DBG_CTL_TRACE_IOEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	57;"	d
DBG_CTL_TRACE_MODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	58;"	d
DBG_CTL_WWDGT_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	60;"	d
DBG_FWDGT_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_FWDGT_HOLD             = BIT(8),                    \/*!< debug FWDGT kept when core is halted *\/$/;"	e	enum:__anon40
DBG_I2C0_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_I2C0_HOLD              = BIT(15),                   \/*!< hold I2C0 smbus when core is halted *\/$/;"	e	enum:__anon40
DBG_I2C1_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_I2C1_HOLD              = BIT(16),                   \/*!< hold I2C1 smbus when core is halted *\/$/;"	e	enum:__anon40
DBG_ID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	46;"	d
DBG_ID_ID_CODE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	51;"	d
DBG_LOW_POWER_DEEPSLEEP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	82;"	d
DBG_LOW_POWER_SLEEP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	81;"	d
DBG_LOW_POWER_STANDBY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	83;"	d
DBG_TIMER0_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER0_HOLD            = BIT(10),                   \/*!< hold TIMER0 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER10_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER10_HOLD           = BIT(30),                   \/*!< hold TIMER10 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER11_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER11_HOLD           = BIT(25),                   \/*!< hold TIMER11 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER12_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER12_HOLD           = BIT(26),                   \/*!< hold TIMER12 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER13_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER13_HOLD           = BIT(27),                   \/*!< hold TIMER13 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER1_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER1_HOLD            = BIT(11),                   \/*!< hold TIMER1 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER2_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER2_HOLD            = BIT(12),                   \/*!< hold TIMER2 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER3_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER3_HOLD            = BIT(13),                   \/*!< hold TIMER3 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER4_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER4_HOLD            = BIT(17),                   \/*!< hold TIMER4 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER5_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER5_HOLD            = BIT(18),                   \/*!< hold TIMER5 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER6_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER6_HOLD            = BIT(19),                   \/*!< hold TIMER6 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER7_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER7_HOLD            = BIT(20),                   \/*!< hold TIMER7 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER8_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER8_HOLD            = BIT(28),                   \/*!< hold TIMER8 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_TIMER9_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_TIMER9_HOLD            = BIT(29),                   \/*!< hold TIMER9 counter when core is halted *\/$/;"	e	enum:__anon40
DBG_WWDGT_HOLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^    DBG_WWDGT_HOLD             = BIT(9),                    \/*!< debug WWDGT kept when core is halted *\/$/;"	e	enum:__anon40
DCFG_DAR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	336;"	d
DCFG_DEVSPEED	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	466;"	d
DCFG_DS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	338;"	d
DCFG_EOPFT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	335;"	d
DCFG_NZLSOH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	337;"	d
DCFG_PFRI	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	477;"	d
DCRDR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon23
DCRSR	.\Firmware\CMSIS\core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon23
DCTL_CGINAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	344;"	d
DCTL_CGONAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	342;"	d
DCTL_GINS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	347;"	d
DCTL_GONS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	346;"	d
DCTL_POIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	341;"	d
DCTL_RWKUP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	349;"	d
DCTL_SD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	348;"	d
DCTL_SGINAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	345;"	d
DCTL_SGONAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	343;"	d
DEMCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon23
DEP0CTL_CNAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	391;"	d
DEP0CTL_EPACT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	397;"	d
DEP0CTL_EPD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	389;"	d
DEP0CTL_EPEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	388;"	d
DEP0CTL_EPTYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	395;"	d
DEP0CTL_MPL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	398;"	d
DEP0CTL_NAKS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	396;"	d
DEP0CTL_SNAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	390;"	d
DEP0CTL_STALL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	393;"	d
DEP0_MPL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	491;"	d
DEPCTL_CNAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	408;"	d
DEPCTL_DPID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	415;"	d
DEPCTL_EOFRM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	414;"	d
DEPCTL_EPACT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	416;"	d
DEPCTL_EPD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	402;"	d
DEPCTL_EPEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	401;"	d
DEPCTL_EPTYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	412;"	d
DEPCTL_MPL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	417;"	d
DEPCTL_NAKS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	413;"	d
DEPCTL_SD0PID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	406;"	d
DEPCTL_SD1PID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	404;"	d
DEPCTL_SEVNFRM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	405;"	d
DEPCTL_SNAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	407;"	d
DEPCTL_SODDFRM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	403;"	d
DEPCTL_STALL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	410;"	d
DEPLEN_PCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	446;"	d
DEPLEN_TLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	447;"	d
DEP_TXFNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	499;"	d
DEP_TYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	498;"	d
DEVICE_MODE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	72;"	d
DEVID	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon20
DEVTYPE	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon20
DEV_ADDR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	464;"	d
DEV_CAN0_ID	.\Bsp\can.c	4;"	d	file:
DEV_CAN0_MASK	.\Bsp\can.c	5;"	d	file:
DEV_CAN1_ID	.\Bsp\can.c	6;"	d	file:
DEV_CAN1_MASK	.\Bsp\can.c	7;"	d	file:
DEV_CAN_BAUDPSC_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	49;"	d	file:
DEV_CAN_BAUD_RATE	.\Bsp\can.c	9;"	d	file:
DEV_CAN_BS1_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	47;"	d	file:
DEV_CAN_BS2_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	48;"	d	file:
DEV_CAN_BT_SEG_MAX	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	43;"	d	file:
DEV_CAN_BT_SEG_MIN	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	44;"	d	file:
DEV_CAN_SJW_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	50;"	d	file:
DFR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon14
DFSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon14
DHCSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon23
DH_12BIT_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	41;"	d	file:
DH_8BIT_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	42;"	d	file:
DIEP0CTL_TXFNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	392;"	d
DIEP0LEN_PCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	435;"	d
DIEP0LEN_TLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	436;"	d
DIEP0TFLEN_IEP0TXFD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	227;"	d
DIEP0TFLEN_IEP0TXRSAR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	228;"	d
DIEPCTL_TXFNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	409;"	d
DIEPFEINTEN_IEPTXFEIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	385;"	d
DIEPINTEN_CITOEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	359;"	d
DIEPINTEN_EPDISEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	360;"	d
DIEPINTEN_EPTXFUDEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	358;"	d
DIEPINTEN_IEPNEEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	357;"	d
DIEPINTEN_TFEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	361;"	d
DIEPINTF_CITO	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	423;"	d
DIEPINTF_EPDIS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	424;"	d
DIEPINTF_EPTXFUD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	422;"	d
DIEPINTF_IEPNE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	421;"	d
DIEPINTF_TF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	425;"	d
DIEPINTF_TXFE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	420;"	d
DIEPTFLEN_IEPTXFD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	253;"	d
DIEPTFLEN_IEPTXRSAR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	254;"	d
DIEPTFSTAT_IEPTFS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	450;"	d
DISABLE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	e	enum:__anon24
DMA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	43;"	d
DMA0_Channel0_IRQHandler	.\Bsp\adc.c	/^void DMA0_Channel0_IRQHandler(void)$/;"	f
DMA0_Channel0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA0_Channel0_IRQHandler         $/;"	l
DMA0_Channel0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA0_Channel0_IRQHandler$/;"	l
DMA0_Channel0_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA0_Channel0_IRQn           = 11,     \/*!< DMA0 channel0 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA0_Channel1_IRQHandler          $/;"	l
DMA0_Channel1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA0_Channel1_IRQn           = 12,     \/*!< DMA0 channel1 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA0_Channel2_IRQHandler        $/;"	l
DMA0_Channel2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA0_Channel2_IRQHandler          $/;"	l
DMA0_Channel2_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA0_Channel2_IRQn           = 13,     \/*!< DMA0 channel2 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel3_IRQHandler	.\Bsp\uart.c	/^void DMA0_Channel3_IRQHandler(void)$/;"	f
DMA0_Channel3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA0_Channel3_IRQHandler         $/;"	l
DMA0_Channel3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA0_Channel3_IRQHandler          $/;"	l
DMA0_Channel3_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA0_Channel3_IRQn           = 14,     \/*!< DMA0 channel3 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel4_IRQHandler	.\Bsp\uart.c	/^void DMA0_Channel4_IRQHandler(void)$/;"	f
DMA0_Channel4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA0_Channel4_IRQHandler          $/;"	l
DMA0_Channel4_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA0_Channel4_IRQn           = 15,     \/*!< DMA0 channel4 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel5_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA0_Channel5_IRQHandler          $/;"	l
DMA0_Channel5_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA0_Channel5_IRQn           = 16,     \/*!< DMA0 channel5 interrupt                                  *\/$/;"	e	enum:IRQn
DMA0_Channel6_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA0_Channel6_IRQHandler          $/;"	l
DMA0_Channel6_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA0_Channel6_IRQn           = 17,     \/*!< DMA0 channel6 interrupt                                  *\/$/;"	e	enum:IRQn
DMA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	44;"	d
DMA1_Channel0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA1_Channel0_IRQHandler          $/;"	l
DMA1_Channel0_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA1_Channel0_IRQn           = 56,     \/*!< DMA1 channel0 global interrupt                           *\/$/;"	e	enum:IRQn
DMA1_Channel1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA1_Channel1_IRQHandler         $/;"	l
DMA1_Channel1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA1_Channel1_IRQHandler          $/;"	l
DMA1_Channel1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA1_Channel1_IRQn           = 57,     \/*!< DMA1 channel1 global interrupt                           *\/$/;"	e	enum:IRQn
DMA1_Channel2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA1_Channel2_IRQHandler         $/;"	l
DMA1_Channel2_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA1_Channel2_IRQn           = 58,     \/*!< DMA1 channel2 global interrupt                           *\/$/;"	e	enum:IRQn
DMA1_Channel3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA1_Channel3_IRQHandler         $/;"	l
DMA1_Channel3_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA1_Channel3_IRQn           = 59,     \/*!< DMA1 channel3 global interrupt                           *\/$/;"	e	enum:IRQn
DMA1_Channel4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DMA1_Channel4_IRQHandler          $/;"	l
DMA1_Channel4_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DMA1_Channel4_IRQn           = 60,     \/*!< DMA1 channel3 global interrupt                           *\/$/;"	e	enum:IRQn
DMACFG_DMATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	345;"	d
DMACFG_DMATC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	367;"	d
DMA_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	245;"	d
DMA_CH0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    DMA_CH0 = 0,                \/*!< DMA channel 0 *\/$/;"	e	enum:__anon41
DMA_CH0CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	50;"	d
DMA_CH0CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	49;"	d
DMA_CH0MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	52;"	d
DMA_CH0PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	51;"	d
DMA_CH1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    DMA_CH1,                    \/*!< DMA channel 1 *\/ $/;"	e	enum:__anon41
DMA_CH1CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	54;"	d
DMA_CH1CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	53;"	d
DMA_CH1MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	56;"	d
DMA_CH1PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	55;"	d
DMA_CH2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    DMA_CH2,                    \/*!< DMA channel 2 *\/ $/;"	e	enum:__anon41
DMA_CH2CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	58;"	d
DMA_CH2CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	57;"	d
DMA_CH2MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	60;"	d
DMA_CH2PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	59;"	d
DMA_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    DMA_CH3,                    \/*!< DMA channel 3 *\/ $/;"	e	enum:__anon41
DMA_CH3CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	62;"	d
DMA_CH3CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	61;"	d
DMA_CH3MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	64;"	d
DMA_CH3PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	63;"	d
DMA_CH4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    DMA_CH4,                    \/*!< DMA channel 4 *\/ $/;"	e	enum:__anon41
DMA_CH4CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	66;"	d
DMA_CH4CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	65;"	d
DMA_CH4MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	68;"	d
DMA_CH4PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	67;"	d
DMA_CH5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    DMA_CH5,                    \/*!< DMA channel 5 *\/ $/;"	e	enum:__anon41
DMA_CH5CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	70;"	d
DMA_CH5CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	69;"	d
DMA_CH5MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	72;"	d
DMA_CH5PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	71;"	d
DMA_CH6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    DMA_CH6                     \/*!< DMA channel 6 *\/$/;"	e	enum:__anon41
DMA_CH6CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	74;"	d
DMA_CH6CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	73;"	d
DMA_CH6MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	76;"	d
DMA_CH6PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	75;"	d
DMA_CHANNEL_CNT_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	209;"	d
DMA_CHCNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	145;"	d
DMA_CHCNT_RESET_VALUE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	151;"	d
DMA_CHCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	144;"	d
DMA_CHCTL_RESET_VALUE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	150;"	d
DMA_CHINTF_RESET_VALUE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	154;"	d
DMA_CHMADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	147;"	d
DMA_CHMADDR_RESET_VALUE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	153;"	d
DMA_CHPADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	146;"	d
DMA_CHPADDR_RESET_VALUE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	152;"	d
DMA_CHXCNT_CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	106;"	d
DMA_CHXCTL_CHEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	92;"	d
DMA_CHXCTL_CMEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	97;"	d
DMA_CHXCTL_DIR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	96;"	d
DMA_CHXCTL_ERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	95;"	d
DMA_CHXCTL_FTFIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	93;"	d
DMA_CHXCTL_HTFIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	94;"	d
DMA_CHXCTL_M2M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	103;"	d
DMA_CHXCTL_MNAGA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	99;"	d
DMA_CHXCTL_MWIDTH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	101;"	d
DMA_CHXCTL_PNAGA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	98;"	d
DMA_CHXCTL_PRIO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	102;"	d
DMA_CHXCTL_PWIDTH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	100;"	d
DMA_CHXMADDR_MADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	112;"	d
DMA_CHXPADDR_PADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	109;"	d
DMA_FLAG_ADD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	141;"	d
DMA_FLAG_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	168;"	d
DMA_FLAG_FTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	166;"	d
DMA_FLAG_G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	165;"	d
DMA_FLAG_HTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	167;"	d
DMA_INTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	48;"	d
DMA_INTC_ERRIFC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	89;"	d
DMA_INTC_FTFIFC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	87;"	d
DMA_INTC_GIFC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	86;"	d
DMA_INTC_HTFIFC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	88;"	d
DMA_INTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	47;"	d
DMA_INTF_ERRIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	83;"	d
DMA_INTF_FTFIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	81;"	d
DMA_INTF_GIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	80;"	d
DMA_INTF_HTFIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	82;"	d
DMA_INT_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	174;"	d
DMA_INT_FLAG_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	162;"	d
DMA_INT_FLAG_FTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	160;"	d
DMA_INT_FLAG_G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	159;"	d
DMA_INT_FLAG_HTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	161;"	d
DMA_INT_FTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	172;"	d
DMA_INT_HTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	173;"	d
DMA_MEMORY_INCREASE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	185;"	d
DMA_MEMORY_INCREASE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	186;"	d
DMA_MEMORY_TO_PERIPHERAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	178;"	d
DMA_MEMORY_WIDTH_16BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	197;"	d
DMA_MEMORY_WIDTH_32BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	198;"	d
DMA_MEMORY_WIDTH_8BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	196;"	d
DMA_PERIPHERAL_TO_MEMORY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	177;"	d
DMA_PERIPHERAL_WIDTH_16BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	191;"	d
DMA_PERIPHERAL_WIDTH_32BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	192;"	d
DMA_PERIPHERAL_WIDTH_8BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	190;"	d
DMA_PERIPH_INCREASE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	181;"	d
DMA_PERIPH_INCREASE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	182;"	d
DMA_PRIORITY_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	204;"	d
DMA_PRIORITY_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	202;"	d
DMA_PRIORITY_MEDIUM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	203;"	d
DMA_PRIORITY_ULTRA_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	205;"	d
DMA_WRONG_HANDLE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	40;"	d	file:
DOEP0CTL_SNOOP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	394;"	d
DOEP0LEN_PCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	440;"	d
DOEP0LEN_STPCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	439;"	d
DOEP0LEN_TLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	441;"	d
DOEPCTL_SNOOP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	411;"	d
DOEPINTEN_BTBSTPEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	364;"	d
DOEPINTEN_EPDISEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	367;"	d
DOEPINTEN_EPRXFOVREN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	365;"	d
DOEPINTEN_STPFEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	366;"	d
DOEPINTEN_TFEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	368;"	d
DOEPINTF_BTBSTP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	428;"	d
DOEPINTF_EPDIS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	431;"	d
DOEPINTF_EPRXFOVR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	429;"	d
DOEPINTF_STPF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	430;"	d
DOEPINTF_TF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	432;"	d
DOEPLEN_RXDPID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	444;"	d
DOEPLEN_STPCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	445;"	d
DPID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         DPID;         \/* endpoint transfer data pid *\/$/;"	m	struct:__anon102
DPID_DATA0	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	88;"	d
DPID_DATA1	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	89;"	d
DPID_DATA2	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	90;"	d
DPID_MDATA	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	91;"	d
DSTAT_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	63;"	d
DSTAT_ENUMSPD_FS_PHY_48MHZ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	65;"	d
DSTAT_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	62;"	d
DSTAT_ENUMSPD_LS_PHY_6MHZ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	64;"	d
DSTAT_ES	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	353;"	d
DSTAT_FNRSOF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	352;"	d
DSTAT_SPST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	354;"	d
DSV_DSLPVS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	718;"	d
DVBUSDT_DVBUSDT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	379;"	d
DVBUSPT_DVBUSPT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	382;"	d
DWBW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	138;"	d
DWT	.\Firmware\CMSIS\core_cm4.h	1405;"	d
DWT_BASE	.\Firmware\CMSIS\core_cm4.h	1393;"	d
DWT_CPICNT_CPICNT_Msk	.\Firmware\CMSIS\core_cm4.h	876;"	d
DWT_CPICNT_CPICNT_Pos	.\Firmware\CMSIS\core_cm4.h	875;"	d
DWT_CTRL_CPIEVTENA_Msk	.\Firmware\CMSIS\core_cm4.h	851;"	d
DWT_CTRL_CPIEVTENA_Pos	.\Firmware\CMSIS\core_cm4.h	850;"	d
DWT_CTRL_CYCCNTENA_Msk	.\Firmware\CMSIS\core_cm4.h	872;"	d
DWT_CTRL_CYCCNTENA_Pos	.\Firmware\CMSIS\core_cm4.h	871;"	d
DWT_CTRL_CYCEVTENA_Msk	.\Firmware\CMSIS\core_cm4.h	836;"	d
DWT_CTRL_CYCEVTENA_Pos	.\Firmware\CMSIS\core_cm4.h	835;"	d
DWT_CTRL_CYCTAP_Msk	.\Firmware\CMSIS\core_cm4.h	863;"	d
DWT_CTRL_CYCTAP_Pos	.\Firmware\CMSIS\core_cm4.h	862;"	d
DWT_CTRL_EXCEVTENA_Msk	.\Firmware\CMSIS\core_cm4.h	848;"	d
DWT_CTRL_EXCEVTENA_Pos	.\Firmware\CMSIS\core_cm4.h	847;"	d
DWT_CTRL_EXCTRCENA_Msk	.\Firmware\CMSIS\core_cm4.h	854;"	d
DWT_CTRL_EXCTRCENA_Pos	.\Firmware\CMSIS\core_cm4.h	853;"	d
DWT_CTRL_FOLDEVTENA_Msk	.\Firmware\CMSIS\core_cm4.h	839;"	d
DWT_CTRL_FOLDEVTENA_Pos	.\Firmware\CMSIS\core_cm4.h	838;"	d
DWT_CTRL_LSUEVTENA_Msk	.\Firmware\CMSIS\core_cm4.h	842;"	d
DWT_CTRL_LSUEVTENA_Pos	.\Firmware\CMSIS\core_cm4.h	841;"	d
DWT_CTRL_NOCYCCNT_Msk	.\Firmware\CMSIS\core_cm4.h	830;"	d
DWT_CTRL_NOCYCCNT_Pos	.\Firmware\CMSIS\core_cm4.h	829;"	d
DWT_CTRL_NOEXTTRIG_Msk	.\Firmware\CMSIS\core_cm4.h	827;"	d
DWT_CTRL_NOEXTTRIG_Pos	.\Firmware\CMSIS\core_cm4.h	826;"	d
DWT_CTRL_NOPRFCNT_Msk	.\Firmware\CMSIS\core_cm4.h	833;"	d
DWT_CTRL_NOPRFCNT_Pos	.\Firmware\CMSIS\core_cm4.h	832;"	d
DWT_CTRL_NOTRCPKT_Msk	.\Firmware\CMSIS\core_cm4.h	824;"	d
DWT_CTRL_NOTRCPKT_Pos	.\Firmware\CMSIS\core_cm4.h	823;"	d
DWT_CTRL_NUMCOMP_Msk	.\Firmware\CMSIS\core_cm4.h	821;"	d
DWT_CTRL_NUMCOMP_Pos	.\Firmware\CMSIS\core_cm4.h	820;"	d
DWT_CTRL_PCSAMPLENA_Msk	.\Firmware\CMSIS\core_cm4.h	857;"	d
DWT_CTRL_PCSAMPLENA_Pos	.\Firmware\CMSIS\core_cm4.h	856;"	d
DWT_CTRL_POSTINIT_Msk	.\Firmware\CMSIS\core_cm4.h	866;"	d
DWT_CTRL_POSTINIT_Pos	.\Firmware\CMSIS\core_cm4.h	865;"	d
DWT_CTRL_POSTPRESET_Msk	.\Firmware\CMSIS\core_cm4.h	869;"	d
DWT_CTRL_POSTPRESET_Pos	.\Firmware\CMSIS\core_cm4.h	868;"	d
DWT_CTRL_SLEEPEVTENA_Msk	.\Firmware\CMSIS\core_cm4.h	845;"	d
DWT_CTRL_SLEEPEVTENA_Pos	.\Firmware\CMSIS\core_cm4.h	844;"	d
DWT_CTRL_SYNCTAP_Msk	.\Firmware\CMSIS\core_cm4.h	860;"	d
DWT_CTRL_SYNCTAP_Pos	.\Firmware\CMSIS\core_cm4.h	859;"	d
DWT_EXCCNT_EXCCNT_Msk	.\Firmware\CMSIS\core_cm4.h	880;"	d
DWT_EXCCNT_EXCCNT_Pos	.\Firmware\CMSIS\core_cm4.h	879;"	d
DWT_FOLDCNT_FOLDCNT_Msk	.\Firmware\CMSIS\core_cm4.h	892;"	d
DWT_FOLDCNT_FOLDCNT_Pos	.\Firmware\CMSIS\core_cm4.h	891;"	d
DWT_FUNCTION_CYCMATCH_Msk	.\Firmware\CMSIS\core_cm4.h	918;"	d
DWT_FUNCTION_CYCMATCH_Pos	.\Firmware\CMSIS\core_cm4.h	917;"	d
DWT_FUNCTION_DATAVADDR0_Msk	.\Firmware\CMSIS\core_cm4.h	906;"	d
DWT_FUNCTION_DATAVADDR0_Pos	.\Firmware\CMSIS\core_cm4.h	905;"	d
DWT_FUNCTION_DATAVADDR1_Msk	.\Firmware\CMSIS\core_cm4.h	903;"	d
DWT_FUNCTION_DATAVADDR1_Pos	.\Firmware\CMSIS\core_cm4.h	902;"	d
DWT_FUNCTION_DATAVMATCH_Msk	.\Firmware\CMSIS\core_cm4.h	915;"	d
DWT_FUNCTION_DATAVMATCH_Pos	.\Firmware\CMSIS\core_cm4.h	914;"	d
DWT_FUNCTION_DATAVSIZE_Msk	.\Firmware\CMSIS\core_cm4.h	909;"	d
DWT_FUNCTION_DATAVSIZE_Pos	.\Firmware\CMSIS\core_cm4.h	908;"	d
DWT_FUNCTION_EMITRANGE_Msk	.\Firmware\CMSIS\core_cm4.h	921;"	d
DWT_FUNCTION_EMITRANGE_Pos	.\Firmware\CMSIS\core_cm4.h	920;"	d
DWT_FUNCTION_FUNCTION_Msk	.\Firmware\CMSIS\core_cm4.h	924;"	d
DWT_FUNCTION_FUNCTION_Pos	.\Firmware\CMSIS\core_cm4.h	923;"	d
DWT_FUNCTION_LNK1ENA_Msk	.\Firmware\CMSIS\core_cm4.h	912;"	d
DWT_FUNCTION_LNK1ENA_Pos	.\Firmware\CMSIS\core_cm4.h	911;"	d
DWT_FUNCTION_MATCHED_Msk	.\Firmware\CMSIS\core_cm4.h	900;"	d
DWT_FUNCTION_MATCHED_Pos	.\Firmware\CMSIS\core_cm4.h	899;"	d
DWT_LSUCNT_LSUCNT_Msk	.\Firmware\CMSIS\core_cm4.h	888;"	d
DWT_LSUCNT_LSUCNT_Pos	.\Firmware\CMSIS\core_cm4.h	887;"	d
DWT_MASK_MASK_Msk	.\Firmware\CMSIS\core_cm4.h	896;"	d
DWT_MASK_MASK_Pos	.\Firmware\CMSIS\core_cm4.h	895;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	.\Firmware\CMSIS\core_cm4.h	884;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	.\Firmware\CMSIS\core_cm4.h	883;"	d
DWT_Type	.\Firmware\CMSIS\core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon19
DebugMon_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^DebugMon_Handler$/;"	l
DebugMon_Handler	.\Project\gd32e10x_it.c	/^void DebugMon_Handler(void)$/;"	f
DebugMonitor_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    DebugMonitor_IRQn            = -4,     \/*!< 12 Cortex-M4 debug monitor interrupt                     *\/$/;"	e	enum:IRQn
Default_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^Default_Handler PROC$/;"	l
ENABLE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	e	enum:__anon24
ENG_LANGID	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	59;"	d
ENUM_DEV_CONFIGURED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_DEV_CONFIGURED                \/* the enum device configuration state definition *\/$/;"	e	enum:__anon76
ENUM_EVENT_SET_ADDR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUM_EVENT_SET_ADDR,                   \/* the enum set address event *\/$/;"	e	enum:__anon91
ENUM_FSM_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	64;"	d
ENUM_GET_CFG_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_GET_CFG_DESC,                 \/* the enum get configuration descripter state definition *\/$/;"	e	enum:__anon76
ENUM_GET_FULL_CFG_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_GET_FULL_CFG_DESC,            \/* the enum get full configuration descripter state definition *\/$/;"	e	enum:__anon76
ENUM_GET_FULL_DEV_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_GET_FULL_DEV_DESC,            \/* the enum get full device descripter state definition *\/$/;"	e	enum:__anon76
ENUM_GET_MFC_STRING_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_GET_MFC_STRING_DESC,          \/* the enum get MFC string descripter state definition *\/$/;"	e	enum:__anon76
ENUM_GET_PRODUCT_STRING_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_GET_PRODUCT_STRING_DESC,      \/* the enum get product string descripter state definition *\/$/;"	e	enum:__anon76
ENUM_GET_SERIALNUM_STRING_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_GET_SERIALNUM_STRING_DESC,    \/* the enum get serialnum string descripter state definition *\/$/;"	e	enum:__anon76
ENUM_HANDLE_TABLE_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	48;"	d
ENUM_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_IDLE = 0,                     \/* the enum idle state definition *\/$/;"	e	enum:__anon76
ENUM_SET_ADDR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_SET_ADDR,                     \/* the enum set address state definition *\/$/;"	e	enum:__anon76
ENUM_SET_CONFIGURATION	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ENUM_SET_CONFIGURATION,            \/* the enum set congiguration state definition *\/$/;"	e	enum:__anon76
ENUN_EVENT_DEV_CONFIGURED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_DEV_CONFIGURED              \/* the enum device configured event *\/$/;"	e	enum:__anon91
ENUN_EVENT_GET_CFG_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_GET_CFG_DESC,               \/* the enum get congiguration descripter event *\/$/;"	e	enum:__anon91
ENUN_EVENT_GET_FULL_CFG_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_GET_FULL_CFG_DESC,          \/* the enum get full configuration descripter event *\/$/;"	e	enum:__anon91
ENUN_EVENT_GET_FULL_DEV_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_GET_FULL_DEV_DESC,          \/* the enum get full device descripter event *\/$/;"	e	enum:__anon91
ENUN_EVENT_GET_MFC_STRING_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_GET_MFC_STRING_DESC,        \/* the enum get MFC string descripter event *\/$/;"	e	enum:__anon91
ENUN_EVENT_GET_PRODUCT_STRING_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_GET_PRODUCT_STRING_DESC,    \/* the enum get product string event *\/$/;"	e	enum:__anon91
ENUN_EVENT_GET_SERIALNUM_STRING_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_GET_SERIALNUM_STRING_DESC,  \/* the enum get serialnum string event *\/$/;"	e	enum:__anon91
ENUN_EVENT_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_IDLE = 0,                   \/* the enum idle event *\/$/;"	e	enum:__anon91
ENUN_EVENT_SET_CONFIGURATION	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^    ENUN_EVENT_SET_CONFIGURATION,          \/* the enum set configuration event *\/$/;"	e	enum:__anon91
EP0MPL_16	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	495;"	d
EP0MPL_32	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	494;"	d
EP0MPL_64	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	493;"	d
EP0MPL_8	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	496;"	d
EP0_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	525;"	d
EP0_MAXLEN	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static const uint8_t EP0_MAXLEN[4] = {$/;"	v	file:
EP0_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	524;"	d
EP1_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	527;"	d
EP1_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	526;"	d
EP2_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	529;"	d
EP2_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	528;"	d
EP3_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	531;"	d
EP3_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	530;"	d
EP_DIR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	110;"	d
EP_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	111;"	d
ERROR	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrStatus;$/;"	e	enum:__anon26
ERR_ERRN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	632;"	d
ERR_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	361;"	d
EVAL_COM0	.\Bsp\uart.c	21;"	d	file:
EVAL_COM0_CLK	.\Bsp\uart.c	22;"	d	file:
EVAL_COM0_GPIO_CLK	.\Bsp\uart.c	26;"	d	file:
EVAL_COM0_GPIO_PORT	.\Bsp\uart.c	25;"	d	file:
EVAL_COM0_RX_PIN	.\Bsp\uart.c	24;"	d	file:
EVAL_COM0_TX_PIN	.\Bsp\uart.c	23;"	d	file:
EXCCNT	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon19
EXMC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	43;"	d
EXMC_ACCESS_MODE_A	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	139;"	d
EXMC_ACCESS_MODE_B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	140;"	d
EXMC_ACCESS_MODE_C	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	141;"	d
EXMC_ACCESS_MODE_D	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	142;"	d
EXMC_ASYN_WRITE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	183;"	d
EXMC_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	215;"	d
EXMC_CRAM_AUTO_SPLIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	120;"	d
EXMC_CRAM_PAGE_SIZE_1024_BYTES	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	124;"	d
EXMC_CRAM_PAGE_SIZE_128_BYTES	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	121;"	d
EXMC_CRAM_PAGE_SIZE_256_BYTES	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	122;"	d
EXMC_CRAM_PAGE_SIZE_512_BYTES	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	123;"	d
EXMC_DATALAT_10_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	154;"	d
EXMC_DATALAT_11_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	155;"	d
EXMC_DATALAT_12_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	156;"	d
EXMC_DATALAT_13_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	157;"	d
EXMC_DATALAT_14_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	158;"	d
EXMC_DATALAT_15_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	159;"	d
EXMC_DATALAT_16_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	160;"	d
EXMC_DATALAT_17_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	161;"	d
EXMC_DATALAT_2_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	146;"	d
EXMC_DATALAT_3_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	147;"	d
EXMC_DATALAT_4_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	148;"	d
EXMC_DATALAT_5_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	149;"	d
EXMC_DATALAT_6_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	150;"	d
EXMC_DATALAT_7_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	151;"	d
EXMC_DATALAT_8_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	152;"	d
EXMC_DATALAT_9_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	153;"	d
EXMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXMC_IRQHandler                   $/;"	l
EXMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXMC_IRQHandler                   $/;"	l
EXMC_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXMC_IRQn                    = 48,     \/*!< EXMC global interrupt                                    *\/$/;"	e	enum:IRQn
EXMC_MEMORY_TYPE_NOR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	135;"	d
EXMC_MEMORY_TYPE_PSRAM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	134;"	d
EXMC_MEMORY_TYPE_SRAM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	133;"	d
EXMC_NOR_DATABUS_WIDTH_16B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	129;"	d
EXMC_NOR_DATABUS_WIDTH_8B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	128;"	d
EXMC_NWAIT_CONFIG_BEFORE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	187;"	d
EXMC_NWAIT_CONFIG_DURING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	188;"	d
EXMC_NWAIT_POLARITY_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	192;"	d
EXMC_NWAIT_POLARITY_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	191;"	d
EXMC_SNCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	47;"	d
EXMC_SNCTL_ASYNCWAIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	65;"	d
EXMC_SNCTL_CPS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	66;"	d
EXMC_SNCTL_EXMODEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	64;"	d
EXMC_SNCTL_NRBKEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	53;"	d
EXMC_SNCTL_NREN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	57;"	d
EXMC_SNCTL_NRMUX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	54;"	d
EXMC_SNCTL_NRTP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	55;"	d
EXMC_SNCTL_NRW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	56;"	d
EXMC_SNCTL_NRWTCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	61;"	d
EXMC_SNCTL_NRWTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	63;"	d
EXMC_SNCTL_NRWTPOL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	59;"	d
EXMC_SNCTL_SBRSTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	58;"	d
EXMC_SNCTL_SYNCWR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	67;"	d
EXMC_SNCTL_WRAPEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	60;"	d
EXMC_SNCTL_WREN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	62;"	d
EXMC_SNTCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	48;"	d
EXMC_SNTCFG_AHLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	71;"	d
EXMC_SNTCFG_ASET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	70;"	d
EXMC_SNTCFG_ASYNCMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	76;"	d
EXMC_SNTCFG_BUSLAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	73;"	d
EXMC_SNTCFG_CKDIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	74;"	d
EXMC_SNTCFG_DLAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	75;"	d
EXMC_SNTCFG_DSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	72;"	d
EXMC_SNWTCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	49;"	d
EXMC_SNWTCFG_WAHLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	80;"	d
EXMC_SNWTCFG_WASET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	79;"	d
EXMC_SNWTCFG_WASYNCMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	83;"	d
EXMC_SNWTCFG_WBUSLAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	82;"	d
EXMC_SNWTCFG_WDSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	81;"	d
EXMC_SYN_CLOCK_RATIO_10_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	174;"	d
EXMC_SYN_CLOCK_RATIO_11_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	175;"	d
EXMC_SYN_CLOCK_RATIO_12_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	176;"	d
EXMC_SYN_CLOCK_RATIO_13_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	177;"	d
EXMC_SYN_CLOCK_RATIO_14_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	178;"	d
EXMC_SYN_CLOCK_RATIO_15_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	179;"	d
EXMC_SYN_CLOCK_RATIO_16_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	180;"	d
EXMC_SYN_CLOCK_RATIO_2_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	166;"	d
EXMC_SYN_CLOCK_RATIO_3_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	167;"	d
EXMC_SYN_CLOCK_RATIO_4_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	168;"	d
EXMC_SYN_CLOCK_RATIO_5_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	169;"	d
EXMC_SYN_CLOCK_RATIO_6_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	170;"	d
EXMC_SYN_CLOCK_RATIO_7_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	171;"	d
EXMC_SYN_CLOCK_RATIO_8_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	172;"	d
EXMC_SYN_CLOCK_RATIO_9_CLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	173;"	d
EXMC_SYN_CLOCK_RATIO_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	165;"	d
EXMC_SYN_WRITE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	184;"	d
EXTI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	43;"	d
EXTI0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXTI0_IRQHandler                  $/;"	l
EXTI0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXTI0_IRQHandler$/;"	l
EXTI0_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXTI0_IRQn                   = 6,      \/*!< EXTI line 0 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI10_15_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXTI10_15_IRQHandler              $/;"	l
EXTI10_15_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXTI10_15_IRQn               = 40,     \/*!< EXTI[15:10] interrupts                                   *\/$/;"	e	enum:IRQn
EXTI1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXTI1_IRQHandler                 $/;"	l
EXTI1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXTI1_IRQHandler$/;"	l
EXTI1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXTI1_IRQn                   = 7,      \/*!< EXTI line 1 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXTI2_IRQHandler                $/;"	l
EXTI2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXTI2_IRQHandler                  $/;"	l
EXTI2_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXTI2_IRQn                   = 8,      \/*!< EXTI line 2 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXTI3_IRQHandler                 $/;"	l
EXTI3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXTI3_IRQHandler$/;"	l
EXTI3_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXTI3_IRQn                   = 9,      \/*!< EXTI line 3 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXTI4_IRQHandler                  $/;"	l
EXTI4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXTI4_IRQHandler$/;"	l
EXTI4_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXTI4_IRQn                   = 10,     \/*!< EXTI line 4 interrupts                                   *\/$/;"	e	enum:IRQn
EXTI5_9_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^EXTI5_9_IRQHandler                $/;"	l
EXTI5_9_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    EXTI5_9_IRQn                 = 23,     \/*!< EXTI[9:5] interrupts                                     *\/$/;"	e	enum:IRQn
EXTI_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_0      = BIT(0),                                     \/*!< EXTI line 0 *\/$/;"	e	enum:__anon45
EXTI_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_1      = BIT(1),                                     \/*!< EXTI line 1 *\/$/;"	e	enum:__anon45
EXTI_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_10     = BIT(10),                                    \/*!< EXTI line 10 *\/$/;"	e	enum:__anon45
EXTI_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_11     = BIT(11),                                    \/*!< EXTI line 11 *\/$/;"	e	enum:__anon45
EXTI_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_12     = BIT(12),                                    \/*!< EXTI line 12 *\/$/;"	e	enum:__anon45
EXTI_13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_13     = BIT(13),                                    \/*!< EXTI line 13 *\/$/;"	e	enum:__anon45
EXTI_14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_14     = BIT(14),                                    \/*!< EXTI line 14 *\/$/;"	e	enum:__anon45
EXTI_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_15     = BIT(15),                                    \/*!< EXTI line 15 *\/$/;"	e	enum:__anon45
EXTI_16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_16     = BIT(16),                                    \/*!< EXTI line 16 *\/$/;"	e	enum:__anon45
EXTI_17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_17     = BIT(17),                                    \/*!< EXTI line 17 *\/$/;"	e	enum:__anon45
EXTI_18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_18     = BIT(18),                                    \/*!< EXTI line 18 *\/$/;"	e	enum:__anon45
EXTI_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_2      = BIT(2),                                     \/*!< EXTI line 2 *\/$/;"	e	enum:__anon45
EXTI_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_3      = BIT(3),                                     \/*!< EXTI line 3 *\/$/;"	e	enum:__anon45
EXTI_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_4      = BIT(4),                                     \/*!< EXTI line 4 *\/$/;"	e	enum:__anon45
EXTI_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_5      = BIT(5),                                     \/*!< EXTI line 5 *\/$/;"	e	enum:__anon45
EXTI_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_6      = BIT(6),                                     \/*!< EXTI line 6 *\/$/;"	e	enum:__anon45
EXTI_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_7      = BIT(7),                                     \/*!< EXTI line 7 *\/$/;"	e	enum:__anon45
EXTI_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_8      = BIT(8),                                     \/*!< EXTI line 8 *\/$/;"	e	enum:__anon45
EXTI_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_9      = BIT(9),                                     \/*!< EXTI line 9 *\/$/;"	e	enum:__anon45
EXTI_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	240;"	d
EXTI_EVEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	47;"	d
EXTI_EVENT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_EVENT                                                \/*!< EXTI event mode *\/$/;"	e	enum:__anon46
EXTI_EVEN_EVEN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	76;"	d
EXTI_EVEN_EVEN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	77;"	d
EXTI_EVEN_EVEN10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	86;"	d
EXTI_EVEN_EVEN11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	87;"	d
EXTI_EVEN_EVEN12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	88;"	d
EXTI_EVEN_EVEN13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	89;"	d
EXTI_EVEN_EVEN14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	90;"	d
EXTI_EVEN_EVEN15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	91;"	d
EXTI_EVEN_EVEN16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	92;"	d
EXTI_EVEN_EVEN17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	93;"	d
EXTI_EVEN_EVEN18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	94;"	d
EXTI_EVEN_EVEN2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	78;"	d
EXTI_EVEN_EVEN3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	79;"	d
EXTI_EVEN_EVEN4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	80;"	d
EXTI_EVEN_EVEN5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	81;"	d
EXTI_EVEN_EVEN6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	82;"	d
EXTI_EVEN_EVEN7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	83;"	d
EXTI_EVEN_EVEN8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	84;"	d
EXTI_EVEN_EVEN9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	85;"	d
EXTI_FTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	49;"	d
EXTI_FTEN_FTEN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	118;"	d
EXTI_FTEN_FTEN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	119;"	d
EXTI_FTEN_FTEN10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	128;"	d
EXTI_FTEN_FTEN11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	129;"	d
EXTI_FTEN_FTEN12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	130;"	d
EXTI_FTEN_FTEN13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	131;"	d
EXTI_FTEN_FTEN14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	132;"	d
EXTI_FTEN_FTEN15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	133;"	d
EXTI_FTEN_FTEN16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	134;"	d
EXTI_FTEN_FTEN17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	135;"	d
EXTI_FTEN_FTEN18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	136;"	d
EXTI_FTEN_FTEN2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	120;"	d
EXTI_FTEN_FTEN3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	121;"	d
EXTI_FTEN_FTEN4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	122;"	d
EXTI_FTEN_FTEN5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	123;"	d
EXTI_FTEN_FTEN6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	124;"	d
EXTI_FTEN_FTEN7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	125;"	d
EXTI_FTEN_FTEN8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	126;"	d
EXTI_FTEN_FTEN9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	127;"	d
EXTI_INTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	46;"	d
EXTI_INTEN_INTEN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	55;"	d
EXTI_INTEN_INTEN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	56;"	d
EXTI_INTEN_INTEN10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	65;"	d
EXTI_INTEN_INTEN11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	66;"	d
EXTI_INTEN_INTEN12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	67;"	d
EXTI_INTEN_INTEN13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	68;"	d
EXTI_INTEN_INTEN14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	69;"	d
EXTI_INTEN_INTEN15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	70;"	d
EXTI_INTEN_INTEN16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	71;"	d
EXTI_INTEN_INTEN17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	72;"	d
EXTI_INTEN_INTEN18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	73;"	d
EXTI_INTEN_INTEN2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	57;"	d
EXTI_INTEN_INTEN3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	58;"	d
EXTI_INTEN_INTEN4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	59;"	d
EXTI_INTEN_INTEN5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	60;"	d
EXTI_INTEN_INTEN6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	61;"	d
EXTI_INTEN_INTEN7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	62;"	d
EXTI_INTEN_INTEN8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	63;"	d
EXTI_INTEN_INTEN9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	64;"	d
EXTI_INTERRUPT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_INTERRUPT   = 0,                                     \/*!< EXTI interrupt mode *\/$/;"	e	enum:__anon46
EXTI_PD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	51;"	d
EXTI_PD_PD0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	160;"	d
EXTI_PD_PD1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	161;"	d
EXTI_PD_PD10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	170;"	d
EXTI_PD_PD11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	171;"	d
EXTI_PD_PD12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	172;"	d
EXTI_PD_PD13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	173;"	d
EXTI_PD_PD14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	174;"	d
EXTI_PD_PD15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	175;"	d
EXTI_PD_PD16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	176;"	d
EXTI_PD_PD17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	177;"	d
EXTI_PD_PD18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	178;"	d
EXTI_PD_PD2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	162;"	d
EXTI_PD_PD3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	163;"	d
EXTI_PD_PD4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	164;"	d
EXTI_PD_PD5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	165;"	d
EXTI_PD_PD6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	166;"	d
EXTI_PD_PD7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	167;"	d
EXTI_PD_PD8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	168;"	d
EXTI_PD_PD9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	169;"	d
EXTI_RTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	48;"	d
EXTI_RTEN_RTEN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	97;"	d
EXTI_RTEN_RTEN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	98;"	d
EXTI_RTEN_RTEN10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	107;"	d
EXTI_RTEN_RTEN11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	108;"	d
EXTI_RTEN_RTEN12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	109;"	d
EXTI_RTEN_RTEN13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	110;"	d
EXTI_RTEN_RTEN14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	111;"	d
EXTI_RTEN_RTEN15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	112;"	d
EXTI_RTEN_RTEN16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	113;"	d
EXTI_RTEN_RTEN17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	114;"	d
EXTI_RTEN_RTEN18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	115;"	d
EXTI_RTEN_RTEN2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	99;"	d
EXTI_RTEN_RTEN3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	100;"	d
EXTI_RTEN_RTEN4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	101;"	d
EXTI_RTEN_RTEN5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	102;"	d
EXTI_RTEN_RTEN6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	103;"	d
EXTI_RTEN_RTEN7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	104;"	d
EXTI_RTEN_RTEN8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	105;"	d
EXTI_RTEN_RTEN9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	106;"	d
EXTI_SWIEV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	50;"	d
EXTI_SWIEV_SWIEV0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	139;"	d
EXTI_SWIEV_SWIEV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	140;"	d
EXTI_SWIEV_SWIEV10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	149;"	d
EXTI_SWIEV_SWIEV11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	150;"	d
EXTI_SWIEV_SWIEV12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	151;"	d
EXTI_SWIEV_SWIEV13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	152;"	d
EXTI_SWIEV_SWIEV14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	153;"	d
EXTI_SWIEV_SWIEV15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	154;"	d
EXTI_SWIEV_SWIEV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	155;"	d
EXTI_SWIEV_SWIEV17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	156;"	d
EXTI_SWIEV_SWIEV18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	157;"	d
EXTI_SWIEV_SWIEV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	141;"	d
EXTI_SWIEV_SWIEV3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	142;"	d
EXTI_SWIEV_SWIEV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	143;"	d
EXTI_SWIEV_SWIEV5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	144;"	d
EXTI_SWIEV_SWIEV6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	145;"	d
EXTI_SWIEV_SWIEV7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	146;"	d
EXTI_SWIEV_SWIEV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	147;"	d
EXTI_SWIEV_SWIEV9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	148;"	d
EXTI_TRIG_BOTH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_TRIG_BOTH                                            \/*!< EXTI rising and falling edge trigger *\/$/;"	e	enum:__anon47
EXTI_TRIG_FALLING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_TRIG_FALLING,                                        \/*!< EXTI falling edge trigger *\/$/;"	e	enum:__anon47
EXTI_TRIG_RISING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^    EXTI_TRIG_RISING = 0,                                     \/*!< EXTI rising edge trigger *\/$/;"	e	enum:__anon47
ErrStatus	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrStatus;$/;"	t	typeref:enum:__anon26
EventStatus	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} EventStatus, ControlStatus;$/;"	t	typeref:enum:__anon24
F6X8	.\Bsp\oledfont.h	/^const unsigned char F6X8[][6] =$/;"	v
F8X16	.\Bsp\oledfont.h	/^const unsigned char F8X16[]=$/;"	v
FCTL_HBC1F	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	554;"	d
FDATA_MASK_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	548;"	d
FDATA_MASK_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	551;"	d
FDTDC_TDCF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	541;"	d
FDTDC_TDCO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	542;"	d
FEATURE_SELECTOR_DEVICE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	45;"	d
FEATURE_SELECTOR_ENDPOINT	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	44;"	d
FFCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon20
FFSR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon20
FIFO0	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon20
FIFO1	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon20
FIFO_NUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	501;"	d
FLASH_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	211;"	d
FMC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	43;"	d
FMC_ADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	52;"	d
FMC_ADDR_ADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	102;"	d
FMC_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	247;"	d
FMC_BIT_POS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	120;"	d
FMC_BIT_POS0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	123;"	d
FMC_BIT_POS1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	124;"	d
FMC_BUSY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_BUSY,                                                     \/*!< the operation is in progress *\/$/;"	e	enum:__anon48
FMC_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	51;"	d
FMC_CTL_ENDIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	99;"	d
FMC_CTL_ERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	98;"	d
FMC_CTL_LK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	96;"	d
FMC_CTL_MER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	92;"	d
FMC_CTL_OBER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	94;"	d
FMC_CTL_OBPG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	93;"	d
FMC_CTL_OBWEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	97;"	d
FMC_CTL_PER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	91;"	d
FMC_CTL_PG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	90;"	d
FMC_CTL_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	129;"	d
FMC_CTL_START	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	95;"	d
FMC_FLAG_BUSY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_FLAG_BUSY       = FMC_REGIDX_BIT(FMC_STAT_REG_OFFSET, 0U),            \/*!< FMC busy flag *\/$/;"	e	enum:__anon50
FMC_FLAG_END	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_FLAG_END        = FMC_REGIDX_BIT(FMC_STAT_REG_OFFSET, 5U),            \/*!< FMC end of operation flag *\/$/;"	e	enum:__anon50
FMC_FLAG_OBERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_FLAG_OBERR      = FMC_REGIDX_BIT(FMC_OBSTAT_REG_OFFSET, 0U),          \/*!< FMC option bytes read error flag *\/$/;"	e	enum:__anon50
FMC_FLAG_PGAERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_FLAG_PGAERR     = FMC_REGIDX_BIT(FMC_STAT_REG_OFFSET, 3U),            \/*!< FMC program alignment error flag *\/$/;"	e	enum:__anon50
FMC_FLAG_PGERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_FLAG_PGERR      = FMC_REGIDX_BIT(FMC_STAT_REG_OFFSET, 2U),            \/*!< FMC operation error flag *\/$/;"	e	enum:__anon50
FMC_FLAG_WPERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_FLAG_WPERR      = FMC_REGIDX_BIT(FMC_STAT_REG_OFFSET, 4U),            \/*!< FMC erase\/program protection error flag *\/$/;"	e	enum:__anon50
FMC_INT_END	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_INT_END         = FMC_REGIDX_BIT(FMC_CTL_REG_OFFSET, 12U),            \/*!< enable FMC end of program interrupt *\/$/;"	e	enum:__anon49
FMC_INT_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_INT_ERR         = FMC_REGIDX_BIT(FMC_CTL_REG_OFFSET, 10U),            \/*!< enable FMC error interrupt *\/$/;"	e	enum:__anon49
FMC_INT_FLAG_END	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_INT_FLAG_END    = FMC_REGIDX_BITS(FMC_STAT_REG_OFFSET, 5U, 12U),      \/*!< FMC end of operation interrupt flag *\/$/;"	e	enum:__anon51
FMC_INT_FLAG_PGAERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_INT_FLAG_PGAERR = FMC_REGIDX_BITS(FMC_STAT_REG_OFFSET, 3U, 10U),      \/*!< FMC program alignment error interrupt flag *\/$/;"	e	enum:__anon51
FMC_INT_FLAG_PGERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_INT_FLAG_PGERR  = FMC_REGIDX_BITS(FMC_STAT_REG_OFFSET, 2U, 10U),      \/*!< FMC operation error interrupt flag *\/$/;"	e	enum:__anon51
FMC_INT_FLAG_WPERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_INT_FLAG_WPERR  = FMC_REGIDX_BITS(FMC_STAT_REG_OFFSET, 4U, 10U),      \/*!< FMC erase\/program protection error interrupt flag *\/$/;"	e	enum:__anon51
FMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^FMC_IRQHandler                   $/;"	l
FMC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^FMC_IRQHandler$/;"	l
FMC_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    FMC_IRQn                     = 4,      \/*!< FMC interrupt                                            *\/$/;"	e	enum:IRQn
FMC_KEY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	48;"	d
FMC_KEY_KEY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	77;"	d
FMC_NSPC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	188;"	d
FMC_OBKEY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	49;"	d
FMC_OBKEY_OBKEY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	80;"	d
FMC_OBSTAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	53;"	d
FMC_OBSTAT_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	108;"	d
FMC_OBSTAT_DATA_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	44;"	d	file:
FMC_OBSTAT_OBERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	105;"	d
FMC_OBSTAT_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	130;"	d
FMC_OBSTAT_SPC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	106;"	d
FMC_OBSTAT_USER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	107;"	d
FMC_OBSTAT_USER_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	43;"	d	file:
FMC_PAGE_SIZE	.\Bsp\flash.h	9;"	d
FMC_PGAERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_PGAERR,                                                   \/*!< program alignment error *\/$/;"	e	enum:__anon48
FMC_PGERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_PGERR,                                                    \/*!< program error *\/$/;"	e	enum:__anon48
FMC_PID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	55;"	d
FMC_PID_PID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	114;"	d
FMC_PROG_W_32B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	183;"	d
FMC_PROG_W_64B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	182;"	d
FMC_READY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_READY,                                                    \/*!< the operation has been completed *\/$/;"	e	enum:__anon48
FMC_REGIDX_BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	118;"	d
FMC_REGIDX_BITS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	121;"	d
FMC_REG_OFFSET_GET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	125;"	d
FMC_REG_VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	119;"	d
FMC_REG_VALS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	122;"	d
FMC_STAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	50;"	d
FMC_STAT_BUSY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	83;"	d
FMC_STAT_ENDF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	87;"	d
FMC_STAT_PGAERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	85;"	d
FMC_STAT_PGERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	84;"	d
FMC_STAT_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	128;"	d
FMC_STAT_WPERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	86;"	d
FMC_TIMEOUT_COUNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	263;"	d
FMC_TOERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_TOERR,                                                    \/*!< timeout error *\/$/;"	e	enum:__anon48
FMC_USPC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	189;"	d
FMC_WAIT_STATE_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	176;"	d
FMC_WAIT_STATE_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	177;"	d
FMC_WAIT_STATE_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	178;"	d
FMC_WAIT_STATE_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	179;"	d
FMC_WP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	54;"	d
FMC_WPERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^    FMC_WPERR,                                                    \/*!< erase\/program protection error *\/$/;"	e	enum:__anon48
FMC_WP_WP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	111;"	d
FMC_WRITE_END_ADDR	.\Bsp\flash.h	11;"	d
FMC_WRITE_START_ADDR	.\Bsp\flash.h	10;"	d
FMC_WS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	47;"	d
FMC_WS_DCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	71;"	d
FMC_WS_DCRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	73;"	d
FMC_WS_ICEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	70;"	d
FMC_WS_ICRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	72;"	d
FMC_WS_PFEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	69;"	d
FMC_WS_PGW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	74;"	d
FMC_WS_WSCNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	68;"	d
FOLDCNT	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon19
FPCA	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon11::__anon12
FPCAR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon22
FPCCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon22
FPDSCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon22
FPU	.\Firmware\CMSIS\core_cm4.h	1416;"	d
FPU_BASE	.\Firmware\CMSIS\core_cm4.h	1415;"	d
FPU_FPCAR_ADDRESS_Msk	.\Firmware\CMSIS\core_cm4.h	1224;"	d
FPU_FPCAR_ADDRESS_Pos	.\Firmware\CMSIS\core_cm4.h	1223;"	d
FPU_FPCCR_ASPEN_Msk	.\Firmware\CMSIS\core_cm4.h	1196;"	d
FPU_FPCCR_ASPEN_Pos	.\Firmware\CMSIS\core_cm4.h	1195;"	d
FPU_FPCCR_BFRDY_Msk	.\Firmware\CMSIS\core_cm4.h	1205;"	d
FPU_FPCCR_BFRDY_Pos	.\Firmware\CMSIS\core_cm4.h	1204;"	d
FPU_FPCCR_HFRDY_Msk	.\Firmware\CMSIS\core_cm4.h	1211;"	d
FPU_FPCCR_HFRDY_Pos	.\Firmware\CMSIS\core_cm4.h	1210;"	d
FPU_FPCCR_LSPACT_Msk	.\Firmware\CMSIS\core_cm4.h	1220;"	d
FPU_FPCCR_LSPACT_Pos	.\Firmware\CMSIS\core_cm4.h	1219;"	d
FPU_FPCCR_LSPEN_Msk	.\Firmware\CMSIS\core_cm4.h	1199;"	d
FPU_FPCCR_LSPEN_Pos	.\Firmware\CMSIS\core_cm4.h	1198;"	d
FPU_FPCCR_MMRDY_Msk	.\Firmware\CMSIS\core_cm4.h	1208;"	d
FPU_FPCCR_MMRDY_Pos	.\Firmware\CMSIS\core_cm4.h	1207;"	d
FPU_FPCCR_MONRDY_Msk	.\Firmware\CMSIS\core_cm4.h	1202;"	d
FPU_FPCCR_MONRDY_Pos	.\Firmware\CMSIS\core_cm4.h	1201;"	d
FPU_FPCCR_THREAD_Msk	.\Firmware\CMSIS\core_cm4.h	1214;"	d
FPU_FPCCR_THREAD_Pos	.\Firmware\CMSIS\core_cm4.h	1213;"	d
FPU_FPCCR_USER_Msk	.\Firmware\CMSIS\core_cm4.h	1217;"	d
FPU_FPCCR_USER_Pos	.\Firmware\CMSIS\core_cm4.h	1216;"	d
FPU_FPDSCR_AHP_Msk	.\Firmware\CMSIS\core_cm4.h	1228;"	d
FPU_FPDSCR_AHP_Pos	.\Firmware\CMSIS\core_cm4.h	1227;"	d
FPU_FPDSCR_DN_Msk	.\Firmware\CMSIS\core_cm4.h	1231;"	d
FPU_FPDSCR_DN_Pos	.\Firmware\CMSIS\core_cm4.h	1230;"	d
FPU_FPDSCR_FZ_Msk	.\Firmware\CMSIS\core_cm4.h	1234;"	d
FPU_FPDSCR_FZ_Pos	.\Firmware\CMSIS\core_cm4.h	1233;"	d
FPU_FPDSCR_RMode_Msk	.\Firmware\CMSIS\core_cm4.h	1237;"	d
FPU_FPDSCR_RMode_Pos	.\Firmware\CMSIS\core_cm4.h	1236;"	d
FPU_MVFR0_A_SIMD_registers_Msk	.\Firmware\CMSIS\core_cm4.h	1262;"	d
FPU_MVFR0_A_SIMD_registers_Pos	.\Firmware\CMSIS\core_cm4.h	1261;"	d
FPU_MVFR0_Divide_Msk	.\Firmware\CMSIS\core_cm4.h	1250;"	d
FPU_MVFR0_Divide_Pos	.\Firmware\CMSIS\core_cm4.h	1249;"	d
FPU_MVFR0_Double_precision_Msk	.\Firmware\CMSIS\core_cm4.h	1256;"	d
FPU_MVFR0_Double_precision_Pos	.\Firmware\CMSIS\core_cm4.h	1255;"	d
FPU_MVFR0_FP_excep_trapping_Msk	.\Firmware\CMSIS\core_cm4.h	1253;"	d
FPU_MVFR0_FP_excep_trapping_Pos	.\Firmware\CMSIS\core_cm4.h	1252;"	d
FPU_MVFR0_FP_rounding_modes_Msk	.\Firmware\CMSIS\core_cm4.h	1241;"	d
FPU_MVFR0_FP_rounding_modes_Pos	.\Firmware\CMSIS\core_cm4.h	1240;"	d
FPU_MVFR0_Short_vectors_Msk	.\Firmware\CMSIS\core_cm4.h	1244;"	d
FPU_MVFR0_Short_vectors_Pos	.\Firmware\CMSIS\core_cm4.h	1243;"	d
FPU_MVFR0_Single_precision_Msk	.\Firmware\CMSIS\core_cm4.h	1259;"	d
FPU_MVFR0_Single_precision_Pos	.\Firmware\CMSIS\core_cm4.h	1258;"	d
FPU_MVFR0_Square_root_Msk	.\Firmware\CMSIS\core_cm4.h	1247;"	d
FPU_MVFR0_Square_root_Pos	.\Firmware\CMSIS\core_cm4.h	1246;"	d
FPU_MVFR1_D_NaN_mode_Msk	.\Firmware\CMSIS\core_cm4.h	1272;"	d
FPU_MVFR1_D_NaN_mode_Pos	.\Firmware\CMSIS\core_cm4.h	1271;"	d
FPU_MVFR1_FP_HPFP_Msk	.\Firmware\CMSIS\core_cm4.h	1269;"	d
FPU_MVFR1_FP_HPFP_Pos	.\Firmware\CMSIS\core_cm4.h	1268;"	d
FPU_MVFR1_FP_fused_MAC_Msk	.\Firmware\CMSIS\core_cm4.h	1266;"	d
FPU_MVFR1_FP_fused_MAC_Pos	.\Firmware\CMSIS\core_cm4.h	1265;"	d
FPU_MVFR1_FtZ_mode_Msk	.\Firmware\CMSIS\core_cm4.h	1275;"	d
FPU_MVFR1_FtZ_mode_Pos	.\Firmware\CMSIS\core_cm4.h	1274;"	d
FPU_Type	.\Firmware\CMSIS\core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon22
FRAME_INTERVAL_80	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	479;"	d
FRAME_INTERVAL_85	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	480;"	d
FRAME_INTERVAL_90	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	481;"	d
FRAME_INTERVAL_95	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	482;"	d
FSCR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon20
FUNCTION0	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon19
FUNCTION1	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon19
FUNCTION2	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon19
FUNCTION3	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon19
FWDGT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	43;"	d
FWDGT_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	227;"	d
FWDGT_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	46;"	d
FWDGT_CTL_CMD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	53;"	d
FWDGT_FLAG_PUD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	87;"	d
FWDGT_FLAG_RUD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	88;"	d
FWDGT_KEY_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	80;"	d
FWDGT_KEY_RELOAD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	79;"	d
FWDGT_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	47;"	d
FWDGT_PSC_DIV128	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	73;"	d
FWDGT_PSC_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	70;"	d
FWDGT_PSC_DIV256	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	74;"	d
FWDGT_PSC_DIV32	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	71;"	d
FWDGT_PSC_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	68;"	d
FWDGT_PSC_DIV64	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	72;"	d
FWDGT_PSC_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	69;"	d
FWDGT_PSC_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	56;"	d
FWDGT_PSC_TIMEOUT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	83;"	d
FWDGT_RLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	48;"	d
FWDGT_RLD_RLD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	59;"	d
FWDGT_RLD_TIMEOUT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	84;"	d
FWDGT_STAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	49;"	d
FWDGT_STAT_PUD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	62;"	d
FWDGT_STAT_RUD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	63;"	d
FWDGT_WRITEACCESS_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	78;"	d
FWDGT_WRITEACCESS_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	77;"	d
FlagStatus	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus;$/;"	t	typeref:enum:__anon25
GAHBCS_GINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	139;"	d
GAHBCS_PTXFTH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	137;"	d
GAHBCS_TFEL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	472;"	d
GAHBCS_TXFTH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	138;"	d
GCCFG_PWRON	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	243;"	d
GCCFG_SOFOEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	240;"	d
GCCFG_VBUSACEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	242;"	d
GCCFG_VBUSBCEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	241;"	d
GCCFG_VBUSIG	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	239;"	d
GD32E103R_START	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	51;"	d
GD32E10X	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	46;"	d
GD32E10X_ADC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	38;"	d
GD32E10X_BKP_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	38;"	d
GD32E10X_CAN_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	38;"	d
GD32E10X_CRC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_crc.h	38;"	d
GD32E10X_CTC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_ctc.h	38;"	d
GD32E10X_DAC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dac.h	38;"	d
GD32E10X_DBG_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	38;"	d
GD32E10X_DMA_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	38;"	d
GD32E10X_EXMC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	38;"	d
GD32E10X_EXTI_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	38;"	d
GD32E10X_FMC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	38;"	d
GD32E10X_FWDGT_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	38;"	d
GD32E10X_GPIO_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	38;"	d
GD32E10X_H	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	38;"	d
GD32E10X_I2C_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	39;"	d
GD32E10X_IT_H	.\Project\gd32e10x_it.h	38;"	d
GD32E10X_LIBOPT_H	.\Project\gd32e10x_libopt.h	38;"	d
GD32E10X_MISC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	38;"	d
GD32E10X_PMU_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	38;"	d
GD32E10X_RCU_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	38;"	d
GD32E10X_RTC_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	38;"	d
GD32E10X_SPI_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	38;"	d
GD32E10X_TIMER_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	38;"	d
GD32E10X_USART_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	38;"	d
GD32E10X_WWDGT_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	38;"	d
GE	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon9::__anon10
GET_BITS	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	208;"	d
GET_ERR_ERRN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	623;"	d
GET_ERR_RECNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	629;"	d
GET_ERR_TECNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	626;"	d
GET_RFIFOMDATA0_DB0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	599;"	d
GET_RFIFOMDATA0_DB1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	602;"	d
GET_RFIFOMDATA0_DB2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	605;"	d
GET_RFIFOMDATA0_DB3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	608;"	d
GET_RFIFOMDATA1_DB4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	611;"	d
GET_RFIFOMDATA1_DB5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	614;"	d
GET_RFIFOMDATA1_DB6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	617;"	d
GET_RFIFOMDATA1_DB7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	620;"	d
GET_RFIFOMI_EFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	587;"	d
GET_RFIFOMI_SFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	590;"	d
GET_RFIFOMP_DLENC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	593;"	d
GET_RFIFOMP_FI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	596;"	d
GINTEN_DISCIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	188;"	d
GINTEN_ENUMFIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	200;"	d
GINTEN_EOPFIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	198;"	d
GINTEN_ESPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	203;"	d
GINTEN_GNPINAKIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	205;"	d
GINTEN_GONAKIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	204;"	d
GINTEN_HCIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	191;"	d
GINTEN_HPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	192;"	d
GINTEN_IDPSCIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	189;"	d
GINTEN_IEPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	197;"	d
GINTEN_ISOINCIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	195;"	d
GINTEN_ISOONCIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	194;"	d
GINTEN_ISOOPDIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	199;"	d
GINTEN_MFIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	210;"	d
GINTEN_NPTXFEIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	206;"	d
GINTEN_OEPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	196;"	d
GINTEN_OTGIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	209;"	d
GINTEN_PTXFEIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	190;"	d
GINTEN_PXNCIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	193;"	d
GINTEN_RSTIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	201;"	d
GINTEN_RXFNEIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	207;"	d
GINTEN_SESIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	187;"	d
GINTEN_SOFIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	208;"	d
GINTEN_SPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	202;"	d
GINTEN_WKUPIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	186;"	d
GINTF_COPM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	183;"	d
GINTF_DISCIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	160;"	d
GINTF_ENUMF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	172;"	d
GINTF_EOPFIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	170;"	d
GINTF_ESP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	175;"	d
GINTF_GNPINAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	177;"	d
GINTF_GONAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	176;"	d
GINTF_HCIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	163;"	d
GINTF_HPIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	164;"	d
GINTF_IDPSC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	161;"	d
GINTF_IEPIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	169;"	d
GINTF_ISOINCIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	167;"	d
GINTF_ISOONCIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	166;"	d
GINTF_ISOOPDIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	171;"	d
GINTF_MFIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	182;"	d
GINTF_NPTXFEIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	178;"	d
GINTF_OEPIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	168;"	d
GINTF_OTGIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	181;"	d
GINTF_PTXFEIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	162;"	d
GINTF_PXNCIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	165;"	d
GINTF_RST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	173;"	d
GINTF_RXFNEIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	179;"	d
GINTF_SESIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	159;"	d
GINTF_SOF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	180;"	d
GINTF_SP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	174;"	d
GINTF_WKUPIF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	158;"	d
GOTGCS_ASV	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	118;"	d
GOTGCS_BSV	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	117;"	d
GOTGCS_DHNPEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	121;"	d
GOTGCS_DI	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	119;"	d
GOTGCS_HHNPEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	122;"	d
GOTGCS_HNPREQ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	123;"	d
GOTGCS_HNPS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	124;"	d
GOTGCS_IDPS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	120;"	d
GOTGCS_SRPREQ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	125;"	d
GOTGCS_SRPS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	126;"	d
GOTGINTF_ADTO	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	130;"	d
GOTGINTF_DF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	129;"	d
GOTGINTF_HNPDET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	131;"	d
GOTGINTF_HNPEND	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	132;"	d
GOTGINTF_SESEND	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	134;"	d
GOTGINTF_SRPEND	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	133;"	d
GO_TO_UP_STATE_EVENT	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	71;"	d
GPIOA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	43;"	d
GPIOB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	44;"	d
GPIOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	45;"	d
GPIOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	46;"	d
GPIOE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	47;"	d
GPIO_ADC0_ETRGINS_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	414;"	d
GPIO_ADC0_ETRGREG_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	415;"	d
GPIO_ADC1_ETRGINS_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	416;"	d
GPIO_ADC1_ETRGREG_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	417;"	d
GPIO_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	241;"	d
GPIO_BC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	59;"	d
GPIO_BC_CR0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	181;"	d
GPIO_BC_CR1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	182;"	d
GPIO_BC_CR10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	191;"	d
GPIO_BC_CR11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	192;"	d
GPIO_BC_CR12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	193;"	d
GPIO_BC_CR13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	194;"	d
GPIO_BC_CR14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	195;"	d
GPIO_BC_CR15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	196;"	d
GPIO_BC_CR2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	183;"	d
GPIO_BC_CR3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	184;"	d
GPIO_BC_CR4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	185;"	d
GPIO_BC_CR5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	186;"	d
GPIO_BC_CR6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	187;"	d
GPIO_BC_CR7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	188;"	d
GPIO_BC_CR8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	189;"	d
GPIO_BC_CR9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	190;"	d
GPIO_BOP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	58;"	d
GPIO_BOP_BOP0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	147;"	d
GPIO_BOP_BOP1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	148;"	d
GPIO_BOP_BOP10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	157;"	d
GPIO_BOP_BOP11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	158;"	d
GPIO_BOP_BOP12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	159;"	d
GPIO_BOP_BOP13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	160;"	d
GPIO_BOP_BOP14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	161;"	d
GPIO_BOP_BOP15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	162;"	d
GPIO_BOP_BOP2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	149;"	d
GPIO_BOP_BOP3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	150;"	d
GPIO_BOP_BOP4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	151;"	d
GPIO_BOP_BOP5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	152;"	d
GPIO_BOP_BOP6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	153;"	d
GPIO_BOP_BOP7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	154;"	d
GPIO_BOP_BOP8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	155;"	d
GPIO_BOP_BOP9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	156;"	d
GPIO_BOP_CR0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	163;"	d
GPIO_BOP_CR1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	164;"	d
GPIO_BOP_CR10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	173;"	d
GPIO_BOP_CR11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	174;"	d
GPIO_BOP_CR12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	175;"	d
GPIO_BOP_CR13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	176;"	d
GPIO_BOP_CR14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	177;"	d
GPIO_BOP_CR15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	178;"	d
GPIO_BOP_CR2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	165;"	d
GPIO_BOP_CR3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	166;"	d
GPIO_BOP_CR4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	167;"	d
GPIO_BOP_CR5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	168;"	d
GPIO_BOP_CR6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	169;"	d
GPIO_BOP_CR7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	170;"	d
GPIO_BOP_CR8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	171;"	d
GPIO_BOP_CR9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	172;"	d
GPIO_CAN0_FULL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	422;"	d
GPIO_CAN0_PARTIAL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	421;"	d
GPIO_CAN1_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	423;"	d
GPIO_COMPENSATION_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	432;"	d
GPIO_COMPENSATION_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	431;"	d
GPIO_CTC_REMAP0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	428;"	d
GPIO_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	54;"	d
GPIO_CTL0_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	76;"	d
GPIO_CTL0_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	78;"	d
GPIO_CTL0_CTL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	80;"	d
GPIO_CTL0_CTL3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	82;"	d
GPIO_CTL0_CTL4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	84;"	d
GPIO_CTL0_CTL5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	86;"	d
GPIO_CTL0_CTL6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	88;"	d
GPIO_CTL0_CTL7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	90;"	d
GPIO_CTL0_MD0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	75;"	d
GPIO_CTL0_MD1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	77;"	d
GPIO_CTL0_MD2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	79;"	d
GPIO_CTL0_MD3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	81;"	d
GPIO_CTL0_MD4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	83;"	d
GPIO_CTL0_MD5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	85;"	d
GPIO_CTL0_MD6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	87;"	d
GPIO_CTL0_MD7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	89;"	d
GPIO_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	55;"	d
GPIO_CTL1_CTL10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	98;"	d
GPIO_CTL1_CTL11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	100;"	d
GPIO_CTL1_CTL12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	102;"	d
GPIO_CTL1_CTL13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	104;"	d
GPIO_CTL1_CTL14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	106;"	d
GPIO_CTL1_CTL15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	108;"	d
GPIO_CTL1_CTL8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	94;"	d
GPIO_CTL1_CTL9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	96;"	d
GPIO_CTL1_MD10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	97;"	d
GPIO_CTL1_MD11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	99;"	d
GPIO_CTL1_MD12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	101;"	d
GPIO_CTL1_MD13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	103;"	d
GPIO_CTL1_MD14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	105;"	d
GPIO_CTL1_MD15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	107;"	d
GPIO_CTL1_MD8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	93;"	d
GPIO_CTL1_MD9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	95;"	d
GPIO_EVENT_PIN_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	334;"	d
GPIO_EVENT_PIN_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	335;"	d
GPIO_EVENT_PIN_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	344;"	d
GPIO_EVENT_PIN_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	345;"	d
GPIO_EVENT_PIN_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	346;"	d
GPIO_EVENT_PIN_13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	347;"	d
GPIO_EVENT_PIN_14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	348;"	d
GPIO_EVENT_PIN_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	349;"	d
GPIO_EVENT_PIN_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	336;"	d
GPIO_EVENT_PIN_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	337;"	d
GPIO_EVENT_PIN_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	338;"	d
GPIO_EVENT_PIN_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	339;"	d
GPIO_EVENT_PIN_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	340;"	d
GPIO_EVENT_PIN_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	341;"	d
GPIO_EVENT_PIN_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	342;"	d
GPIO_EVENT_PIN_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	343;"	d
GPIO_EVENT_PORT_GPIOA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	320;"	d
GPIO_EVENT_PORT_GPIOB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	321;"	d
GPIO_EVENT_PORT_GPIOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	322;"	d
GPIO_EVENT_PORT_GPIOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	323;"	d
GPIO_EVENT_PORT_GPIOE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	324;"	d
GPIO_EXMC_NADV_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	427;"	d
GPIO_I2C0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	399;"	d
GPIO_ISTAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	56;"	d
GPIO_ISTAT_ISTAT0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	111;"	d
GPIO_ISTAT_ISTAT1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	112;"	d
GPIO_ISTAT_ISTAT10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	121;"	d
GPIO_ISTAT_ISTAT11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	122;"	d
GPIO_ISTAT_ISTAT12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	123;"	d
GPIO_ISTAT_ISTAT13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	124;"	d
GPIO_ISTAT_ISTAT14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	125;"	d
GPIO_ISTAT_ISTAT15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	126;"	d
GPIO_ISTAT_ISTAT2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	113;"	d
GPIO_ISTAT_ISTAT3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	114;"	d
GPIO_ISTAT_ISTAT4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	115;"	d
GPIO_ISTAT_ISTAT5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	116;"	d
GPIO_ISTAT_ISTAT6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	117;"	d
GPIO_ISTAT_ISTAT7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	118;"	d
GPIO_ISTAT_ISTAT8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	119;"	d
GPIO_ISTAT_ISTAT9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	120;"	d
GPIO_LOCK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	60;"	d
GPIO_LOCK_LK0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	199;"	d
GPIO_LOCK_LK1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	200;"	d
GPIO_LOCK_LK10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	209;"	d
GPIO_LOCK_LK11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	210;"	d
GPIO_LOCK_LK12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	211;"	d
GPIO_LOCK_LK13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	212;"	d
GPIO_LOCK_LK14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	213;"	d
GPIO_LOCK_LK15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	214;"	d
GPIO_LOCK_LK2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	201;"	d
GPIO_LOCK_LK3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	202;"	d
GPIO_LOCK_LK4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	203;"	d
GPIO_LOCK_LK5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	204;"	d
GPIO_LOCK_LK6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	205;"	d
GPIO_LOCK_LK7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	206;"	d
GPIO_LOCK_LK8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	207;"	d
GPIO_LOCK_LK9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	208;"	d
GPIO_LOCK_LKK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	215;"	d
GPIO_MODE_AF_OD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	310;"	d
GPIO_MODE_AF_PP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	311;"	d
GPIO_MODE_AIN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	304;"	d
GPIO_MODE_IN_FLOATING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	305;"	d
GPIO_MODE_IPD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	306;"	d
GPIO_MODE_IPU	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	307;"	d
GPIO_MODE_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	301;"	d
GPIO_MODE_OUT_OD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	308;"	d
GPIO_MODE_OUT_PP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	309;"	d
GPIO_MODE_SET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	300;"	d
GPIO_OCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	57;"	d
GPIO_OCTL_OCTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	129;"	d
GPIO_OCTL_OCTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	130;"	d
GPIO_OCTL_OCTL10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	139;"	d
GPIO_OCTL_OCTL11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	140;"	d
GPIO_OCTL_OCTL12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	141;"	d
GPIO_OCTL_OCTL13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	142;"	d
GPIO_OCTL_OCTL14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	143;"	d
GPIO_OCTL_OCTL15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	144;"	d
GPIO_OCTL_OCTL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	131;"	d
GPIO_OCTL_OCTL3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	132;"	d
GPIO_OCTL_OCTL4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	133;"	d
GPIO_OCTL_OCTL5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	134;"	d
GPIO_OCTL_OCTL6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	135;"	d
GPIO_OCTL_OCTL7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	136;"	d
GPIO_OCTL_OCTL8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	137;"	d
GPIO_OCTL_OCTL9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	138;"	d
GPIO_OSPEED_10MHZ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	314;"	d
GPIO_OSPEED_2MHZ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	315;"	d
GPIO_OSPEED_50MHZ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	316;"	d
GPIO_OSPEED_MAX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	317;"	d
GPIO_OUTPUT_PORT_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	47;"	d	file:
GPIO_PD01_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	412;"	d
GPIO_PIN_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	370;"	d
GPIO_PIN_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	371;"	d
GPIO_PIN_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	380;"	d
GPIO_PIN_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	381;"	d
GPIO_PIN_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	382;"	d
GPIO_PIN_13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	383;"	d
GPIO_PIN_14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	384;"	d
GPIO_PIN_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	385;"	d
GPIO_PIN_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	372;"	d
GPIO_PIN_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	373;"	d
GPIO_PIN_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	374;"	d
GPIO_PIN_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	375;"	d
GPIO_PIN_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	376;"	d
GPIO_PIN_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	377;"	d
GPIO_PIN_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	378;"	d
GPIO_PIN_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	379;"	d
GPIO_PIN_ALL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	386;"	d
GPIO_PIN_SOURCE_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	352;"	d
GPIO_PIN_SOURCE_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	353;"	d
GPIO_PIN_SOURCE_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	362;"	d
GPIO_PIN_SOURCE_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	363;"	d
GPIO_PIN_SOURCE_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	364;"	d
GPIO_PIN_SOURCE_13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	365;"	d
GPIO_PIN_SOURCE_14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	366;"	d
GPIO_PIN_SOURCE_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	367;"	d
GPIO_PIN_SOURCE_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	354;"	d
GPIO_PIN_SOURCE_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	355;"	d
GPIO_PIN_SOURCE_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	356;"	d
GPIO_PIN_SOURCE_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	357;"	d
GPIO_PIN_SOURCE_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	358;"	d
GPIO_PIN_SOURCE_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	359;"	d
GPIO_PIN_SOURCE_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	360;"	d
GPIO_PIN_SOURCE_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	361;"	d
GPIO_PORT_SOURCE_GPIOA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	327;"	d
GPIO_PORT_SOURCE_GPIOB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	328;"	d
GPIO_PORT_SOURCE_GPIOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	329;"	d
GPIO_PORT_SOURCE_GPIOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	330;"	d
GPIO_PORT_SOURCE_GPIOE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	331;"	d
GPIO_SPD_SPD0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	218;"	d
GPIO_SPD_SPD1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	219;"	d
GPIO_SPD_SPD10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	228;"	d
GPIO_SPD_SPD11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	229;"	d
GPIO_SPD_SPD12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	230;"	d
GPIO_SPD_SPD13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	231;"	d
GPIO_SPD_SPD14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	232;"	d
GPIO_SPD_SPD15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	233;"	d
GPIO_SPD_SPD2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	220;"	d
GPIO_SPD_SPD3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	221;"	d
GPIO_SPD_SPD4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	222;"	d
GPIO_SPD_SPD5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	223;"	d
GPIO_SPD_SPD6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	224;"	d
GPIO_SPD_SPD7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	225;"	d
GPIO_SPD_SPD8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	226;"	d
GPIO_SPD_SPD9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	227;"	d
GPIO_SPI0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	398;"	d
GPIO_SPI2_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	424;"	d
GPIO_SWJ_DISABLE_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	420;"	d
GPIO_SWJ_NONJTRST_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	418;"	d
GPIO_SWJ_SWDPENABLE_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	419;"	d
GPIO_TIMER0_FULL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	405;"	d
GPIO_TIMER0_PARTIAL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	404;"	d
GPIO_TIMER1ITR0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	425;"	d
GPIO_TIMER1_FULL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	408;"	d
GPIO_TIMER1_PARTIAL_REMAP0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	406;"	d
GPIO_TIMER1_PARTIAL_REMAP1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	407;"	d
GPIO_TIMER2_FULL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	410;"	d
GPIO_TIMER2_PARTIAL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	409;"	d
GPIO_TIMER3_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	411;"	d
GPIO_TIMER4CH3_IREMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	413;"	d
GPIO_TIMER8_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	426;"	d
GPIO_USART0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	400;"	d
GPIO_USART1_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	401;"	d
GPIO_USART2_FULL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	403;"	d
GPIO_USART2_PARTIAL_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	402;"	d
GPIOx_SPD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	61;"	d
GP_GUAT_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	40;"	d	file:
GREEN_LED	.\Bsp\74HC4051BQ.h	9;"	d
GRFLEN_RXFD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	220;"	d
GRSTATRP_BCOUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	215;"	d
GRSTATRP_CNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	216;"	d
GRSTATRP_DPID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	214;"	d
GRSTATRP_EPNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	217;"	d
GRSTATRP_RPCKST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	213;"	d
GRSTATR_RPCKST_CH_HALTED	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	70;"	d
GRSTATR_RPCKST_DATA_TOGGLE_ERR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	69;"	d
GRSTATR_RPCKST_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	67;"	d
GRSTATR_RPCKST_IN_XFER_COMP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	68;"	d
GRSTCTL_CSRST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	155;"	d
GRSTCTL_HCSRST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	154;"	d
GRSTCTL_HFCRST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	153;"	d
GRSTCTL_RXFF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	152;"	d
GRSTCTL_TXFF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	151;"	d
GRSTCTL_TXFNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	150;"	d
GUSBCS_FDM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	142;"	d
GUSBCS_FHM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	143;"	d
GUSBCS_HNPCEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	145;"	d
GUSBCS_SRPCEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	146;"	d
GUSBCS_TOC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	147;"	d
GUSBCS_UTT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	144;"	d
GetAdcValue	.\Bsp\adc.c	/^uint16_t GetAdcValue(uint8_t index)$/;"	f
HACHINTEN_CINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	278;"	d
HACHINT_HACHINT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	275;"	d
HCCHAR_BULK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	108;"	d
HCCHAR_CTRL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	106;"	d
HCCHAR_INTR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	109;"	d
HCCHAR_ISOC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	107;"	d
HCHCTL_CDIS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	294;"	d
HCHCTL_CEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	293;"	d
HCHCTL_DAR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	296;"	d
HCHCTL_EPDIR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	300;"	d
HCHCTL_EPNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	301;"	d
HCHCTL_EPTYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	298;"	d
HCHCTL_LSD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	299;"	d
HCHCTL_MPC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	297;"	d
HCHCTL_MPL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	302;"	d
HCHCTL_ODDFRM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	295;"	d
HCHINTEN_ACKIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	322;"	d
HCHINTEN_BBERIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	319;"	d
HCHINTEN_CHIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	325;"	d
HCHINTEN_DTERIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	317;"	d
HCHINTEN_NAKIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	323;"	d
HCHINTEN_NYETIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	321;"	d
HCHINTEN_REQOVRIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	318;"	d
HCHINTEN_STALLIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	324;"	d
HCHINTEN_TFIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	326;"	d
HCHINTEN_USBERIE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	320;"	d
HCHINTF_ACK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	310;"	d
HCHINTF_BBER	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	307;"	d
HCHINTF_CH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	313;"	d
HCHINTF_DTER	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	305;"	d
HCHINTF_NAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	311;"	d
HCHINTF_NYET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	309;"	d
HCHINTF_REQOVR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	306;"	d
HCHINTF_STALL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	312;"	d
HCHINTF_TF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	314;"	d
HCHINTF_USBER	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	308;"	d
HCHLEN_DPID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	329;"	d
HCHLEN_PCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	330;"	d
HCHLEN_TLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	331;"	d
HCTLR_30_60_MHZ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	102;"	d
HCTLR_48_MHZ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	103;"	d
HCTLR_6_MHZ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	104;"	d
HCTL_CLKSEL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	257;"	d
HC_BBERR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_BBERR,           \/* USB host channel bberr status *\/$/;"	e	enum:__anon93
HC_DTGERR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_DTGERR,          \/* USB host channel dtgerr status *\/$/;"	e	enum:__anon93
HC_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_hcs.h	46;"	d
HC_HALTED	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_HALTED,          \/* USB host channel halted status *\/$/;"	e	enum:__anon93
HC_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_IDLE = 0,        \/* USB host channel idle status *\/$/;"	e	enum:__anon93
HC_MAX	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_hcs.h	42;"	d
HC_MAX_PACKET_COUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	46;"	d
HC_NAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_NAK,             \/* USB host channel nak status *\/$/;"	e	enum:__anon93
HC_NYET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_NYET,            \/* USB host channel nyet status *\/$/;"	e	enum:__anon93
HC_OK	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_hcs.h	44;"	d
HC_PID_DATA0	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	93;"	d
HC_PID_DATA1	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	95;"	d
HC_PID_DATA2	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	94;"	d
HC_PID_SETUP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	96;"	d
HC_STALL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_STALL,           \/* USB host channel stall status *\/$/;"	e	enum:__anon93
HC_TRACERR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_TRACERR,         \/* USB host channel tracerr status *\/$/;"	e	enum:__anon93
HC_USED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_hcs.h	45;"	d
HC_USED_MASK	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_hcs.h	47;"	d
HC_XF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    HC_XF,              \/* USB host channel transfer status *\/$/;"	e	enum:__anon93
HFINFR_FRNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	264;"	d
HFINFR_FRT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	263;"	d
HFQ_CNUM_OFFSET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	508;"	d
HFSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon14
HFT_FRI	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	260;"	d
HID_BOOT_CODE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	121;"	d
HID_CLASS	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	45;"	d
HID_KEYBRD_BOOT_CODE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	122;"	d
HID_MOUSE_BOOT_CODE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	123;"	d
HIGHBYTE	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	65;"	d
HNPTFLEN_HNPTXFD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	223;"	d
HNPTFLEN_HNPTXRSAR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	224;"	d
HNPTFQSTAT_CNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	234;"	d
HNPTFQSTAT_NPTXFS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	233;"	d
HNPTFQSTAT_NPTXRQS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	232;"	d
HNPTFQSTAT_NPTXRQTOP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	231;"	d
HNPTFQSTAT_TMF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	236;"	d
HNPTFQSTAT_TYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	235;"	d
HOST_CLASS	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_CLASS,                        \/* the host class state definition *\/$/;"	e	enum:__anon74
HOST_CLASS_REQUEST	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_CLASS_REQUEST,                \/* the host class request state definition *\/$/;"	e	enum:__anon74
HOST_DETECT_DEV_SPEED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_DETECT_DEV_SPEED,             \/* the host detect device speed state definition *\/$/;"	e	enum:__anon74
HOST_DEV_ATTACHED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_DEV_ATTACHED,                 \/* the host device attached state definition *\/$/;"	e	enum:__anon74
HOST_DEV_DETACHED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_DEV_DETACHED,                 \/* the host device detached state definition *\/$/;"	e	enum:__anon74
HOST_ENUMERATION	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_ENUMERATION,                  \/* the host enumeration state definition *\/$/;"	e	enum:__anon74
HOST_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_ERROR                         \/* the host error state definition *\/$/;"	e	enum:__anon74
HOST_EVENT_ATTACHED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_ATTACHED = 0,           \/* the host attached event *\/$/;"	e	enum:__anon75
HOST_EVENT_CLASS	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_CLASS,                  \/* the host class event *\/$/;"	e	enum:__anon75
HOST_EVENT_CLASS_REQ	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_CLASS_REQ,              \/* the host class request event *\/$/;"	e	enum:__anon75
HOST_EVENT_DEV_DETACHED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_DEV_DETACHED,           \/* the host device detached event *\/$/;"	e	enum:__anon75
HOST_EVENT_ENUM	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_ENUM,                   \/* the host enum event *\/$/;"	e	enum:__anon75
HOST_EVENT_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_ERROR,                  \/* the host error event *\/$/;"	e	enum:__anon75
HOST_EVENT_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_IDLE                    \/* the host idle event *\/$/;"	e	enum:__anon75
HOST_EVENT_USER_INPUT	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_EVENT_USER_INPUT,             \/* the host user input event *\/$/;"	e	enum:__anon75
HOST_FSM_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	63;"	d
HOST_HANDLE_TABLE_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	73;"	d
HOST_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_IDLE = 0,                     \/* the host idle state definition *\/$/;"	e	enum:__anon74
HOST_MODE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	73;"	d
HOST_SUSPENDED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_SUSPENDED,                    \/* the host suspended state definition *\/$/;"	e	enum:__anon74
HOST_USER_CLASS_ACTIVE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	54;"	d
HOST_USER_CLASS_SELECTED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	55;"	d
HOST_USER_CONNECTION	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	56;"	d
HOST_USER_DISCONNECTION	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	57;"	d
HOST_USER_INPUT	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    HOST_USER_INPUT,                   \/* the host user input state definition *\/$/;"	e	enum:__anon74
HOST_USER_SELECT_CONFIGURATION	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	53;"	d
HOST_USER_UNRECOVERED_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	58;"	d
HPCS_PCD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	289;"	d
HPCS_PCST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	290;"	d
HPCS_PE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	288;"	d
HPCS_PEDC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	287;"	d
HPCS_PLST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	283;"	d
HPCS_PP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	282;"	d
HPCS_PREM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	286;"	d
HPCS_PRST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	284;"	d
HPCS_PS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	281;"	d
HPCS_PSP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	285;"	d
HPRT_PRTSPD_FULL_SPEED	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	99;"	d
HPRT_PRTSPD_HIGH_SPEED	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	98;"	d
HPRT_PRTSPD_LOW_SPEED	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	100;"	d
HPTFLEN_HPTXFD	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	249;"	d
HPTFLEN_HPTXFSAR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	250;"	d
HPTFQSTAT_CNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	270;"	d
HPTFQSTAT_PTXFS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	269;"	d
HPTFQSTAT_PTXREQS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	268;"	d
HPTFQSTAT_PTXREQT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	267;"	d
HPTFQSTAT_TMF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	272;"	d
HPTFQSTAT_TYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	271;"	d
HP_SPEED_OFFSET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	509;"	d
HXTAL_STARTUP_TIMEOUT	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	68;"	d
HXTAL_VALUE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	59;"	d
HXTAL_VALUE_25M	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	60;"	d
HardFault_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^HardFault_Handler$/;"	l
HardFault_Handler	.\Project\gd32e10x_it.c	/^void HardFault_Handler(void)$/;"	f
Hc4051Delay	.\Bsp\74HC4051BQ.c	/^void Hc4051Delay(uint32_t num)$/;"	f
Hc4051IoInit	.\Bsp\74HC4051BQ.c	/^void Hc4051IoInit(void)$/;"	f
Header	.\Bsp\circular_buffer.h	/^  unsigned int Header;$/;"	m	struct:CIRC_BUF
Header	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    usb_descriptor_header_struct Header;  \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon110
Header	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    usb_descriptor_header_struct Header;  \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon111
Header	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    usb_descriptor_header_struct Header;  \/*!< descriptor header, including type and size *\/$/;"	m	struct:__anon112
Header	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    usb_descriptor_header_struct Header;  \/*!< descriptor header, including type and size. *\/$/;"	m	struct:__anon113
Header	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    usb_descriptor_header_struct Header;  \/*!< descriptor header, including type and size. *\/$/;"	m	struct:__anon114
Heap_Mem	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Size	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^Heap_Size       EQU     0x00000400$/;"	d
Hzb	.\Bsp\oledfont.h	/^const unsigned char Hzb[][128]={$/;"	v
Hzk	.\Bsp\oledfont.h	/^const unsigned char Hzk[][32]={$/;"	v
I2C0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	44;"	d
I2C0_ER_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^I2C0_ER_IRQHandler               $/;"	l
I2C0_ER_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^I2C0_ER_IRQHandler$/;"	l
I2C0_ER_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    I2C0_ER_IRQn                 = 32,     \/*!< I2C0 error interrupt                                     *\/$/;"	e	enum:IRQn
I2C0_EV_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^I2C0_EV_IRQHandler                $/;"	l
I2C0_EV_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    I2C0_EV_IRQn                 = 31,     \/*!< I2C0 event interrupt                                     *\/$/;"	e	enum:IRQn
I2C1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	45;"	d
I2C1_ER_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^I2C1_ER_IRQHandler               $/;"	l
I2C1_ER_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^I2C1_ER_IRQHandler                $/;"	l
I2C1_ER_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    I2C1_ER_IRQn                 = 34,     \/*!< I2C1 error interrupt                                     *\/$/;"	e	enum:IRQn
I2C1_EV_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^I2C1_EV_IRQHandler               $/;"	l
I2C1_EV_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^I2C1_EV_IRQHandler                $/;"	l
I2C1_EV_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    I2C1_EV_IRQn                 = 33,     \/*!< I2C1 event interrupt                                     *\/$/;"	e	enum:IRQn
I2CCLK_MAX	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	43;"	d	file:
I2CCLK_MIN	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	44;"	d	file:
I2C_ACKPOS_CURRENT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	255;"	d
I2C_ACKPOS_NEXT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	254;"	d
I2C_ACK_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	250;"	d
I2C_ACK_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	251;"	d
I2C_ADDFORMAT_10BITS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	316;"	d
I2C_ADDFORMAT_7BITS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	315;"	d
I2C_ADDRESS2_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	47;"	d	file:
I2C_ADDRESS_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	46;"	d	file:
I2C_ARP_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	298;"	d
I2C_ARP_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	297;"	d
I2C_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	230;"	d
I2C_BIT_POS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	153;"	d
I2C_BIT_POS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	157;"	d
I2C_CKCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	55;"	d
I2C_CKCFG_CLKC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	125;"	d
I2C_CKCFG_DTCY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	126;"	d
I2C_CKCFG_FAST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	127;"	d
I2C_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	48;"	d
I2C_CTL0_ACKEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	71;"	d
I2C_CTL0_ARPEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	65;"	d
I2C_CTL0_GCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	67;"	d
I2C_CTL0_I2CEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	62;"	d
I2C_CTL0_PECEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	66;"	d
I2C_CTL0_PECTRANS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	73;"	d
I2C_CTL0_POAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	72;"	d
I2C_CTL0_SALT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	74;"	d
I2C_CTL0_SMBEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	63;"	d
I2C_CTL0_SMBSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	64;"	d
I2C_CTL0_SRESET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	75;"	d
I2C_CTL0_SS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	68;"	d
I2C_CTL0_START	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	69;"	d
I2C_CTL0_STOP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	70;"	d
I2C_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	49;"	d
I2C_CTL1_BUFIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	81;"	d
I2C_CTL1_DMALST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	83;"	d
I2C_CTL1_DMAON	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	82;"	d
I2C_CTL1_ERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	79;"	d
I2C_CTL1_EVIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	80;"	d
I2C_CTL1_I2CCLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	78;"	d
I2C_CTL1_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	160;"	d
I2C_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	52;"	d
I2C_DATA_TRB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	96;"	d
I2C_DMALST_OFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	280;"	d
I2C_DMALST_ON	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	279;"	d
I2C_DMA_OFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	276;"	d
I2C_DMA_ON	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	275;"	d
I2C_DTCY_16_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	312;"	d
I2C_DTCY_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	311;"	d
I2C_DUADEN_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	258;"	d
I2C_DUADEN_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	259;"	d
I2C_ERROR_HANDLE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	40;"	d	file:
I2C_FAST_MODE_PLUS_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	302;"	d
I2C_FAST_MODE_PLUS_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	301;"	d
I2C_FLAG_ADD10SEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_ADD10SEND = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 3U),             \/*!< header of 10-bit address is sent in master mode *\/$/;"	e	enum:__anon52
I2C_FLAG_ADDSEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_ADDSEND = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 1U),               \/*!< address is sent in master mode or received and matches in slave mode *\/$/;"	e	enum:__anon52
I2C_FLAG_AERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_AERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 10U),                 \/*!< acknowledge error *\/$/;"	e	enum:__anon52
I2C_FLAG_BERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_BERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 8U),                  \/*!< a bus error occurs indication a unexpected start or stop condition on I2C bus *\/$/;"	e	enum:__anon52
I2C_FLAG_BTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_BTC = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 2U),                   \/*!< byte transmission finishes *\/$/;"	e	enum:__anon52
I2C_FLAG_DEFSMB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_DEFSMB = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 5U),                \/*!< default address of SMBus device *\/$/;"	e	enum:__anon52
I2C_FLAG_DUMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_DUMOD = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 7U),                 \/*!< dual flag in slave mode indicating which address is matched in dual-address mode *\/$/;"	e	enum:__anon52
I2C_FLAG_HSTSMB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_HSTSMB = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 6U),                \/*!< SMBus host header detected in slave mode *\/$/;"	e	enum:__anon52
I2C_FLAG_I2CBSY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_I2CBSY = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 1U),                \/*!< busy flag *\/$/;"	e	enum:__anon52
I2C_FLAG_LOSTARB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_LOSTARB = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 9U),               \/*!< arbitration lost in master mode *\/$/;"	e	enum:__anon52
I2C_FLAG_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	45;"	d	file:
I2C_FLAG_MASTER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_MASTER = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 0U),                \/*!< a flag indicating whether I2C block is in master or slave mode *\/$/;"	e	enum:__anon52
I2C_FLAG_OUERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_OUERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 11U),                \/*!< over-run or under-run situation occurs in slave mode *\/$/;"	e	enum:__anon52
I2C_FLAG_PECERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_PECERR = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 12U),               \/*!< PEC error when receiving data *\/$/;"	e	enum:__anon52
I2C_FLAG_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_RBNE = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 6U),                  \/*!< I2C_DATA is not Empty during receiving *\/$/;"	e	enum:__anon52
I2C_FLAG_RFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_RFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 14U),                  \/*!< rxframe fall flag *\/$/;"	e	enum:__anon52
I2C_FLAG_RFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_RFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 15U)                  \/*!< rxframe rise flag *\/$/;"	e	enum:__anon52
I2C_FLAG_RXGC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_RXGC = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 4U),                  \/*!< general call address (00h) received *\/$/;"	e	enum:__anon52
I2C_FLAG_SBSEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_SBSEND = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 0U),                \/*!< start condition sent out in master mode *\/$/;"	e	enum:__anon52
I2C_FLAG_SMBALT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_SMBALT = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 15U),               \/*!< SMBus alert status *\/$/;"	e	enum:__anon52
I2C_FLAG_SMBTO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_SMBTO = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 14U),                \/*!< timeout signal in SMBus mode *\/$/;"	e	enum:__anon52
I2C_FLAG_STPDET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_STPDET = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 4U),                \/*!< stop condition detected in slave mode *\/$/;"	e	enum:__anon52
I2C_FLAG_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_TBE = I2C_REGIDX_BIT(I2C_STAT0_REG_OFFSET, 7U),                   \/*!< I2C_DATA is empty during transmitting *\/$/;"	e	enum:__anon52
I2C_FLAG_TFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_TFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 12U),                  \/*!< txframe fall flag *\/$/;"	e	enum:__anon52
I2C_FLAG_TFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_TFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 13U),                  \/*!< txframe rise flag *\/$/;"	e	enum:__anon52
I2C_FLAG_TRS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_FLAG_TRS = I2C_REGIDX_BIT(I2C_STAT1_REG_OFFSET, 2U),                   \/*!< whether the I2C is a transmitter or a receiver *\/$/;"	e	enum:__anon52
I2C_FMPCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	58;"	d
I2C_FMPCFG_FMPEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	147;"	d
I2C_GCEN_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	267;"	d
I2C_GCEN_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	266;"	d
I2C_I2CMODE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	238;"	d
I2C_INT_BUF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_BUF = I2C_REGIDX_BIT(I2C_CTL1_REG_OFFSET, 10U),                    \/*!< buffer interrupt enable *\/$/;"	e	enum:__anon54
I2C_INT_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_ERR = I2C_REGIDX_BIT(I2C_CTL1_REG_OFFSET, 8U),                     \/*!< error interrupt enable *\/$/;"	e	enum:__anon54
I2C_INT_EV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_EV = I2C_REGIDX_BIT(I2C_CTL1_REG_OFFSET, 9U),                      \/*!< event interrupt enable *\/$/;"	e	enum:__anon54
I2C_INT_FLAG_ADD10SEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_ADD10SEND =  I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 3U),    \/*!< header of 10-bit address is sent in master mode interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_ADDSEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_ADDSEND = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 1U),       \/*!< address is sent in master mode or received and matches in slave mode interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_AERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_AERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 10U),         \/*!< acknowledge error interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_BERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_BERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 8U),          \/*!< a bus error occurs indication a unexpected start or stop condition on I2C bus interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_BTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_BTC =  I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 2U),          \/*!< byte transmission finishes *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_LOSTARB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_LOSTARB = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 9U),       \/*!< arbitration lost in master mode interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_OUERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_OUERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 11U),        \/*!< over-run or under-run situation occurs in slave mode interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_PECERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_PECERR = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 12U),       \/*!< PEC error when receiving data interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_RBNE = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 6U),          \/*!< I2C_DATA is not Empty during receiving interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_RFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_RFF = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 6U, I2C_SAMCS_REG_OFFSET, 14U),         \/*!< rxframe fall interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_RFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_RFR = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 7U, I2C_SAMCS_REG_OFFSET, 15U)         \/*!< rxframe rise interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_SBSEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_SBSEND = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 0U),        \/*!< start condition sent out in master mode interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_SMBALT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_SMBALT = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 15U),       \/*!< SMBus Alert status interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_SMBTO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_SMBTO = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 8U, I2C_STAT0_REG_OFFSET, 14U),        \/*!< timeout signal in SMBus mode interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_STPDET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_STPDET = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 4U),        \/*!< stop condition detected in slave mode interrupt flag *\/$/;"	e	enum:__anon53
I2C_INT_FLAG_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_TBE = I2C_REGIDX_BIT2(I2C_CTL1_REG_OFFSET, 9U, I2C_STAT0_REG_OFFSET, 7U),           \/*!< I2C_DATA is empty during transmitting interrupt flag *\/    $/;"	e	enum:__anon53
I2C_INT_FLAG_TFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_TFF = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 4U, I2C_SAMCS_REG_OFFSET, 12U),         \/*!< txframe fall interrupt flag *\/ $/;"	e	enum:__anon53
I2C_INT_FLAG_TFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_FLAG_TFR = I2C_REGIDX_BIT2(I2C_SAMCS_REG_OFFSET, 5U, I2C_SAMCS_REG_OFFSET, 13U),         \/*!< txframe rise interrupt  flag *\/$/;"	e	enum:__anon53
I2C_INT_RFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_RFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 6U),                    \/*!< rxframe fall interrupt enable *\/$/;"	e	enum:__anon54
I2C_INT_RFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_RFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 7U)                     \/*!< rxframe rise interrupt enable *\/$/;"	e	enum:__anon54
I2C_INT_TFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_TFF = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 4U),                    \/*!< txframe fall interrupt enable  *\/$/;"	e	enum:__anon54
I2C_INT_TFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^    I2C_INT_TFR = I2C_REGIDX_BIT(I2C_SAMCS_REG_OFFSET, 5U),                    \/*!< txframe rise interrupt  enable *\/$/;"	e	enum:__anon54
I2C_PECTRANS_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	289;"	d
I2C_PECTRANS_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	288;"	d
I2C_PEC_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	285;"	d
I2C_PEC_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	284;"	d
I2C_RECEIVER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	246;"	d
I2C_REGIDX_BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	151;"	d
I2C_REGIDX_BIT2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	154;"	d
I2C_REG_VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	152;"	d
I2C_REG_VAL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	156;"	d
I2C_RT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	56;"	d
I2C_RT_RISETIME	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	130;"	d
I2C_SADDR0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	50;"	d
I2C_SADDR0_ADDFORMAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	89;"	d
I2C_SADDR0_ADDRESS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	87;"	d
I2C_SADDR0_ADDRESS0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	86;"	d
I2C_SADDR0_ADDRESS_H	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	88;"	d
I2C_SADDR1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	51;"	d
I2C_SADDR1_ADDRESS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	93;"	d
I2C_SADDR1_DUADEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	92;"	d
I2C_SALTSEND_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	294;"	d
I2C_SALTSEND_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	293;"	d
I2C_SAMCS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	57;"	d
I2C_SAMCS_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	163;"	d
I2C_SAMCS_RFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	143;"	d
I2C_SAMCS_RFFIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	137;"	d
I2C_SAMCS_RFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	144;"	d
I2C_SAMCS_RFRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	138;"	d
I2C_SAMCS_RXF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	140;"	d
I2C_SAMCS_SAMEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	133;"	d
I2C_SAMCS_STOEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	134;"	d
I2C_SAMCS_TFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	141;"	d
I2C_SAMCS_TFFIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	135;"	d
I2C_SAMCS_TFR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	142;"	d
I2C_SAMCS_TFRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	136;"	d
I2C_SAMCS_TXF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	139;"	d
I2C_SCLSTRETCH_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	263;"	d
I2C_SCLSTRETCH_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	262;"	d
I2C_SMBUSMODE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	239;"	d
I2C_SMBUS_DEVICE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	242;"	d
I2C_SMBUS_HOST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	243;"	d
I2C_SRESET_RESET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	271;"	d
I2C_SRESET_SET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	270;"	d
I2C_STAT0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	53;"	d
I2C_STAT0_ADD10SEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	102;"	d
I2C_STAT0_ADDSEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	100;"	d
I2C_STAT0_AERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	108;"	d
I2C_STAT0_BERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	106;"	d
I2C_STAT0_BTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	101;"	d
I2C_STAT0_LOSTARB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	107;"	d
I2C_STAT0_OUERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	109;"	d
I2C_STAT0_PECERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	110;"	d
I2C_STAT0_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	104;"	d
I2C_STAT0_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	161;"	d
I2C_STAT0_SBSEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	99;"	d
I2C_STAT0_SMBALT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	112;"	d
I2C_STAT0_SMBTO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	111;"	d
I2C_STAT0_STPDET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	103;"	d
I2C_STAT0_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	105;"	d
I2C_STAT1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	54;"	d
I2C_STAT1_DEFSMB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	119;"	d
I2C_STAT1_DUMODF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	121;"	d
I2C_STAT1_HSTSMB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	120;"	d
I2C_STAT1_I2CBSY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	116;"	d
I2C_STAT1_MASTER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	115;"	d
I2C_STAT1_PECV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	122;"	d
I2C_STAT1_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	162;"	d
I2C_STAT1_RXGC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	118;"	d
I2C_STAT1_TR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	117;"	d
I2C_TRANSMITTER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	247;"	d
I2S1_CLOCK_SEL	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	46;"	d	file:
I2S2_CLOCK_SEL	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	47;"	d	file:
I2SCTL_DTLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	197;"	d
I2SCTL_I2SOPMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	208;"	d
I2SCTL_I2SSTD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	215;"	d
I2S_AUDIOSAMPLE_11K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	187;"	d
I2S_AUDIOSAMPLE_16K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	188;"	d
I2S_AUDIOSAMPLE_192K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	194;"	d
I2S_AUDIOSAMPLE_22K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	189;"	d
I2S_AUDIOSAMPLE_32K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	190;"	d
I2S_AUDIOSAMPLE_44K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	191;"	d
I2S_AUDIOSAMPLE_48K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	192;"	d
I2S_AUDIOSAMPLE_8K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	186;"	d
I2S_AUDIOSAMPLE_96K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	193;"	d
I2S_CKPL_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	224;"	d
I2S_CKPL_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	223;"	d
I2S_CLOCK_DIV_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	49;"	d	file:
I2S_CLOCK_MUL_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	48;"	d	file:
I2S_FLAG_CH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	258;"	d
I2S_FLAG_FERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	262;"	d
I2S_FLAG_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	256;"	d
I2S_FLAG_RXORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	260;"	d
I2S_FLAG_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	257;"	d
I2S_FLAG_TRANS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	261;"	d
I2S_FLAG_TXURERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	259;"	d
I2S_FRAMEFORMAT_DT16B_CH16B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	198;"	d
I2S_FRAMEFORMAT_DT16B_CH32B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	199;"	d
I2S_FRAMEFORMAT_DT24B_CH32B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	200;"	d
I2S_FRAMEFORMAT_DT32B_CH32B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	201;"	d
I2S_INIT_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	43;"	d	file:
I2S_INT_FLAG_TXURERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	245;"	d
I2S_MCKOUT_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	204;"	d
I2S_MCKOUT_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	205;"	d
I2S_MODE_MASTERRX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	212;"	d
I2S_MODE_MASTERTX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	211;"	d
I2S_MODE_SLAVERX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	210;"	d
I2S_MODE_SLAVETX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	209;"	d
I2S_STD_LSB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	218;"	d
I2S_STD_MSB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	217;"	d
I2S_STD_PCMLONG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	220;"	d
I2S_STD_PCMSHORT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	219;"	d
I2S_STD_PHILLIPS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	216;"	d
IABR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon13
ICER	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon13
ICPR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon13
ICSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon14
ICTR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon15
IIC_Ack	.\Bsp\i2c.c	/^void IIC_Ack(u8 re)					     $/;"	f
IIC_Delay	.\Bsp\i2c.c	/^void IIC_Delay(unsigned int t)$/;"	f
IIC_GPIO_Init	.\Bsp\i2c.c	/^void IIC_GPIO_Init(void)$/;"	f
IIC_ReadBit	.\Bsp\i2c.c	/^u8 IIC_ReadBit(void)$/;"	f
IIC_ReadData	.\Bsp\i2c.c	/^int IIC_ReadData(u8 dev_addr,u8 reg_addr,u8 *pdata,u8 count)$/;"	f
IIC_SCL_H	.\Bsp\i2c.c	15;"	d	file:
IIC_SCL_L	.\Bsp\i2c.c	16;"	d	file:
IIC_SDA_H	.\Bsp\i2c.c	17;"	d	file:
IIC_SDA_In	.\Bsp\i2c.c	/^void IIC_SDA_In(void)$/;"	f
IIC_SDA_L	.\Bsp\i2c.c	18;"	d	file:
IIC_SDA_Out	.\Bsp\i2c.c	/^void IIC_SDA_Out(void)$/;"	f
IIC_SDA_Read	.\Bsp\i2c.c	19;"	d	file:
IIC_Start	.\Bsp\i2c.c	/^void IIC_Start(void)								  $/;"	f
IIC_Stop	.\Bsp\i2c.c	/^void IIC_Stop(void)$/;"	f
IIC_WaitAck	.\Bsp\i2c.c	/^int IIC_WaitAck(void)$/;"	f
IIC_WriteBit	.\Bsp\i2c.c	/^void IIC_WriteBit(u8 Temp)$/;"	f
IIC_WriteData	.\Bsp\i2c.c	/^int IIC_WriteData(u8 dev_addr,u8 reg_addr,u8 data)$/;"	f
IMCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t IMCR;                    \/*!< Offset: 0xF00 (R\/W)  ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon17
INT_BIT_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	484;"	d
INT_BIT_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	485;"	d
INT_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	297;"	d
IOFFX_IOFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	214;"	d
IP	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon13
IPSR_Type	.\Firmware\CMSIS\core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon7
IRC40K_VALUE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	88;"	d
IRC48M_VALUE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	73;"	d
IRC8M_STARTUP_TIMEOUT	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	83;"	d
IRC8M_VALUE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	78;"	d
IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum IRQn$/;"	g
IRQn_Type	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IRR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t IRR;                     \/*!< Offset: 0xEFC (R\/ )  ITM Integration Read Register             *\/$/;"	m	struct:__anon17
ISAR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon14
ISER	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon13
ISPR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon13
ISQ_IL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	226;"	d
ISR	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon7::__anon8
ISR	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon9::__anon10
IS_NOT_EP0	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	83;"	d
IT	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon9::__anon10
ITATBCTR0	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon20
ITATBCTR2	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon20
ITCTRL	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon20
ITM	.\Firmware\CMSIS\core_cm4.h	1404;"	d
ITM_BASE	.\Firmware\CMSIS\core_cm4.h	1392;"	d
ITM_CheckChar	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	.\Firmware\CMSIS\core_cm4.h	769;"	d
ITM_IMCR_INTEGRATION_Pos	.\Firmware\CMSIS\core_cm4.h	768;"	d
ITM_IRR_ATREADYM_Msk	.\Firmware\CMSIS\core_cm4.h	765;"	d
ITM_IRR_ATREADYM_Pos	.\Firmware\CMSIS\core_cm4.h	764;"	d
ITM_IWR_ATVALIDM_Msk	.\Firmware\CMSIS\core_cm4.h	761;"	d
ITM_IWR_ATVALIDM_Pos	.\Firmware\CMSIS\core_cm4.h	760;"	d
ITM_LSR_Access_Msk	.\Firmware\CMSIS\core_cm4.h	776;"	d
ITM_LSR_Access_Pos	.\Firmware\CMSIS\core_cm4.h	775;"	d
ITM_LSR_ByteAcc_Msk	.\Firmware\CMSIS\core_cm4.h	773;"	d
ITM_LSR_ByteAcc_Pos	.\Firmware\CMSIS\core_cm4.h	772;"	d
ITM_LSR_Present_Msk	.\Firmware\CMSIS\core_cm4.h	779;"	d
ITM_LSR_Present_Pos	.\Firmware\CMSIS\core_cm4.h	778;"	d
ITM_RXBUFFER_EMPTY	.\Firmware\CMSIS\core_cm4.h	1722;"	d
ITM_ReceiveChar	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_BUSY_Msk	.\Firmware\CMSIS\core_cm4.h	733;"	d
ITM_TCR_BUSY_Pos	.\Firmware\CMSIS\core_cm4.h	732;"	d
ITM_TCR_DWTENA_Msk	.\Firmware\CMSIS\core_cm4.h	748;"	d
ITM_TCR_DWTENA_Pos	.\Firmware\CMSIS\core_cm4.h	747;"	d
ITM_TCR_GTSFREQ_Msk	.\Firmware\CMSIS\core_cm4.h	739;"	d
ITM_TCR_GTSFREQ_Pos	.\Firmware\CMSIS\core_cm4.h	738;"	d
ITM_TCR_ITMENA_Msk	.\Firmware\CMSIS\core_cm4.h	757;"	d
ITM_TCR_ITMENA_Pos	.\Firmware\CMSIS\core_cm4.h	756;"	d
ITM_TCR_SWOENA_Msk	.\Firmware\CMSIS\core_cm4.h	745;"	d
ITM_TCR_SWOENA_Pos	.\Firmware\CMSIS\core_cm4.h	744;"	d
ITM_TCR_SYNCENA_Msk	.\Firmware\CMSIS\core_cm4.h	751;"	d
ITM_TCR_SYNCENA_Pos	.\Firmware\CMSIS\core_cm4.h	750;"	d
ITM_TCR_TSENA_Msk	.\Firmware\CMSIS\core_cm4.h	754;"	d
ITM_TCR_TSENA_Pos	.\Firmware\CMSIS\core_cm4.h	753;"	d
ITM_TCR_TSPrescale_Msk	.\Firmware\CMSIS\core_cm4.h	742;"	d
ITM_TCR_TSPrescale_Pos	.\Firmware\CMSIS\core_cm4.h	741;"	d
ITM_TCR_TraceBusID_Msk	.\Firmware\CMSIS\core_cm4.h	736;"	d
ITM_TCR_TraceBusID_Pos	.\Firmware\CMSIS\core_cm4.h	735;"	d
ITM_TPR_PRIVMASK_Msk	.\Firmware\CMSIS\core_cm4.h	729;"	d
ITM_TPR_PRIVMASK_Pos	.\Firmware\CMSIS\core_cm4.h	728;"	d
ITM_Type	.\Firmware\CMSIS\core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon17
IWR	.\Firmware\CMSIS\core_cm4.h	/^  __O  uint32_t IWR;                     \/*!< Offset: 0xEF8 ( \/W)  ITM Integration Write Register            *\/$/;"	m	struct:__anon17
IsPowerOf2	.\Bsp\circular_buffer.c	/^unsigned long long IsPowerOf2(unsigned long long Num) {$/;"	f
LAR	.\Firmware\CMSIS\core_cm4.h	/^  __O  uint32_t LAR;                     \/*!< Offset: 0xFB0 ( \/W)  ITM Lock Access Register                  *\/$/;"	m	struct:__anon17
LOAD	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon16
LOCATE_DIEPCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	50;"	d
LOCATE_DIEPINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	52;"	d
LOCATE_DIEPLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	54;"	d
LOCATE_DIEPTFLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	45;"	d
LOCATE_DIEPxTFSTAT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	56;"	d
LOCATE_DOEPCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	51;"	d
LOCATE_DOEPINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	53;"	d
LOCATE_DOEPLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	55;"	d
LOCATE_FIFO	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	57;"	d
LOCATE_HCHCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	46;"	d
LOCATE_HCHINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	48;"	d
LOCATE_HCHINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	47;"	d
LOCATE_HCHLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	49;"	d
LOG_PRINTF	.\Project\main.c	61;"	d	file:
LOWBYTE	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	64;"	d
LSB_16BIT_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	41;"	d	file:
LSR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t LSR;                     \/*!< Offset: 0xFB4 (R\/ )  ITM Lock Status Register                  *\/$/;"	m	struct:__anon17
LSUCNT	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon19
LVD_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^LVD_IRQHandler                    $/;"	l
LVD_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^LVD_IRQHandler$/;"	l
LVD_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    LVD_IRQn                     = 1,      \/*!< LVD through EXTI line detect interrupt                   *\/$/;"	e	enum:IRQn
LXTAL_STARTUP_TIMEOUT	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	46;"	d	file:
LXTAL_VALUE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	93;"	d
MASK0	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon19
MASK1	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon19
MASK2	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon19
MASK3	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon19
MAX	.\Bsp\circular_buffer.h	9;"	d
MAX_RING_BUF_SIZE	.\Bsp\uart.c	5;"	d	file:
MAX_USBH_STATE_STACK_DEEP	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	60;"	d
MAX_USBH_STATE_TABLE_NUM	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	61;"	d
MIN	.\Bsp\circular_buffer.h	8;"	d
MMFAR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon14
MMFR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon14
MPU	.\Firmware\CMSIS\core_cm4.h	1411;"	d
MPU_BASE	.\Firmware\CMSIS\core_cm4.h	1410;"	d
MPU_CTRL_ENABLE_Msk	.\Firmware\CMSIS\core_cm4.h	1124;"	d
MPU_CTRL_ENABLE_Pos	.\Firmware\CMSIS\core_cm4.h	1123;"	d
MPU_CTRL_HFNMIENA_Msk	.\Firmware\CMSIS\core_cm4.h	1121;"	d
MPU_CTRL_HFNMIENA_Pos	.\Firmware\CMSIS\core_cm4.h	1120;"	d
MPU_CTRL_PRIVDEFENA_Msk	.\Firmware\CMSIS\core_cm4.h	1118;"	d
MPU_CTRL_PRIVDEFENA_Pos	.\Firmware\CMSIS\core_cm4.h	1117;"	d
MPU_RASR_AP_Msk	.\Firmware\CMSIS\core_cm4.h	1148;"	d
MPU_RASR_AP_Pos	.\Firmware\CMSIS\core_cm4.h	1147;"	d
MPU_RASR_ATTRS_Msk	.\Firmware\CMSIS\core_cm4.h	1142;"	d
MPU_RASR_ATTRS_Pos	.\Firmware\CMSIS\core_cm4.h	1141;"	d
MPU_RASR_B_Msk	.\Firmware\CMSIS\core_cm4.h	1160;"	d
MPU_RASR_B_Pos	.\Firmware\CMSIS\core_cm4.h	1159;"	d
MPU_RASR_C_Msk	.\Firmware\CMSIS\core_cm4.h	1157;"	d
MPU_RASR_C_Pos	.\Firmware\CMSIS\core_cm4.h	1156;"	d
MPU_RASR_ENABLE_Msk	.\Firmware\CMSIS\core_cm4.h	1169;"	d
MPU_RASR_ENABLE_Pos	.\Firmware\CMSIS\core_cm4.h	1168;"	d
MPU_RASR_SIZE_Msk	.\Firmware\CMSIS\core_cm4.h	1166;"	d
MPU_RASR_SIZE_Pos	.\Firmware\CMSIS\core_cm4.h	1165;"	d
MPU_RASR_SRD_Msk	.\Firmware\CMSIS\core_cm4.h	1163;"	d
MPU_RASR_SRD_Pos	.\Firmware\CMSIS\core_cm4.h	1162;"	d
MPU_RASR_S_Msk	.\Firmware\CMSIS\core_cm4.h	1154;"	d
MPU_RASR_S_Pos	.\Firmware\CMSIS\core_cm4.h	1153;"	d
MPU_RASR_TEX_Msk	.\Firmware\CMSIS\core_cm4.h	1151;"	d
MPU_RASR_TEX_Pos	.\Firmware\CMSIS\core_cm4.h	1150;"	d
MPU_RASR_XN_Msk	.\Firmware\CMSIS\core_cm4.h	1145;"	d
MPU_RASR_XN_Pos	.\Firmware\CMSIS\core_cm4.h	1144;"	d
MPU_RBAR_ADDR_Msk	.\Firmware\CMSIS\core_cm4.h	1132;"	d
MPU_RBAR_ADDR_Pos	.\Firmware\CMSIS\core_cm4.h	1131;"	d
MPU_RBAR_REGION_Msk	.\Firmware\CMSIS\core_cm4.h	1138;"	d
MPU_RBAR_REGION_Pos	.\Firmware\CMSIS\core_cm4.h	1137;"	d
MPU_RBAR_VALID_Msk	.\Firmware\CMSIS\core_cm4.h	1135;"	d
MPU_RBAR_VALID_Pos	.\Firmware\CMSIS\core_cm4.h	1134;"	d
MPU_RNR_REGION_Msk	.\Firmware\CMSIS\core_cm4.h	1128;"	d
MPU_RNR_REGION_Pos	.\Firmware\CMSIS\core_cm4.h	1127;"	d
MPU_TYPE_DREGION_Msk	.\Firmware\CMSIS\core_cm4.h	1111;"	d
MPU_TYPE_DREGION_Pos	.\Firmware\CMSIS\core_cm4.h	1110;"	d
MPU_TYPE_IREGION_Msk	.\Firmware\CMSIS\core_cm4.h	1108;"	d
MPU_TYPE_IREGION_Pos	.\Firmware\CMSIS\core_cm4.h	1107;"	d
MPU_TYPE_SEPARATE_Msk	.\Firmware\CMSIS\core_cm4.h	1114;"	d
MPU_TYPE_SEPARATE_Pos	.\Firmware\CMSIS\core_cm4.h	1113;"	d
MPU_Type	.\Firmware\CMSIS\core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon21
MSC_CLASS	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	44;"	d
MSC_PROTOCOL	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	46;"	d
MVFR0	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon22
MVFR1	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon22
MemManage_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^MemManage_Handler$/;"	l
MemManage_Handler	.\Project\gd32e10x_it.c	/^void MemManage_Handler(void)$/;"	f
MemoryManagement_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    MemoryManagement_IRQn        = -12,    \/*!< 4 Cortex-M4 memory management interrupt                  *\/$/;"	e	enum:IRQn
N	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon5::__anon6
N	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon9::__anon10
NMI_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^NMI_Handler$/;"	l
NMI_Handler	.\Project\gd32e10x_it.c	/^void NMI_Handler(void)$/;"	f
NODATA_STAGE_TIMEOUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	128;"	d
NULL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	43;"	d
NVIC	.\Firmware\CMSIS\core_cm4.h	1403;"	d
NVIC_AIRCR_VECTKEY_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	51;"	d
NVIC_BASE	.\Firmware\CMSIS\core_cm4.h	1397;"	d
NVIC_ClearPendingIRQ	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_PRIGROUP_PRE0_SUB4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	54;"	d
NVIC_PRIGROUP_PRE1_SUB3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	55;"	d
NVIC_PRIGROUP_PRE2_SUB2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	56;"	d
NVIC_PRIGROUP_PRE3_SUB1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	57;"	d
NVIC_PRIGROUP_PRE4_SUB0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	58;"	d
NVIC_STIR_INTID_Msk	.\Firmware\CMSIS\core_cm4.h	373;"	d
NVIC_STIR_INTID_Pos	.\Firmware\CMSIS\core_cm4.h	372;"	d
NVIC_SetPendingIRQ	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	.\Firmware\CMSIS\core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon13
NVIC_VECTTAB_FLASH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	45;"	d
NVIC_VECTTAB_OFFSET_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	48;"	d
NVIC_VECTTAB_RAM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	44;"	d
NonMaskableInt_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    NonMaskableInt_IRQn          = -14,    \/*!< 2 non maskable interrupt                                 *\/$/;"	e	enum:IRQn
OB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	44;"	d
OB_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	213;"	d
OB_DATA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	59;"	d
OB_DATA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	60;"	d
OB_DATA_ADDR0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	212;"	d
OB_DATA_ADDR1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	213;"	d
OB_DEEPSLEEP_NO_RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	200;"	d
OB_DEEPSLEEP_RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	201;"	d
OB_FWDGT_HARDWARE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	197;"	d
OB_FWDGT_SOFTWARE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	196;"	d
OB_SPC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	57;"	d
OB_SPC_SPC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	192;"	d
OB_SPC_SPC_N	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	193;"	d
OB_STDBY_NO_RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	204;"	d
OB_STDBY_RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	205;"	d
OB_USER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	58;"	d
OB_USER_MASK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	185;"	d
OB_USER_USER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	208;"	d
OB_USER_USER_N	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	209;"	d
OB_WP0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	61;"	d
OB_WP0_WP0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	216;"	d
OB_WP1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	62;"	d
OB_WP1_WP1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	219;"	d
OB_WP1_WP1_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	40;"	d	file:
OB_WP2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	63;"	d
OB_WP2_WP2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	222;"	d
OB_WP2_WP2_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	41;"	d	file:
OB_WP3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	64;"	d
OB_WP3_WP3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	225;"	d
OB_WP3_WP3_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	42;"	d	file:
OB_WP_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	228;"	d
OB_WP_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	229;"	d
OB_WP_10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	238;"	d
OB_WP_11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	239;"	d
OB_WP_12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	240;"	d
OB_WP_13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	241;"	d
OB_WP_14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	242;"	d
OB_WP_15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	243;"	d
OB_WP_16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	244;"	d
OB_WP_17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	245;"	d
OB_WP_18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	246;"	d
OB_WP_19	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	247;"	d
OB_WP_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	230;"	d
OB_WP_20	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	248;"	d
OB_WP_21	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	249;"	d
OB_WP_22	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	250;"	d
OB_WP_23	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	251;"	d
OB_WP_24	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	252;"	d
OB_WP_25	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	253;"	d
OB_WP_26	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	254;"	d
OB_WP_27	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	255;"	d
OB_WP_28	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	256;"	d
OB_WP_29	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	257;"	d
OB_WP_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	231;"	d
OB_WP_30	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	258;"	d
OB_WP_31	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	259;"	d
OB_WP_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	232;"	d
OB_WP_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	233;"	d
OB_WP_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	234;"	d
OB_WP_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	235;"	d
OB_WP_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	236;"	d
OB_WP_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	237;"	d
OB_WP_ALL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	260;"	d
OCTL_RCCV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	171;"	d
OLEDFONT_H	.\Bsp\oledfont.h	2;"	d
OLED_ADDR	.\Bsp\oled.h	11;"	d
OLED_Allfill	.\Bsp\oled.c	/^void OLED_Allfill(void)$/;"	f
OLED_Clear	.\Bsp\oled.c	/^void OLED_Clear(void)$/;"	f
OLED_Display_Off	.\Bsp\oled.c	/^void OLED_Display_Off(void)$/;"	f
OLED_Display_On	.\Bsp\oled.c	/^void OLED_Display_On(void)$/;"	f
OLED_HEIGHT	.\Bsp\oled.h	14;"	d
OLED_Init	.\Bsp\oled.c	/^void OLED_Init(void)$/;"	f
OLED_Pow	.\Bsp\oled.c	/^static uint32_t OLED_Pow(uint8_t a, uint8_t n)$/;"	f	file:
OLED_Set_Position	.\Bsp\oled.c	/^void OLED_Set_Position(uint8_t x, uint8_t y)$/;"	f
OLED_ShowChar	.\Bsp\oled.c	/^void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t ch, uint8_t fontsize)$/;"	f
OLED_ShowFloat	.\Bsp\oled.c	/^void OLED_ShowFloat(uint8_t x, uint8_t y, float num, uint8_t accuracy, uint8_t fontsize)$/;"	f
OLED_ShowHanzi	.\Bsp\oled.c	/^void OLED_ShowHanzi(uint8_t x, uint8_t y, uint8_t no)$/;"	f
OLED_ShowHzbig	.\Bsp\oled.c	/^void OLED_ShowHzbig(uint8_t x, uint8_t y, uint8_t n)$/;"	f
OLED_ShowNum	.\Bsp\oled.c	/^void OLED_ShowNum(uint8_t x, uint8_t y, uint32_t num, uint8_t length, uint8_t fontsize)$/;"	f
OLED_ShowPic	.\Bsp\oled.c	/^void OLED_ShowPic(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1, uint8_t BMP[])$/;"	f
OLED_ShowStr	.\Bsp\oled.c	/^void OLED_ShowStr(uint8_t x, uint8_t y, char *ch, uint8_t fontsize)$/;"	f
OLED_WIDTH	.\Bsp\oled.h	13;"	d
OLED_Write_cmd	.\Bsp\oled.c	/^void OLED_Write_cmd(uint8_t cmd)$/;"	f
OLED_Write_data	.\Bsp\oled.c	/^void OLED_Write_data(uint8_t data)$/;"	f
OSC_STARTUP_TIMEOUT	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	45;"	d	file:
OTG_MODE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	74;"	d
OTG_Mode	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         OTG_Mode;       \/* OTG mode *\/$/;"	m	struct:__anon104
OTG_PrevState	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         OTG_PrevState;  \/* OTG previous state *\/$/;"	m	struct:__anon104
OTG_State	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         OTG_State;      \/* OTG state *\/$/;"	m	struct:__anon104
OVSAMPCTL_DRES	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	230;"	d
OVSAMPCTL_OVSR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	249;"	d
OVSAMPCTL_OVSS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	237;"	d
PCF0_CAN_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	393;"	d
PCF0_SWJ_CFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	394;"	d
PCF0_TIMER0_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	390;"	d
PCF0_TIMER1_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	391;"	d
PCF0_TIMER2_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	392;"	d
PCF0_USART2_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	389;"	d
PCF1_CTC_REMAP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	395;"	d
PCF_LOCATION1_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	44;"	d	file:
PCF_LOCATION2_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	45;"	d	file:
PCF_POSITION_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	42;"	d	file:
PCF_SWJCFG_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	43;"	d	file:
PCSR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon19
PFR	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon14
PID0	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID0;                    \/*!< Offset: 0xFE0 (R\/ )  ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon17
PID1	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID1;                    \/*!< Offset: 0xFE4 (R\/ )  ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon17
PID2	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID2;                    \/*!< Offset: 0xFE8 (R\/ )  ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon17
PID3	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID3;                    \/*!< Offset: 0xFEC (R\/ )  ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon17
PID4	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID4;                    \/*!< Offset: 0xFD0 (R\/ )  ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon17
PID5	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID5;                    \/*!< Offset: 0xFD4 (R\/ )  ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon17
PID6	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID6;                    \/*!< Offset: 0xFD8 (R\/ )  ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon17
PID7	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t PID7;                    \/*!< Offset: 0xFDC (R\/ )  ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon17
PLLMF_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	566;"	d
PMU	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	43;"	d
PMU_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	234;"	d
PMU_CS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	47;"	d
PMU_CS_LVDF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	63;"	d
PMU_CS_STBF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	62;"	d
PMU_CS_WUF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	61;"	d
PMU_CS_WUPEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	64;"	d
PMU_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	46;"	d
PMU_CTL_BKPWEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	57;"	d
PMU_CTL_LDOLP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	51;"	d
PMU_CTL_LDOVS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	58;"	d
PMU_CTL_LVDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	55;"	d
PMU_CTL_LVDT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	56;"	d
PMU_CTL_STBMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	52;"	d
PMU_CTL_STBRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	54;"	d
PMU_CTL_WURST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	53;"	d
PMU_FLAG_LVD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	86;"	d
PMU_FLAG_RESET_STANDBY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	94;"	d
PMU_FLAG_RESET_WAKEUP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	93;"	d
PMU_FLAG_STANDBY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	85;"	d
PMU_FLAG_WAKEUP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	84;"	d
PMU_LDOVS_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	81;"	d
PMU_LDOVS_NORMAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	80;"	d
PMU_LDO_LOWPOWER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	90;"	d
PMU_LDO_NORMAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	89;"	d
PMU_LVDT_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	69;"	d
PMU_LVDT_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	70;"	d
PMU_LVDT_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	71;"	d
PMU_LVDT_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	72;"	d
PMU_LVDT_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	73;"	d
PMU_LVDT_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	74;"	d
PMU_LVDT_6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	75;"	d
PMU_LVDT_7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	76;"	d
PORT	.\Firmware\CMSIS\core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon17	typeref:union:__anon17::__anon18
PSC_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fwdgt.h	67;"	d
PWRCLKCTL_SHCLK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	453;"	d
PWRCLKCTL_SUCLK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	454;"	d
PendSV_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^PendSV_Handler$/;"	l
PendSV_Handler	.\Project\gd32e10x_it.c	/^void PendSV_Handler(void)$/;"	f
PendSV_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    PendSV_IRQn                  = -2,     \/*!< 14 Cortex-M4 pend SV interrupt                           *\/$/;"	e	enum:IRQn
Q	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon5::__anon6
Q	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon9::__anon10
RASR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon21
RASR_A1	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon21
RASR_A2	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon21
RASR_A3	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon21
RBAR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon21
RBAR_A1	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon21
RBAR_A2	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon21
RBAR_A3	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon21
RCU	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	43;"	d
RCU_ADC0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_ADC0      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 9U),                  \/*!< ADC0 clock *\/$/;"	e	enum:__anon55
RCU_ADC0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_ADC0RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 9U),              \/*!< ADC0 clock reset *\/$/;"	e	enum:__anon57
RCU_ADC1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_ADC1      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 10U),                 \/*!< ADC1 clock *\/$/;"	e	enum:__anon55
RCU_ADC1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_ADC1RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 10U),             \/*!< ADC1 clock reset *\/$/;"	e	enum:__anon57
RCU_ADC_PSC_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	49;"	d	file:
RCU_ADDAPB1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	62;"	d
RCU_ADDAPB1EN_CTCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	268;"	d
RCU_ADDAPB1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	61;"	d
RCU_ADDAPB1RST_CTCRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	265;"	d
RCU_ADDCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	59;"	d
RCU_ADDCTL_CK48MSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	254;"	d
RCU_ADDCTL_IRC48MCAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	257;"	d
RCU_ADDCTL_IRC48MEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	255;"	d
RCU_ADDCTL_IRC48MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	256;"	d
RCU_ADDINT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	60;"	d
RCU_ADDINT_IRC48MSTBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	262;"	d
RCU_ADDINT_IRC48MSTBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	261;"	d
RCU_ADDINT_IRC48MSTBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	260;"	d
RCU_AF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_AF        = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 0U),                  \/*!< alternate function clock *\/$/;"	e	enum:__anon55
RCU_AFRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_AFRST        = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 0U),              \/*!< alternate function clock reset *\/$/;"	e	enum:__anon57
RCU_AHBEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	51;"	d
RCU_AHBEN_CRCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	169;"	d
RCU_AHBEN_DMA0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	165;"	d
RCU_AHBEN_DMA1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	166;"	d
RCU_AHBEN_EXMCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	170;"	d
RCU_AHBEN_FMCSPEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	168;"	d
RCU_AHBEN_SRAMSPEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	167;"	d
RCU_AHBEN_USBFSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	171;"	d
RCU_AHBRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	56;"	d
RCU_AHBRST_USBFSRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	237;"	d
RCU_AHB_CKSYS_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	523;"	d
RCU_AHB_CKSYS_DIV128	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	529;"	d
RCU_AHB_CKSYS_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	527;"	d
RCU_AHB_CKSYS_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	524;"	d
RCU_AHB_CKSYS_DIV256	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	530;"	d
RCU_AHB_CKSYS_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	525;"	d
RCU_AHB_CKSYS_DIV512	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	531;"	d
RCU_AHB_CKSYS_DIV64	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	528;"	d
RCU_AHB_CKSYS_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	526;"	d
RCU_APB1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	53;"	d
RCU_APB1EN_BKPIEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	212;"	d
RCU_APB1EN_CAN0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	210;"	d
RCU_APB1EN_CAN1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	211;"	d
RCU_APB1EN_DACEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	214;"	d
RCU_APB1EN_I2C0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	208;"	d
RCU_APB1EN_I2C1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	209;"	d
RCU_APB1EN_PMUEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	213;"	d
RCU_APB1EN_SPI1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	202;"	d
RCU_APB1EN_SPI2EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	203;"	d
RCU_APB1EN_TIMER11EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	198;"	d
RCU_APB1EN_TIMER12EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	199;"	d
RCU_APB1EN_TIMER13EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	200;"	d
RCU_APB1EN_TIMER1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	192;"	d
RCU_APB1EN_TIMER2EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	193;"	d
RCU_APB1EN_TIMER3EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	194;"	d
RCU_APB1EN_TIMER4EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	195;"	d
RCU_APB1EN_TIMER5EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	196;"	d
RCU_APB1EN_TIMER6EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	197;"	d
RCU_APB1EN_UART3EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	206;"	d
RCU_APB1EN_UART4EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	207;"	d
RCU_APB1EN_USART1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	204;"	d
RCU_APB1EN_USART2EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	205;"	d
RCU_APB1EN_WWDGTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	201;"	d
RCU_APB1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	50;"	d
RCU_APB1RST_BKPIRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	160;"	d
RCU_APB1RST_CAN0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	158;"	d
RCU_APB1RST_CAN1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	159;"	d
RCU_APB1RST_DACRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	162;"	d
RCU_APB1RST_I2C0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	156;"	d
RCU_APB1RST_I2C1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	157;"	d
RCU_APB1RST_PMURST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	161;"	d
RCU_APB1RST_SPI1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	150;"	d
RCU_APB1RST_SPI2RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	151;"	d
RCU_APB1RST_TIMER11RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	146;"	d
RCU_APB1RST_TIMER12RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	147;"	d
RCU_APB1RST_TIMER13RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	148;"	d
RCU_APB1RST_TIMER1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	140;"	d
RCU_APB1RST_TIMER2RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	141;"	d
RCU_APB1RST_TIMER3RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	142;"	d
RCU_APB1RST_TIMER4RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	143;"	d
RCU_APB1RST_TIMER5RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	144;"	d
RCU_APB1RST_TIMER6RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	145;"	d
RCU_APB1RST_UART3RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	154;"	d
RCU_APB1RST_UART4RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	155;"	d
RCU_APB1RST_USART1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	152;"	d
RCU_APB1RST_USART2RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	153;"	d
RCU_APB1RST_WWDGTRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	149;"	d
RCU_APB1_CKAHB_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	535;"	d
RCU_APB1_CKAHB_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	539;"	d
RCU_APB1_CKAHB_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	536;"	d
RCU_APB1_CKAHB_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	537;"	d
RCU_APB1_CKAHB_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	538;"	d
RCU_APB2EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	52;"	d
RCU_APB2EN_ADC0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	180;"	d
RCU_APB2EN_ADC1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	181;"	d
RCU_APB2EN_AFEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	174;"	d
RCU_APB2EN_PAEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	175;"	d
RCU_APB2EN_PBEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	176;"	d
RCU_APB2EN_PCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	177;"	d
RCU_APB2EN_PDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	178;"	d
RCU_APB2EN_PEEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	179;"	d
RCU_APB2EN_SPI0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	183;"	d
RCU_APB2EN_TIMER0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	182;"	d
RCU_APB2EN_TIMER10EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	188;"	d
RCU_APB2EN_TIMER7EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	184;"	d
RCU_APB2EN_TIMER8EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	186;"	d
RCU_APB2EN_TIMER9EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	187;"	d
RCU_APB2EN_USART0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	185;"	d
RCU_APB2RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	49;"	d
RCU_APB2RST_ADC0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	129;"	d
RCU_APB2RST_ADC1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	130;"	d
RCU_APB2RST_AFRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	123;"	d
RCU_APB2RST_PARST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	124;"	d
RCU_APB2RST_PBRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	125;"	d
RCU_APB2RST_PCRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	126;"	d
RCU_APB2RST_PDRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	127;"	d
RCU_APB2RST_PERST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	128;"	d
RCU_APB2RST_SPI0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	132;"	d
RCU_APB2RST_TIMER0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	131;"	d
RCU_APB2RST_TIMER10RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	137;"	d
RCU_APB2RST_TIMER7RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	133;"	d
RCU_APB2RST_TIMER8RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	135;"	d
RCU_APB2RST_TIMER9RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	136;"	d
RCU_APB2RST_USART0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	134;"	d
RCU_APB2_CKAHB_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	543;"	d
RCU_APB2_CKAHB_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	547;"	d
RCU_APB2_CKAHB_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	544;"	d
RCU_APB2_CKAHB_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	545;"	d
RCU_APB2_CKAHB_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	546;"	d
RCU_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	246;"	d
RCU_BDCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	54;"	d
RCU_BDCTL_BKPRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	223;"	d
RCU_BDCTL_LXTALBPS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	219;"	d
RCU_BDCTL_LXTALDRI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	220;"	d
RCU_BDCTL_LXTALEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	217;"	d
RCU_BDCTL_LXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	218;"	d
RCU_BDCTL_RTCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	222;"	d
RCU_BDCTL_RTCSRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	221;"	d
RCU_BIT_POS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	275;"	d
RCU_BKPI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_BKPI      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 27U),                 \/*!< BKPI clock *\/$/;"	e	enum:__anon55
RCU_BKPIRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_BKPIRST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 27U),             \/*!< BKPI clock reset *\/$/;"	e	enum:__anon57
RCU_CAN0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_CAN0      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 25U),                 \/*!< CAN0 clock *\/$/;"	e	enum:__anon55
RCU_CAN0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_CAN0RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 25U),             \/*!< CAN0 clock reset *\/$/;"	e	enum:__anon57
RCU_CAN1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_CAN1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 26U),                 \/*!< CAN1 clock *\/$/;"	e	enum:__anon55
RCU_CAN1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_CAN1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 26U),             \/*!< CAN1 clock reset *\/$/;"	e	enum:__anon57
RCU_CFG0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	47;"	d
RCU_CFG0_ADCPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	87;"	d
RCU_CFG0_ADCPSC_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	93;"	d
RCU_CFG0_AHBPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	84;"	d
RCU_CFG0_APB1PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	85;"	d
RCU_CFG0_APB2PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	86;"	d
RCU_CFG0_CKOUT0SEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	92;"	d
RCU_CFG0_PLLMF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	90;"	d
RCU_CFG0_PLLMF_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	94;"	d
RCU_CFG0_PLLSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	88;"	d
RCU_CFG0_PREDV0_LSB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	89;"	d
RCU_CFG0_SCS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	82;"	d
RCU_CFG0_SCSS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	83;"	d
RCU_CFG0_USBFSPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	91;"	d
RCU_CFG0_USBFSPSC_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	95;"	d
RCU_CFG1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	57;"	d
RCU_CFG1_ADCPSC_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	247;"	d
RCU_CFG1_I2S1SEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	245;"	d
RCU_CFG1_I2S2SEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	246;"	d
RCU_CFG1_PLL1MF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	242;"	d
RCU_CFG1_PLL1MF_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	56;"	d	file:
RCU_CFG1_PLL2MF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	243;"	d
RCU_CFG1_PLL2MF_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	54;"	d	file:
RCU_CFG1_PLLPRESEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	248;"	d
RCU_CFG1_PREDV0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	240;"	d
RCU_CFG1_PREDV0SEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	244;"	d
RCU_CFG1_PREDV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	241;"	d
RCU_CFG1_PREDV1_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	58;"	d	file:
RCU_CFG1_PREDV1_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	53;"	d	file:
RCU_CK48MSRC_CKPLL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	725;"	d
RCU_CK48MSRC_IRC48M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	726;"	d
RCU_CKADC_CKAHB_DIV3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	556;"	d
RCU_CKADC_CKAHB_DIV5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	557;"	d
RCU_CKADC_CKAHB_DIV7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	558;"	d
RCU_CKADC_CKAHB_DIV9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	559;"	d
RCU_CKADC_CKAPB2_DIV12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	554;"	d
RCU_CKADC_CKAPB2_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	555;"	d
RCU_CKADC_CKAPB2_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	550;"	d
RCU_CKADC_CKAPB2_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	551;"	d
RCU_CKADC_CKAPB2_DIV6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	552;"	d
RCU_CKADC_CKAPB2_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	553;"	d
RCU_CKOUT0SRC_CKPLL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	619;"	d
RCU_CKOUT0SRC_CKPLL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	621;"	d
RCU_CKOUT0SRC_CKPLL2_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	620;"	d
RCU_CKOUT0SRC_CKPLL_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	618;"	d
RCU_CKOUT0SRC_CKSYS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	615;"	d
RCU_CKOUT0SRC_HXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	617;"	d
RCU_CKOUT0SRC_IRC48M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	622;"	d
RCU_CKOUT0SRC_IRC48M_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	623;"	d
RCU_CKOUT0SRC_IRC8M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	616;"	d
RCU_CKOUT0SRC_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	614;"	d
RCU_CKSYSSRC_HXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	512;"	d
RCU_CKSYSSRC_IRC8M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	511;"	d
RCU_CKSYSSRC_PLL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	513;"	d
RCU_CKUSB_CKPLL_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	605;"	d
RCU_CKUSB_CKPLL_DIV1_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	604;"	d
RCU_CKUSB_CKPLL_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	607;"	d
RCU_CKUSB_CKPLL_DIV2_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	606;"	d
RCU_CKUSB_CKPLL_DIV3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	608;"	d
RCU_CKUSB_CKPLL_DIV3_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	609;"	d
RCU_CKUSB_CKPLL_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	610;"	d
RCU_CRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_CRC       = RCU_REGIDX_BIT(AHBEN_REG_OFFSET, 6U),                   \/*!< CRC clock *\/$/;"	e	enum:__anon55
RCU_CTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_CTC       = RCU_REGIDX_BIT(ADD_APB1EN_REG_OFFSET, 27U),             \/*!< CTC clock *\/$/;"	e	enum:__anon55
RCU_CTCRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_CTCRST       = RCU_REGIDX_BIT(ADD_APB1RST_REG_OFFSET, 27U),         \/*!< RTC clock reset *\/$/;"	e	enum:__anon57
RCU_CTC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^RCU_CTC_IRQHandler                   $/;"	l
RCU_CTC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^RCU_CTC_IRQHandler$/;"	l
RCU_CTC_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    RCU_CTC_IRQn                 = 5,      \/*!< RCU and CTC interrupt                                    *\/$/;"	e	enum:IRQn
RCU_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	46;"	d
RCU_CTL_CKMEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	73;"	d
RCU_CTL_HXTALBPS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	72;"	d
RCU_CTL_HXTALEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	70;"	d
RCU_CTL_HXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	71;"	d
RCU_CTL_IRC8MADJ	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	68;"	d
RCU_CTL_IRC8MCALIB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	69;"	d
RCU_CTL_IRC8MEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	66;"	d
RCU_CTL_IRC8MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	67;"	d
RCU_CTL_PLL1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	76;"	d
RCU_CTL_PLL1STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	77;"	d
RCU_CTL_PLL2EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	78;"	d
RCU_CTL_PLL2STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	79;"	d
RCU_CTL_PLLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	74;"	d
RCU_CTL_PLLSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	75;"	d
RCU_DAC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_DAC       = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 29U),                 \/*!< DAC clock *\/$/;"	e	enum:__anon55
RCU_DACRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_DACRST       = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 29U),             \/*!< DAC clock reset *\/$/;"	e	enum:__anon57
RCU_DEEPSLEEP_V_0_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	721;"	d
RCU_DEEPSLEEP_V_0_9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	720;"	d
RCU_DEEPSLEEP_V_1_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	719;"	d
RCU_DEEPSLEEP_V_1_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	722;"	d
RCU_DMA0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_DMA0      = RCU_REGIDX_BIT(AHBEN_REG_OFFSET, 0U),                   \/*!< DMA0 clock *\/$/;"	e	enum:__anon55
RCU_DMA1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_DMA1      = RCU_REGIDX_BIT(AHBEN_REG_OFFSET, 1U),                   \/*!< DMA1 clock *\/$/;"	e	enum:__anon55
RCU_DSV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	58;"	d
RCU_DSV_DSLPVS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	251;"	d
RCU_EXMC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_EXMC      = RCU_REGIDX_BIT(AHBEN_REG_OFFSET, 8U),                   \/*!< EXMC clock *\/$/;"	e	enum:__anon55
RCU_FLAG_EPRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_EPRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 26U),        \/*!< external PIN reset flags *\/$/;"	e	enum:__anon58
RCU_FLAG_FWDGTRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_FWDGTRST      = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 29U),        \/*!< FWDGT reset flags *\/$/;"	e	enum:__anon58
RCU_FLAG_HXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_HXTALSTB      = RCU_REGIDX_BIT(CTL_REG_OFFSET, 17U),           \/*!< HXTAL stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_IRC40KSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_IRC40KSTB     = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 1U),         \/*!< IRC40K stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_IRC48MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_IRC48MSTB     = RCU_REGIDX_BIT(ADDCTL_REG_OFFSET, 17U),        \/*!< IRC48M stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_IRC8MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_IRC8MSTB      = RCU_REGIDX_BIT(CTL_REG_OFFSET, 1U),            \/*!< IRC8M stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_LPRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_LPRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 31U),        \/*!< low-power reset flags *\/$/;"	e	enum:__anon58
RCU_FLAG_LXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_LXTALSTB      = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 1U),          \/*!< LXTAL stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_PLL1STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_PLL1STB       = RCU_REGIDX_BIT(CTL_REG_OFFSET, 27U),           \/*!< PLL1 stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_PLL2STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_PLL2STB       = RCU_REGIDX_BIT(CTL_REG_OFFSET, 29U),           \/*!< PLL2 stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_PLLSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_PLLSTB        = RCU_REGIDX_BIT(CTL_REG_OFFSET, 25U),           \/*!< PLL stabilization flags *\/$/;"	e	enum:__anon58
RCU_FLAG_PORRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_PORRST        = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 27U),        \/*!< power reset flags *\/$/;"	e	enum:__anon58
RCU_FLAG_SWRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_SWRST         = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 28U),        \/*!< software reset flags *\/$/;"	e	enum:__anon58
RCU_FLAG_WWDGTRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FLAG_WWDGTRST      = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 30U),        \/*!< WWDGT reset flags *\/$/;"	e	enum:__anon58
RCU_FMC_SLP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_FMC_SLP      = RCU_REGIDX_BIT(AHBEN_REG_OFFSET, 4U),                \/*!< FMC clock *\/$/;"	e	enum:__anon56
RCU_GPIOA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOA     = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 2U),                  \/*!< GPIOA clock *\/$/;"	e	enum:__anon55
RCU_GPIOARST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOARST     = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 2U),              \/*!< GPIOA clock reset *\/$/;"	e	enum:__anon57
RCU_GPIOB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOB     = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 3U),                  \/*!< GPIOB clock *\/$/;"	e	enum:__anon55
RCU_GPIOBRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOBRST     = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 3U),              \/*!< GPIOB clock reset *\/$/;"	e	enum:__anon57
RCU_GPIOC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOC     = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 4U),                  \/*!< GPIOC clock *\/$/;"	e	enum:__anon55
RCU_GPIOCRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOCRST     = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 4U),              \/*!< GPIOC clock reset *\/$/;"	e	enum:__anon57
RCU_GPIOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOD     = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 5U),                  \/*!< GPIOD clock *\/$/;"	e	enum:__anon55
RCU_GPIODRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIODRST     = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 5U),              \/*!< GPIOD clock reset *\/$/;"	e	enum:__anon57
RCU_GPIOE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOE     = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 6U),                  \/*!< GPIOE clock *\/$/;"	e	enum:__anon55
RCU_GPIOERST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_GPIOERST     = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 6U),              \/*!< GPIOE clock reset *\/$/;"	e	enum:__anon57
RCU_HXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_HXTAL               = RCU_REGIDX_BIT(CTL_REG_OFFSET, 16U),          \/*!< HXTAL *\/$/;"	e	enum:__anon62
RCU_I2C0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_I2C0      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 21U),                 \/*!< I2C0 clock *\/$/;"	e	enum:__anon55
RCU_I2C0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_I2C0RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 21U),             \/*!< I2C0 clock reset *\/$/;"	e	enum:__anon57
RCU_I2C1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_I2C1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 22U),                 \/*!< I2C1 clock *\/$/;"	e	enum:__anon55
RCU_I2C1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_I2C1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 22U),             \/*!< I2C1 clock reset *\/$/;"	e	enum:__anon57
RCU_I2S1SRC_CKPLL2_MUL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	707;"	d
RCU_I2S1SRC_CKSYS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	706;"	d
RCU_I2S2SRC_CKPLL2_MUL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	711;"	d
RCU_I2S2SRC_CKSYS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	710;"	d
RCU_INT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	48;"	d
RCU_INT_CKMIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	120;"	d
RCU_INT_CKMIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	105;"	d
RCU_INT_FLAG_CKM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_CKM       = RCU_REGIDX_BIT(INT_REG_OFFSET, 7U),            \/*!< HXTAL clock stuck interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_CKM_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_CKM_CLR       = RCU_REGIDX_BIT(INT_REG_OFFSET, 23U),       \/*!< CKM interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_HXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_HXTALSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 3U),            \/*!< HXTAL stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_HXTALSTB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_HXTALSTB_CLR  = RCU_REGIDX_BIT(INT_REG_OFFSET, 19U),       \/*!< HXTAL stabilization interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_IRC40KSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_IRC40KSTB = RCU_REGIDX_BIT(INT_REG_OFFSET, 0U),            \/*!< IRC40K stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_IRC40KSTB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_IRC40KSTB_CLR = RCU_REGIDX_BIT(INT_REG_OFFSET, 16U),       \/*!< IRC40K stabilization interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_IRC48MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_IRC48MSTB = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 6U),         \/*!< IRC48M stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_IRC48MSTB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_IRC48MSTB_CLR = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 22U),    \/*!< internal 48 MHz RC oscillator stabilization interrupt clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_IRC8MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_IRC8MSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 2U),            \/*!< IRC8M stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_IRC8MSTB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_IRC8MSTB_CLR  = RCU_REGIDX_BIT(INT_REG_OFFSET, 18U),       \/*!< IRC8M stabilization interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_LXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_LXTALSTB  = RCU_REGIDX_BIT(INT_REG_OFFSET, 1U),            \/*!< LXTAL stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_LXTALSTB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_LXTALSTB_CLR  = RCU_REGIDX_BIT(INT_REG_OFFSET, 17U),       \/*!< LXTAL stabilization interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_PLL1STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_PLL1STB   = RCU_REGIDX_BIT(INT_REG_OFFSET, 5U),            \/*!< PLL1 stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_PLL1STB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_PLL1STB_CLR   = RCU_REGIDX_BIT(INT_REG_OFFSET, 21U),       \/*!< PLL1 stabilization interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_PLL2STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_PLL2STB   = RCU_REGIDX_BIT(INT_REG_OFFSET, 6U),            \/*!< PLL2 stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_PLL2STB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_PLL2STB_CLR   = RCU_REGIDX_BIT(INT_REG_OFFSET, 22U),       \/*!< PLL2 stabilization interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_FLAG_PLLSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_PLLSTB    = RCU_REGIDX_BIT(INT_REG_OFFSET, 4U),            \/*!< PLL stabilization interrupt flag *\/$/;"	e	enum:__anon59
RCU_INT_FLAG_PLLSTB_CLR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_FLAG_PLLSTB_CLR    = RCU_REGIDX_BIT(INT_REG_OFFSET, 20U),       \/*!< PLL stabilization interrupt flags clear *\/$/;"	e	enum:__anon60
RCU_INT_HXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_HXTALSTB        = RCU_REGIDX_BIT(INT_REG_OFFSET, 11U),          \/*!< HXTAL stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_HXTALSTBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	116;"	d
RCU_INT_HXTALSTBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	109;"	d
RCU_INT_HXTALSTBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	101;"	d
RCU_INT_IRC40KSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_IRC40KSTB       = RCU_REGIDX_BIT(INT_REG_OFFSET, 8U),           \/*!< IRC40K stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_IRC40KSTBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	113;"	d
RCU_INT_IRC40KSTBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	106;"	d
RCU_INT_IRC40KSTBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	98;"	d
RCU_INT_IRC48MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_IRC48MSTB       = RCU_REGIDX_BIT(ADDINT_REG_OFFSET, 14U),       \/*!< internal 48 MHz RC oscillator stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_IRC8MSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_IRC8MSTB        = RCU_REGIDX_BIT(INT_REG_OFFSET, 10U),          \/*!< IRC8M stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_IRC8MSTBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	115;"	d
RCU_INT_IRC8MSTBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	108;"	d
RCU_INT_IRC8MSTBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	100;"	d
RCU_INT_LXTALSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_LXTALSTB        = RCU_REGIDX_BIT(INT_REG_OFFSET, 9U),           \/*!< LXTAL stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_LXTALSTBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	114;"	d
RCU_INT_LXTALSTBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	107;"	d
RCU_INT_LXTALSTBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	99;"	d
RCU_INT_PLL1STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_PLL1STB         = RCU_REGIDX_BIT(INT_REG_OFFSET, 13U),          \/*!< PLL1 stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_PLL1STBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	118;"	d
RCU_INT_PLL1STBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	111;"	d
RCU_INT_PLL1STBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	103;"	d
RCU_INT_PLL2STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_PLL2STB         = RCU_REGIDX_BIT(INT_REG_OFFSET, 14U),          \/*!< PLL2 stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_PLL2STBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	119;"	d
RCU_INT_PLL2STBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	112;"	d
RCU_INT_PLL2STBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	104;"	d
RCU_INT_PLLSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_INT_PLLSTB          = RCU_REGIDX_BIT(INT_REG_OFFSET, 12U),          \/*!< PLL stabilization interrupt *\/$/;"	e	enum:__anon61
RCU_INT_PLLSTBIC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	117;"	d
RCU_INT_PLLSTBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	110;"	d
RCU_INT_PLLSTBIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	102;"	d
RCU_IRC40K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_IRC40K              = RCU_REGIDX_BIT(RSTSCK_REG_OFFSET, 0U),        \/*!< IRC40K *\/$/;"	e	enum:__anon62
RCU_IRC48M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_IRC48M              = RCU_REGIDX_BIT(ADDCTL_REG_OFFSET, 16U),       \/*!< IRC48M *\/$/;"	e	enum:__anon62
RCU_IRC8M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_IRC8M               = RCU_REGIDX_BIT(CTL_REG_OFFSET, 0U),           \/*!< IRC8M *\/$/;"	e	enum:__anon62
RCU_IRC8M_ADJUST_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	52;"	d	file:
RCU_IRC8M_ADJUST_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	53;"	d	file:
RCU_LXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_LXTAL               = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 0U),         \/*!< LXTAL *\/$/;"	e	enum:__anon62
RCU_LXTAL_HIGHDRI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	630;"	d
RCU_LXTAL_LOWDRI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	627;"	d
RCU_LXTAL_MED_HIGHDRI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	629;"	d
RCU_LXTAL_MED_LOWDRI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	628;"	d
RCU_PLL1_CK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_PLL1_CK             = RCU_REGIDX_BIT(CTL_REG_OFFSET, 26U),          \/*!< PLL1 *\/$/;"	e	enum:__anon62
RCU_PLL1_MUL10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	681;"	d
RCU_PLL1_MUL11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	682;"	d
RCU_PLL1_MUL12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	683;"	d
RCU_PLL1_MUL13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	684;"	d
RCU_PLL1_MUL14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	685;"	d
RCU_PLL1_MUL16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	686;"	d
RCU_PLL1_MUL20	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	687;"	d
RCU_PLL1_MUL8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	679;"	d
RCU_PLL1_MUL9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	680;"	d
RCU_PLL2_CK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_PLL2_CK             = RCU_REGIDX_BIT(CTL_REG_OFFSET, 28U),          \/*!< PLL2 *\/$/;"	e	enum:__anon62
RCU_PLL2_MUL10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	693;"	d
RCU_PLL2_MUL11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	694;"	d
RCU_PLL2_MUL12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	695;"	d
RCU_PLL2_MUL13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	696;"	d
RCU_PLL2_MUL14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	697;"	d
RCU_PLL2_MUL16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	698;"	d
RCU_PLL2_MUL20	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	699;"	d
RCU_PLL2_MUL8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	691;"	d
RCU_PLL2_MUL9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	692;"	d
RCU_PLLPRESRC_HXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	714;"	d
RCU_PLLPRESRC_IRC48M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	715;"	d
RCU_PLLSRC_HXTAL_IRC48M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	563;"	d
RCU_PLLSRC_IRC8M_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	562;"	d
RCU_PLL_CK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_PLL_CK              = RCU_REGIDX_BIT(CTL_REG_OFFSET, 24U),          \/*!< PLL *\/$/;"	e	enum:__anon62
RCU_PLL_MUL10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	577;"	d
RCU_PLL_MUL11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	578;"	d
RCU_PLL_MUL12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	579;"	d
RCU_PLL_MUL13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	580;"	d
RCU_PLL_MUL14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	581;"	d
RCU_PLL_MUL16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	583;"	d
RCU_PLL_MUL17	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	584;"	d
RCU_PLL_MUL18	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	585;"	d
RCU_PLL_MUL19	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	586;"	d
RCU_PLL_MUL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	569;"	d
RCU_PLL_MUL20	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	587;"	d
RCU_PLL_MUL21	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	588;"	d
RCU_PLL_MUL22	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	589;"	d
RCU_PLL_MUL23	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	590;"	d
RCU_PLL_MUL24	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	591;"	d
RCU_PLL_MUL25	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	592;"	d
RCU_PLL_MUL26	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	593;"	d
RCU_PLL_MUL27	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	594;"	d
RCU_PLL_MUL28	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	595;"	d
RCU_PLL_MUL29	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	596;"	d
RCU_PLL_MUL3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	570;"	d
RCU_PLL_MUL30	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	597;"	d
RCU_PLL_MUL31	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	598;"	d
RCU_PLL_MUL4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	571;"	d
RCU_PLL_MUL5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	572;"	d
RCU_PLL_MUL6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	573;"	d
RCU_PLL_MUL6_5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	582;"	d
RCU_PLL_MUL7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	574;"	d
RCU_PLL_MUL8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	575;"	d
RCU_PLL_MUL9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	576;"	d
RCU_PMU	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_PMU       = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 28U),                 \/*!< PMU clock *\/$/;"	e	enum:__anon55
RCU_PMURST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_PMURST       = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 28U),             \/*!< PMU clock reset *\/$/;"	e	enum:__anon57
RCU_PREDV0SRC_CKPLL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	703;"	d
RCU_PREDV0SRC_HXTAL_IRC48M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	702;"	d
RCU_PREDV0_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	641;"	d
RCU_PREDV0_DIV10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	650;"	d
RCU_PREDV0_DIV11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	651;"	d
RCU_PREDV0_DIV12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	652;"	d
RCU_PREDV0_DIV13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	653;"	d
RCU_PREDV0_DIV14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	654;"	d
RCU_PREDV0_DIV15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	655;"	d
RCU_PREDV0_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	656;"	d
RCU_PREDV0_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	642;"	d
RCU_PREDV0_DIV3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	643;"	d
RCU_PREDV0_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	644;"	d
RCU_PREDV0_DIV5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	645;"	d
RCU_PREDV0_DIV6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	646;"	d
RCU_PREDV0_DIV7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	647;"	d
RCU_PREDV0_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	648;"	d
RCU_PREDV0_DIV9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	649;"	d
RCU_PREDV1_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	660;"	d
RCU_PREDV1_DIV10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	669;"	d
RCU_PREDV1_DIV11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	670;"	d
RCU_PREDV1_DIV12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	671;"	d
RCU_PREDV1_DIV13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	672;"	d
RCU_PREDV1_DIV14	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	673;"	d
RCU_PREDV1_DIV15	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	674;"	d
RCU_PREDV1_DIV16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	675;"	d
RCU_PREDV1_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	661;"	d
RCU_PREDV1_DIV3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	662;"	d
RCU_PREDV1_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	663;"	d
RCU_PREDV1_DIV5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	664;"	d
RCU_PREDV1_DIV6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	665;"	d
RCU_PREDV1_DIV7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	666;"	d
RCU_PREDV1_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	667;"	d
RCU_PREDV1_DIV9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	668;"	d
RCU_REGIDX_BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	273;"	d
RCU_REG_VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	274;"	d
RCU_RSTSCK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	55;"	d
RCU_RSTSCK_EPRSTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	229;"	d
RCU_RSTSCK_FWDGTRSTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	232;"	d
RCU_RSTSCK_IRC40KEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	226;"	d
RCU_RSTSCK_IRC40KSTB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	227;"	d
RCU_RSTSCK_LPRSTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	234;"	d
RCU_RSTSCK_PORRSTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	230;"	d
RCU_RSTSCK_RSTFC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	228;"	d
RCU_RSTSCK_SWRSTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	231;"	d
RCU_RSTSCK_WWDGTRSTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	233;"	d
RCU_RTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_RTC       = RCU_REGIDX_BIT(BDCTL_REG_OFFSET, 15U),                  \/*!< RTC clock *\/$/;"	e	enum:__anon55
RCU_RTCSRC_HXTAL_DIV_128	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	637;"	d
RCU_RTCSRC_IRC40K	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	636;"	d
RCU_RTCSRC_LXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	635;"	d
RCU_RTCSRC_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	634;"	d
RCU_SCSS_HXTAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	518;"	d
RCU_SCSS_IRC8M	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	517;"	d
RCU_SCSS_PLL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	519;"	d
RCU_SPI0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_SPI0      = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 12U),                 \/*!< SPI0 clock *\/$/;"	e	enum:__anon55
RCU_SPI0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_SPI0RST      = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 12U),             \/*!< SPI0 clock reset *\/$/;"	e	enum:__anon57
RCU_SPI1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_SPI1      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 14U),                 \/*!< SPI1 clock *\/$/;"	e	enum:__anon55
RCU_SPI1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_SPI1RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 14U),             \/*!< SPI1 clock reset *\/$/;"	e	enum:__anon57
RCU_SPI2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_SPI2      = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 15U),                 \/*!< SPI2 clock *\/$/;"	e	enum:__anon55
RCU_SPI2RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_SPI2RST      = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 15U),             \/*!< SPI2 clock reset *\/$/;"	e	enum:__anon57
RCU_SRAM_SLP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_SRAM_SLP     = RCU_REGIDX_BIT(AHBEN_REG_OFFSET, 2U),                \/*!< SRAM clock *\/$/;"	e	enum:__anon56
RCU_TIMER0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER0    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 11U),                 \/*!< TIMER0 clock *\/$/;"	e	enum:__anon55
RCU_TIMER0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER0RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 11U),             \/*!< TIMER0 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER1    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 0U),                  \/*!< TIMER1 clock *\/$/;"	e	enum:__anon55
RCU_TIMER10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER10   = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 21U),                 \/*!< TIMER10 clock *\/$/;"	e	enum:__anon55
RCU_TIMER10RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER10RST   = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 21U),             \/*!< TIMER10 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER11   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 6U),                  \/*!< TIMER11 clock *\/$/;"	e	enum:__anon55
RCU_TIMER11RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER11RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 6U),              \/*!< TIMER11 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER12   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 7U),                  \/*!< TIMER12 clock *\/$/;"	e	enum:__anon55
RCU_TIMER12RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER12RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 7U),              \/*!< TIMER12 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER13   = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 8U),                  \/*!< TIMER13 clock *\/$/;"	e	enum:__anon55
RCU_TIMER13RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER13RST   = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 8U),              \/*!< TIMER13 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER1RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 0U),              \/*!< TIMER1 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER2    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 1U),                  \/*!< TIMER2 clock *\/$/;"	e	enum:__anon55
RCU_TIMER2RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER2RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 1U),              \/*!< TIMER2 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER3    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 2U),                  \/*!< TIMER3 clock *\/$/;"	e	enum:__anon55
RCU_TIMER3RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER3RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 2U),              \/*!< TIMER3 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER4    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 3U),                  \/*!< TIMER4 clock *\/$/;"	e	enum:__anon55
RCU_TIMER4RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER4RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 3U),              \/*!< TIMER4 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER5    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 4U),                  \/*!< TIMER5 clock *\/$/;"	e	enum:__anon55
RCU_TIMER5RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER5RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 4U),              \/*!< TIMER5 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER6    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 5U),                  \/*!< TIMER6 clock *\/$/;"	e	enum:__anon55
RCU_TIMER6RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER6RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 5U),              \/*!< TIMER6 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER7    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 13U),                 \/*!< TIMER7 clock *\/$/;"	e	enum:__anon55
RCU_TIMER7RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER7RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 13U),             \/*!< TIMER7 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER8    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 19U),                 \/*!< TIMER8 clock *\/$/;"	e	enum:__anon55
RCU_TIMER8RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER8RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 19U),             \/*!< TIMER8 clock reset *\/$/;"	e	enum:__anon57
RCU_TIMER9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER9    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 20U),                 \/*!< TIMER9 clock *\/$/;"	e	enum:__anon55
RCU_TIMER9RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_TIMER9RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 20U),             \/*!< TIMER9 clock reset *\/$/;"	e	enum:__anon57
RCU_UART3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_UART3     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 19U),                 \/*!< UART3 clock *\/$/;"	e	enum:__anon55
RCU_UART3RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_UART3RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 19U),             \/*!< UART3 clock reset *\/$/;"	e	enum:__anon57
RCU_UART4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_UART4     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 20U),                 \/*!< UART4 clock *\/$/;"	e	enum:__anon55
RCU_UART4RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_UART4RST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 20U),             \/*!< UART4 clock reset *\/$/;"	e	enum:__anon57
RCU_USART0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USART0    = RCU_REGIDX_BIT(APB2EN_REG_OFFSET, 14U),                 \/*!< USART0 clock *\/$/;"	e	enum:__anon55
RCU_USART0RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USART0RST    = RCU_REGIDX_BIT(APB2RST_REG_OFFSET, 14U),             \/*!< USART0 clock reset *\/$/;"	e	enum:__anon57
RCU_USART1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USART1    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 17U),                 \/*!< USART1 clock *\/$/;"	e	enum:__anon55
RCU_USART1RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USART1RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 17U),             \/*!< USART1 clock reset *\/$/;"	e	enum:__anon57
RCU_USART2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USART2    = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 18U),                 \/*!< USART2 clock *\/$/;"	e	enum:__anon55
RCU_USART2RST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USART2RST    = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 18U),             \/*!< USART2 clock reset *\/$/;"	e	enum:__anon57
RCU_USBFS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USBFS     = RCU_REGIDX_BIT(AHBEN_REG_OFFSET, 12U),                  \/*!< USBFS clock *\/$/;"	e	enum:__anon55
RCU_USBFSRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_USBFSRST     = RCU_REGIDX_BIT(AHBRST_REG_OFFSET, 12U),              \/*!< USBFS clock reset *\/$/;"	e	enum:__anon57
RCU_WWDGT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_WWDGT     = RCU_REGIDX_BIT(APB1EN_REG_OFFSET, 11U),                 \/*!< WWDGT clock *\/$/;"	e	enum:__anon55
RCU_WWDGTRST	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^    RCU_WWDGTRST     = RCU_REGIDX_BIT(APB1RST_REG_OFFSET, 11U),             \/*!< WWDGT clock reset *\/$/;"	e	enum:__anon57
REG16	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	204;"	d
REG32	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	203;"	d
REG8	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	205;"	d
RESERVED0	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon15
RESERVED0	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon19
RESERVED0	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon22
RESERVED0	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon13
RESERVED0	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon20
RESERVED0	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon14
RESERVED0	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon17
RESERVED1	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon17
RESERVED1	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon19
RESERVED1	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon20
RESERVED2	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon20
RESERVED2	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon17
RESERVED2	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon19
RESERVED2	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon13
RESERVED3	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon13
RESERVED3	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon17
RESERVED3	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon20
RESERVED4	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon20
RESERVED4	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon17
RESERVED4	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon13
RESERVED5	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon20
RESERVED5	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon13
RESERVED5	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon17
RESERVED7	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon20
RESET	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus;$/;"	e	enum:__anon25
RFIFO0_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	359;"	d
RFIFO1_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	360;"	d
RLD_RLD	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	42;"	d	file:
RNR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon21
RSERVED1	.\Firmware\CMSIS\core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon13
RSQ0_RL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	223;"	d
RSTAT_BLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	460;"	d
RSTAT_DPID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	461;"	d
RSTAT_EPNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	459;"	d
RSTAT_PCKST	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	462;"	d
RSTSCK_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	289;"	d
RTC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	43;"	d
RTC_ALARM_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    RTC_ALARM_IRQn               = 41,     \/*!< RTC alarm interrupt                                      *\/$/;"	e	enum:IRQn
RTC_ALRMH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	54;"	d
RTC_ALRMH_ALRM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	90;"	d
RTC_ALRML	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	55;"	d
RTC_ALRML_ALRM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	93;"	d
RTC_Alarm_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_Alarm_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^RTC_Alarm_IRQHandler             $/;"	l
RTC_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	225;"	d
RTC_CLOCK_DIV_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	179;"	d
RTC_CLOCK_DIV_64	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	178;"	d
RTC_CLOCK_SLOWED_DOWN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	182;"	d
RTC_CLOCK_SPEED_UP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	183;"	d
RTC_CNTH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	52;"	d
RTC_CNTH_CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	84;"	d
RTC_CNTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	53;"	d
RTC_CNTL_CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	87;"	d
RTC_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	47;"	d
RTC_CTL_ALRMIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	65;"	d
RTC_CTL_CMF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	68;"	d
RTC_CTL_LWOFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	69;"	d
RTC_CTL_OVIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	66;"	d
RTC_CTL_RSYNF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	67;"	d
RTC_CTL_SCIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	64;"	d
RTC_DIVH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	50;"	d
RTC_DIVH_DIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	78;"	d
RTC_DIVL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	51;"	d
RTC_DIVL_DIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	81;"	d
RTC_FLAG_ALARM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	108;"	d
RTC_FLAG_LWOF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	111;"	d
RTC_FLAG_OVERFLOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	109;"	d
RTC_FLAG_RSYN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	110;"	d
RTC_FLAG_SECOND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	107;"	d
RTC_HIGH_BITS_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	40;"	d	file:
RTC_HIGH_BITS_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	44;"	d	file:
RTC_INTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	46;"	d
RTC_INTEN_ALRMIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	60;"	d
RTC_INTEN_OVIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	61;"	d
RTC_INTEN_SCIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	59;"	d
RTC_INT_ALARM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	98;"	d
RTC_INT_FLAG_ALARM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	103;"	d
RTC_INT_FLAG_OVERFLOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	104;"	d
RTC_INT_FLAG_SECOND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	102;"	d
RTC_INT_OVERFLOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	99;"	d
RTC_INT_SECOND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	97;"	d
RTC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^RTC_IRQHandler               $/;"	l
RTC_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^RTC_IRQHandler$/;"	l
RTC_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    RTC_IRQn                     = 3,      \/*!< RTC through EXTI line interrupt                          *\/$/;"	e	enum:IRQn
RTC_LOW_BITS_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	41;"	d	file:
RTC_OUTPUT_ALARM_PULSE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	174;"	d
RTC_OUTPUT_SECOND_PULSE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	175;"	d
RTC_PSCH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	48;"	d
RTC_PSCH_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	72;"	d
RTC_PSCL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	49;"	d
RTC_PSCL_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rtc.h	75;"	d
RT_BL_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	42;"	d	file:
RXSTAT_DATA_UPDT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	83;"	d
RXSTAT_GOUT_NAK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	82;"	d
RXSTAT_SETUP_COMP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	85;"	d
RXSTAT_SETUP_UPDT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	86;"	d
RXSTAT_XFER_COMP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	84;"	d
RX_MAX_DATA_LENGTH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	45;"	d
Reset_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^Reset_Handler$/;"	l
RoundDown_PowerOf2	.\Bsp\circular_buffer.c	/^unsigned long RoundDown_PowerOf2(unsigned long Num) {$/;"	f
RoundUp_PowerOf2	.\Bsp\circular_buffer.c	/^unsigned long RoundUp_PowerOf2(unsigned long Num) {$/;"	f
SAMPTX_SPT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	203;"	d
SCB	.\Firmware\CMSIS\core_cm4.h	1401;"	d
SCB_AIRCR_ENDIANESS_Msk	.\Firmware\CMSIS\core_cm4.h	470;"	d
SCB_AIRCR_ENDIANESS_Pos	.\Firmware\CMSIS\core_cm4.h	469;"	d
SCB_AIRCR_PRIGROUP_Msk	.\Firmware\CMSIS\core_cm4.h	473;"	d
SCB_AIRCR_PRIGROUP_Pos	.\Firmware\CMSIS\core_cm4.h	472;"	d
SCB_AIRCR_SYSRESETREQ_Msk	.\Firmware\CMSIS\core_cm4.h	476;"	d
SCB_AIRCR_SYSRESETREQ_Pos	.\Firmware\CMSIS\core_cm4.h	475;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	.\Firmware\CMSIS\core_cm4.h	479;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	.\Firmware\CMSIS\core_cm4.h	478;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	.\Firmware\CMSIS\core_cm4.h	467;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	.\Firmware\CMSIS\core_cm4.h	466;"	d
SCB_AIRCR_VECTKEY_Msk	.\Firmware\CMSIS\core_cm4.h	464;"	d
SCB_AIRCR_VECTKEY_Pos	.\Firmware\CMSIS\core_cm4.h	463;"	d
SCB_AIRCR_VECTRESET_Msk	.\Firmware\CMSIS\core_cm4.h	482;"	d
SCB_AIRCR_VECTRESET_Pos	.\Firmware\CMSIS\core_cm4.h	481;"	d
SCB_BASE	.\Firmware\CMSIS\core_cm4.h	1398;"	d
SCB_CCR_BFHFNMIGN_Msk	.\Firmware\CMSIS\core_cm4.h	499;"	d
SCB_CCR_BFHFNMIGN_Pos	.\Firmware\CMSIS\core_cm4.h	498;"	d
SCB_CCR_DIV_0_TRP_Msk	.\Firmware\CMSIS\core_cm4.h	502;"	d
SCB_CCR_DIV_0_TRP_Pos	.\Firmware\CMSIS\core_cm4.h	501;"	d
SCB_CCR_NONBASETHRDENA_Msk	.\Firmware\CMSIS\core_cm4.h	511;"	d
SCB_CCR_NONBASETHRDENA_Pos	.\Firmware\CMSIS\core_cm4.h	510;"	d
SCB_CCR_STKALIGN_Msk	.\Firmware\CMSIS\core_cm4.h	496;"	d
SCB_CCR_STKALIGN_Pos	.\Firmware\CMSIS\core_cm4.h	495;"	d
SCB_CCR_UNALIGN_TRP_Msk	.\Firmware\CMSIS\core_cm4.h	505;"	d
SCB_CCR_UNALIGN_TRP_Pos	.\Firmware\CMSIS\core_cm4.h	504;"	d
SCB_CCR_USERSETMPEND_Msk	.\Firmware\CMSIS\core_cm4.h	508;"	d
SCB_CCR_USERSETMPEND_Pos	.\Firmware\CMSIS\core_cm4.h	507;"	d
SCB_CFSR_BUSFAULTSR_Msk	.\Firmware\CMSIS\core_cm4.h	561;"	d
SCB_CFSR_BUSFAULTSR_Pos	.\Firmware\CMSIS\core_cm4.h	560;"	d
SCB_CFSR_MEMFAULTSR_Msk	.\Firmware\CMSIS\core_cm4.h	564;"	d
SCB_CFSR_MEMFAULTSR_Pos	.\Firmware\CMSIS\core_cm4.h	563;"	d
SCB_CFSR_USGFAULTSR_Msk	.\Firmware\CMSIS\core_cm4.h	558;"	d
SCB_CFSR_USGFAULTSR_Pos	.\Firmware\CMSIS\core_cm4.h	557;"	d
SCB_CPUID_ARCHITECTURE_Msk	.\Firmware\CMSIS\core_cm4.h	419;"	d
SCB_CPUID_ARCHITECTURE_Pos	.\Firmware\CMSIS\core_cm4.h	418;"	d
SCB_CPUID_IMPLEMENTER_Msk	.\Firmware\CMSIS\core_cm4.h	413;"	d
SCB_CPUID_IMPLEMENTER_Pos	.\Firmware\CMSIS\core_cm4.h	412;"	d
SCB_CPUID_PARTNO_Msk	.\Firmware\CMSIS\core_cm4.h	422;"	d
SCB_CPUID_PARTNO_Pos	.\Firmware\CMSIS\core_cm4.h	421;"	d
SCB_CPUID_REVISION_Msk	.\Firmware\CMSIS\core_cm4.h	425;"	d
SCB_CPUID_REVISION_Pos	.\Firmware\CMSIS\core_cm4.h	424;"	d
SCB_CPUID_VARIANT_Msk	.\Firmware\CMSIS\core_cm4.h	416;"	d
SCB_CPUID_VARIANT_Pos	.\Firmware\CMSIS\core_cm4.h	415;"	d
SCB_DFSR_BKPT_Msk	.\Firmware\CMSIS\core_cm4.h	587;"	d
SCB_DFSR_BKPT_Pos	.\Firmware\CMSIS\core_cm4.h	586;"	d
SCB_DFSR_DWTTRAP_Msk	.\Firmware\CMSIS\core_cm4.h	584;"	d
SCB_DFSR_DWTTRAP_Pos	.\Firmware\CMSIS\core_cm4.h	583;"	d
SCB_DFSR_EXTERNAL_Msk	.\Firmware\CMSIS\core_cm4.h	578;"	d
SCB_DFSR_EXTERNAL_Pos	.\Firmware\CMSIS\core_cm4.h	577;"	d
SCB_DFSR_HALTED_Msk	.\Firmware\CMSIS\core_cm4.h	590;"	d
SCB_DFSR_HALTED_Pos	.\Firmware\CMSIS\core_cm4.h	589;"	d
SCB_DFSR_VCATCH_Msk	.\Firmware\CMSIS\core_cm4.h	581;"	d
SCB_DFSR_VCATCH_Pos	.\Firmware\CMSIS\core_cm4.h	580;"	d
SCB_HFSR_DEBUGEVT_Msk	.\Firmware\CMSIS\core_cm4.h	568;"	d
SCB_HFSR_DEBUGEVT_Pos	.\Firmware\CMSIS\core_cm4.h	567;"	d
SCB_HFSR_FORCED_Msk	.\Firmware\CMSIS\core_cm4.h	571;"	d
SCB_HFSR_FORCED_Pos	.\Firmware\CMSIS\core_cm4.h	570;"	d
SCB_HFSR_VECTTBL_Msk	.\Firmware\CMSIS\core_cm4.h	574;"	d
SCB_HFSR_VECTTBL_Pos	.\Firmware\CMSIS\core_cm4.h	573;"	d
SCB_ICSR_ISRPENDING_Msk	.\Firmware\CMSIS\core_cm4.h	447;"	d
SCB_ICSR_ISRPENDING_Pos	.\Firmware\CMSIS\core_cm4.h	446;"	d
SCB_ICSR_ISRPREEMPT_Msk	.\Firmware\CMSIS\core_cm4.h	444;"	d
SCB_ICSR_ISRPREEMPT_Pos	.\Firmware\CMSIS\core_cm4.h	443;"	d
SCB_ICSR_NMIPENDSET_Msk	.\Firmware\CMSIS\core_cm4.h	429;"	d
SCB_ICSR_NMIPENDSET_Pos	.\Firmware\CMSIS\core_cm4.h	428;"	d
SCB_ICSR_PENDSTCLR_Msk	.\Firmware\CMSIS\core_cm4.h	441;"	d
SCB_ICSR_PENDSTCLR_Pos	.\Firmware\CMSIS\core_cm4.h	440;"	d
SCB_ICSR_PENDSTSET_Msk	.\Firmware\CMSIS\core_cm4.h	438;"	d
SCB_ICSR_PENDSTSET_Pos	.\Firmware\CMSIS\core_cm4.h	437;"	d
SCB_ICSR_PENDSVCLR_Msk	.\Firmware\CMSIS\core_cm4.h	435;"	d
SCB_ICSR_PENDSVCLR_Pos	.\Firmware\CMSIS\core_cm4.h	434;"	d
SCB_ICSR_PENDSVSET_Msk	.\Firmware\CMSIS\core_cm4.h	432;"	d
SCB_ICSR_PENDSVSET_Pos	.\Firmware\CMSIS\core_cm4.h	431;"	d
SCB_ICSR_RETTOBASE_Msk	.\Firmware\CMSIS\core_cm4.h	453;"	d
SCB_ICSR_RETTOBASE_Pos	.\Firmware\CMSIS\core_cm4.h	452;"	d
SCB_ICSR_VECTACTIVE_Msk	.\Firmware\CMSIS\core_cm4.h	456;"	d
SCB_ICSR_VECTACTIVE_Pos	.\Firmware\CMSIS\core_cm4.h	455;"	d
SCB_ICSR_VECTPENDING_Msk	.\Firmware\CMSIS\core_cm4.h	450;"	d
SCB_ICSR_VECTPENDING_Pos	.\Firmware\CMSIS\core_cm4.h	449;"	d
SCB_LPM_DEEPSLEEP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	66;"	d
SCB_LPM_SLEEP_EXIT_ISR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	65;"	d
SCB_LPM_WAKE_BY_ALL_INT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	67;"	d
SCB_SCR_SEVONPEND	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	63;"	d
SCB_SCR_SEVONPEND_Msk	.\Firmware\CMSIS\core_cm4.h	486;"	d
SCB_SCR_SEVONPEND_Pos	.\Firmware\CMSIS\core_cm4.h	485;"	d
SCB_SCR_SLEEPDEEP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	62;"	d
SCB_SCR_SLEEPDEEP_Msk	.\Firmware\CMSIS\core_cm4.h	489;"	d
SCB_SCR_SLEEPDEEP_Pos	.\Firmware\CMSIS\core_cm4.h	488;"	d
SCB_SCR_SLEEPONEXIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	61;"	d
SCB_SCR_SLEEPONEXIT_Msk	.\Firmware\CMSIS\core_cm4.h	492;"	d
SCB_SCR_SLEEPONEXIT_Pos	.\Firmware\CMSIS\core_cm4.h	491;"	d
SCB_SHCSR_BUSFAULTACT_Msk	.\Firmware\CMSIS\core_cm4.h	551;"	d
SCB_SHCSR_BUSFAULTACT_Pos	.\Firmware\CMSIS\core_cm4.h	550;"	d
SCB_SHCSR_BUSFAULTENA_Msk	.\Firmware\CMSIS\core_cm4.h	518;"	d
SCB_SHCSR_BUSFAULTENA_Pos	.\Firmware\CMSIS\core_cm4.h	517;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	.\Firmware\CMSIS\core_cm4.h	527;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	.\Firmware\CMSIS\core_cm4.h	526;"	d
SCB_SHCSR_MEMFAULTACT_Msk	.\Firmware\CMSIS\core_cm4.h	554;"	d
SCB_SHCSR_MEMFAULTACT_Pos	.\Firmware\CMSIS\core_cm4.h	553;"	d
SCB_SHCSR_MEMFAULTENA_Msk	.\Firmware\CMSIS\core_cm4.h	521;"	d
SCB_SHCSR_MEMFAULTENA_Pos	.\Firmware\CMSIS\core_cm4.h	520;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	.\Firmware\CMSIS\core_cm4.h	530;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	.\Firmware\CMSIS\core_cm4.h	529;"	d
SCB_SHCSR_MONITORACT_Msk	.\Firmware\CMSIS\core_cm4.h	542;"	d
SCB_SHCSR_MONITORACT_Pos	.\Firmware\CMSIS\core_cm4.h	541;"	d
SCB_SHCSR_PENDSVACT_Msk	.\Firmware\CMSIS\core_cm4.h	539;"	d
SCB_SHCSR_PENDSVACT_Pos	.\Firmware\CMSIS\core_cm4.h	538;"	d
SCB_SHCSR_SVCALLACT_Msk	.\Firmware\CMSIS\core_cm4.h	545;"	d
SCB_SHCSR_SVCALLACT_Pos	.\Firmware\CMSIS\core_cm4.h	544;"	d
SCB_SHCSR_SVCALLPENDED_Msk	.\Firmware\CMSIS\core_cm4.h	524;"	d
SCB_SHCSR_SVCALLPENDED_Pos	.\Firmware\CMSIS\core_cm4.h	523;"	d
SCB_SHCSR_SYSTICKACT_Msk	.\Firmware\CMSIS\core_cm4.h	536;"	d
SCB_SHCSR_SYSTICKACT_Pos	.\Firmware\CMSIS\core_cm4.h	535;"	d
SCB_SHCSR_USGFAULTACT_Msk	.\Firmware\CMSIS\core_cm4.h	548;"	d
SCB_SHCSR_USGFAULTACT_Pos	.\Firmware\CMSIS\core_cm4.h	547;"	d
SCB_SHCSR_USGFAULTENA_Msk	.\Firmware\CMSIS\core_cm4.h	515;"	d
SCB_SHCSR_USGFAULTENA_Pos	.\Firmware\CMSIS\core_cm4.h	514;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	.\Firmware\CMSIS\core_cm4.h	533;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	.\Firmware\CMSIS\core_cm4.h	532;"	d
SCB_Type	.\Firmware\CMSIS\core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon14
SCB_VTOR_TBLOFF_Msk	.\Firmware\CMSIS\core_cm4.h	460;"	d
SCB_VTOR_TBLOFF_Pos	.\Firmware\CMSIS\core_cm4.h	459;"	d
SCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon14
SCS_BASE	.\Firmware\CMSIS\core_cm4.h	1391;"	d
SCnSCB	.\Firmware\CMSIS\core_cm4.h	1400;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	.\Firmware\CMSIS\core_cm4.h	625;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	.\Firmware\CMSIS\core_cm4.h	624;"	d
SCnSCB_ACTLR_DISFOLD_Msk	.\Firmware\CMSIS\core_cm4.h	622;"	d
SCnSCB_ACTLR_DISFOLD_Pos	.\Firmware\CMSIS\core_cm4.h	621;"	d
SCnSCB_ACTLR_DISFPCA_Msk	.\Firmware\CMSIS\core_cm4.h	619;"	d
SCnSCB_ACTLR_DISFPCA_Pos	.\Firmware\CMSIS\core_cm4.h	618;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	.\Firmware\CMSIS\core_cm4.h	628;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	.\Firmware\CMSIS\core_cm4.h	627;"	d
SCnSCB_ACTLR_DISOOFP_Msk	.\Firmware\CMSIS\core_cm4.h	616;"	d
SCnSCB_ACTLR_DISOOFP_Pos	.\Firmware\CMSIS\core_cm4.h	615;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	.\Firmware\CMSIS\core_cm4.h	612;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	.\Firmware\CMSIS\core_cm4.h	611;"	d
SCnSCB_Type	.\Firmware\CMSIS\core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon15
SELECT_FLAG_T	.\Bsp\math_filter.h	/^} SELECT_FLAG_T;$/;"	t	typeref:enum:__anon4
SEL_HXTAL	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	64;"	d	file:
SEL_HXTAL	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	41;"	d	file:
SEL_IRC8M	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	63;"	d	file:
SEL_IRC8M	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	40;"	d	file:
SEL_PLL	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	65;"	d	file:
SEL_PLL	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	42;"	d	file:
SENSOR_POS_X	.\Bsp\74HC4051BQ.h	35;"	d
SENSOR_POS_Y	.\Bsp\74HC4051BQ.h	36;"	d
SET	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus;$/;"	e	enum:__anon25
SHCSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon14
SHP	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon14
SINGLE_VCC_READ	.\Bsp\74HC4051BQ.h	/^    SINGLE_VCC_READ,$/;"	e	enum:__anon1
SLEEPCNT	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon19
SMCFG_ETPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	564;"	d
SMCFG_SMC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	549;"	d
SMCFG_TRGSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	527;"	d
SNCTL_ASYNCWAIT_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	51;"	d	file:
SNCTL_CPS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	119;"	d
SNCTL_EXMODEN_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	50;"	d	file:
SNCTL_NRMUX_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	45;"	d	file:
SNCTL_NRTP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	132;"	d
SNCTL_NRW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	127;"	d
SNCTL_NRWTEN_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	49;"	d	file:
SNCTL_SBRSTEN_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	46;"	d	file:
SNCTL_WRAPEN_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	47;"	d	file:
SNCTL_WREN_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	48;"	d	file:
SNTCFG_AHLD_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	53;"	d	file:
SNTCFG_ASYNCMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	138;"	d
SNTCFG_BUSLAT_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	55;"	d	file:
SNTCFG_CKDIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	164;"	d
SNTCFG_DLAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	145;"	d
SNTCFG_DSET_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	54;"	d	file:
SNWTCFG_WAHLD_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	57;"	d	file:
SNWTCFG_WBUSLAT_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	59;"	d	file:
SNWTCFG_WDSET_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	58;"	d	file:
SOF	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_int.h	/^    uint8_t (*SOF) (usb_core_handle_struct *pudev);$/;"	m	struct:__anon73
SPI0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	43;"	d
SPI0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^SPI0_IRQHandler                  $/;"	l
SPI0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^SPI0_IRQHandler                   $/;"	l
SPI0_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    SPI0_IRQn                    = 35,     \/*!< SPI0 interrupt                                           *\/$/;"	e	enum:IRQn
SPI1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	44;"	d
SPI1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^SPI1_IRQHandler                   $/;"	l
SPI1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    SPI1_IRQn                    = 36,     \/*!< SPI1 interrupt                                           *\/$/;"	e	enum:IRQn
SPI2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	45;"	d
SPI2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^SPI2_IRQHandler                  $/;"	l
SPI2_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    SPI2_IRQn                    = 51,     \/*!< SPI2 global interrupt                                    *\/$/;"	e	enum:IRQn
SPI_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	228;"	d
SPI_BIDIRECTIONAL_RECEIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	148;"	d
SPI_BIDIRECTIONAL_TRANSMIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	147;"	d
SPI_CK_PL_HIGH_PH_1EDGE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	170;"	d
SPI_CK_PL_HIGH_PH_2EDGE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	172;"	d
SPI_CK_PL_LOW_PH_1EDGE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	169;"	d
SPI_CK_PL_LOW_PH_2EDGE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	171;"	d
SPI_CRCPOLY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	52;"	d
SPI_CRCPOLY_CRCPOLY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	101;"	d
SPI_CRC_RX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	232;"	d
SPI_CRC_TX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	231;"	d
SPI_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	48;"	d
SPI_CTL0_BDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	74;"	d
SPI_CTL0_BDOEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	73;"	d
SPI_CTL0_CKPH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	61;"	d
SPI_CTL0_CKPL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	62;"	d
SPI_CTL0_CRCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	72;"	d
SPI_CTL0_CRCNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	71;"	d
SPI_CTL0_FF16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	70;"	d
SPI_CTL0_LF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	66;"	d
SPI_CTL0_MSTMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	63;"	d
SPI_CTL0_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	64;"	d
SPI_CTL0_RO	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	69;"	d
SPI_CTL0_SPIEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	65;"	d
SPI_CTL0_SWNSS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	67;"	d
SPI_CTL0_SWNSSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	68;"	d
SPI_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	49;"	d
SPI_CTL1_DMAREN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	77;"	d
SPI_CTL1_DMATEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	78;"	d
SPI_CTL1_ERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	82;"	d
SPI_CTL1_NSSDRV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	79;"	d
SPI_CTL1_NSSP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	80;"	d
SPI_CTL1_RBNEIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	83;"	d
SPI_CTL1_TBEIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	84;"	d
SPI_CTL1_TMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	81;"	d
SPI_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	51;"	d
SPI_DATA_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	98;"	d
SPI_DMA_RECEIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	228;"	d
SPI_DMA_TRANSMIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	227;"	d
SPI_ENDIAN_LSB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	166;"	d
SPI_ENDIAN_MSB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	165;"	d
SPI_ERROR_HANDLE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	39;"	d	file:
SPI_FLAG_CONFERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	252;"	d
SPI_FLAG_CRCERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	251;"	d
SPI_FLAG_FERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	255;"	d
SPI_FLAG_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	249;"	d
SPI_FLAG_RXORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	253;"	d
SPI_FLAG_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	250;"	d
SPI_FLAG_TRANS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	254;"	d
SPI_FRAMESIZE_16BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	157;"	d
SPI_FRAMESIZE_8BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	158;"	d
SPI_I2SCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	55;"	d
SPI_I2SCTL_CHLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	110;"	d
SPI_I2SCTL_CKPL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	112;"	d
SPI_I2SCTL_DTLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	111;"	d
SPI_I2SCTL_I2SEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	116;"	d
SPI_I2SCTL_I2SOPMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	115;"	d
SPI_I2SCTL_I2SSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	117;"	d
SPI_I2SCTL_I2SSTD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	113;"	d
SPI_I2SCTL_PCMSMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	114;"	d
SPI_I2SPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	56;"	d
SPI_I2SPSC_DEFAULT_VALUE	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	52;"	d	file:
SPI_I2SPSC_DIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	120;"	d
SPI_I2SPSC_MCKOEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	122;"	d
SPI_I2SPSC_OF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	121;"	d
SPI_I2S_INT_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	237;"	d
SPI_I2S_INT_FLAG_FERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	246;"	d
SPI_I2S_INT_FLAG_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	241;"	d
SPI_I2S_INT_FLAG_RXORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	242;"	d
SPI_I2S_INT_FLAG_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	240;"	d
SPI_I2S_INT_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	236;"	d
SPI_I2S_INT_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	235;"	d
SPI_INIT_MASK	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	42;"	d	file:
SPI_INT_FLAG_CONFERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	243;"	d
SPI_INT_FLAG_CRCERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	244;"	d
SPI_MASTER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	143;"	d
SPI_NSS_HARD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	162;"	d
SPI_NSS_SOFT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	161;"	d
SPI_PSC_128	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	182;"	d
SPI_PSC_16	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	179;"	d
SPI_PSC_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	176;"	d
SPI_PSC_256	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	183;"	d
SPI_PSC_32	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	180;"	d
SPI_PSC_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	177;"	d
SPI_PSC_64	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	181;"	d
SPI_PSC_8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	178;"	d
SPI_QCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	57;"	d
SPI_QCTL_IO23_DRV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	127;"	d
SPI_QCTL_QMOD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	125;"	d
SPI_QCTL_QRD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	126;"	d
SPI_RCRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	53;"	d
SPI_RCRC_RCRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	104;"	d
SPI_SLAVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	144;"	d
SPI_STAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	50;"	d
SPI_STAT_CONFERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	92;"	d
SPI_STAT_CRCERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	91;"	d
SPI_STAT_FERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	95;"	d
SPI_STAT_I2SCH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	89;"	d
SPI_STAT_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	87;"	d
SPI_STAT_RXORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	93;"	d
SPI_STAT_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	88;"	d
SPI_STAT_TRANS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	94;"	d
SPI_STAT_TXURERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	90;"	d
SPI_TCRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	54;"	d
SPI_TCRC_TCRC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	107;"	d
SPI_TRANSMODE_BDRECEIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	153;"	d
SPI_TRANSMODE_BDTRANSMIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	154;"	d
SPI_TRANSMODE_FULLDUPLEX	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	151;"	d
SPI_TRANSMODE_RECEIVEONLY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	152;"	d
SPPR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon20
SPSEL	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon11::__anon12
SRAM_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	212;"	d
SSPSR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon20
STAT1_PECV_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	50;"	d	file:
STAT_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	357;"	d
STIR	.\Firmware\CMSIS\core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon13
SUCCESS	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrStatus;$/;"	e	enum:__anon26
SVC_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^SVC_Handler$/;"	l
SVC_Handler	.\Project\gd32e10x_it.c	/^void SVC_Handler(void)$/;"	f
SVCall_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    SVCall_IRQn                  = -5,     \/*!< 11 Cortex-M4 SV call interrupt                           *\/$/;"	e	enum:IRQn
SWAPBYTE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	113;"	d
SYSTEM_GD32E10X_H	.\Firmware\CMSIS\GD\GD32E10x\Include\system_gd32e10x.h	37;"	d
SYSTICK_CLKSOURCE_HCLK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	71;"	d
SYSTICK_CLKSOURCE_HCLK_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_misc.h	70;"	d
SYS_TICK_H	.\Project\systick.h	38;"	d
SerialFrame_t	.\Project\main.c	/^} SerialFrame_t;$/;"	t	typeref:struct:__anon115	file:
Size	.\Bsp\circular_buffer.h	/^  unsigned int Size;$/;"	m	struct:CIRC_BUF
Stack_Mem	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Size	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^Stack_Size      EQU     0x00000400$/;"	d
StandardDeviceRequest	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void (*StandardDeviceRequest[])(usb_core_handle_struct *pudev, usb_device_req_struct *req) =$/;"	v	file:
SysTick	.\Firmware\CMSIS\core_cm4.h	1402;"	d
SysTick_BASE	.\Firmware\CMSIS\core_cm4.h	1396;"	d
SysTick_CALIB_NOREF_Msk	.\Firmware\CMSIS\core_cm4.h	672;"	d
SysTick_CALIB_NOREF_Pos	.\Firmware\CMSIS\core_cm4.h	671;"	d
SysTick_CALIB_SKEW_Msk	.\Firmware\CMSIS\core_cm4.h	675;"	d
SysTick_CALIB_SKEW_Pos	.\Firmware\CMSIS\core_cm4.h	674;"	d
SysTick_CALIB_TENMS_Msk	.\Firmware\CMSIS\core_cm4.h	678;"	d
SysTick_CALIB_TENMS_Pos	.\Firmware\CMSIS\core_cm4.h	677;"	d
SysTick_CTRL_CLKSOURCE_Msk	.\Firmware\CMSIS\core_cm4.h	654;"	d
SysTick_CTRL_CLKSOURCE_Pos	.\Firmware\CMSIS\core_cm4.h	653;"	d
SysTick_CTRL_COUNTFLAG_Msk	.\Firmware\CMSIS\core_cm4.h	651;"	d
SysTick_CTRL_COUNTFLAG_Pos	.\Firmware\CMSIS\core_cm4.h	650;"	d
SysTick_CTRL_ENABLE_Msk	.\Firmware\CMSIS\core_cm4.h	660;"	d
SysTick_CTRL_ENABLE_Pos	.\Firmware\CMSIS\core_cm4.h	659;"	d
SysTick_CTRL_TICKINT_Msk	.\Firmware\CMSIS\core_cm4.h	657;"	d
SysTick_CTRL_TICKINT_Pos	.\Firmware\CMSIS\core_cm4.h	656;"	d
SysTick_Config	.\Firmware\CMSIS\core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^SysTick_Handler$/;"	l
SysTick_Handler	.\Project\gd32e10x_it.c	/^void SysTick_Handler(void)$/;"	f
SysTick_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    SysTick_IRQn                 = -1,     \/*!< 15 Cortex-M4 system tick interrupt                       *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	.\Firmware\CMSIS\core_cm4.h	664;"	d
SysTick_LOAD_RELOAD_Pos	.\Firmware\CMSIS\core_cm4.h	663;"	d
SysTick_Type	.\Firmware\CMSIS\core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon16
SysTick_VAL_CURRENT_Msk	.\Firmware\CMSIS\core_cm4.h	668;"	d
SysTick_VAL_CURRENT_Pos	.\Firmware\CMSIS\core_cm4.h	667;"	d
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_HXTAL;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_IRC8M;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_HXTAL;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_IRC8M;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_HXTAL;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_IRC8M;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_HXTAL;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC8M;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_HXTAL;$/;"	v
SystemCoreClock	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK_IRC8M;$/;"	v
SystemCoreClockUpdate	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^void SystemCoreClockUpdate (void)$/;"	f
SystemInit	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^void SystemInit (void)$/;"	f
T	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon9::__anon10
TAMPER_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TAMPER_IRQHandler           $/;"	l
TAMPER_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TAMPER_IRQHandler$/;"	l
TAMPER_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TAMPER_IRQn                  = 2,      \/*!< tamper through EXTI line detect                          *\/$/;"	e	enum:IRQn
TAMPER_PIN_ACTIVE_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	186;"	d
TAMPER_PIN_ACTIVE_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	187;"	d
TCR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon17
TER	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon17
TIMER0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	43;"	d
TIMER0_BRK_TIMER8_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER0_BRK_TIMER8_IRQHandler    $/;"	l
TIMER0_BRK_TIMER8_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER0_BRK_TIMER8_IRQn       = 24,     \/*!< TIMER0 break and TIMER8 interrupts                       *\/$/;"	e	enum:IRQn
TIMER0_Channel_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER0_Channel_IRQHandler        $/;"	l
TIMER0_Channel_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER0_Channel_IRQHandler         $/;"	l
TIMER0_Channel_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER0_Channel_IRQn          = 27,     \/*!< TIMER0 channel capture compare interrupts                *\/$/;"	e	enum:IRQn
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER0_TRG_CMT_TIMER10_IRQHandler $/;"	l
TIMER0_TRG_CMT_TIMER10_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER0_TRG_CMT_TIMER10_IRQn  = 26,     \/*!< TIMER0 trigger and commutation  and TIMER10 interrupts   *\/$/;"	e	enum:IRQn
TIMER0_UP_TIMER9_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER0_UP_TIMER9_IRQHandler   $/;"	l
TIMER0_UP_TIMER9_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER0_UP_TIMER9_IRQn        = 25,     \/*!< TIMER0 update and TIMER9 interrupts                      *\/$/;"	e	enum:IRQn
TIMER1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	44;"	d
TIMER10	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	53;"	d
TIMER11	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	54;"	d
TIMER12	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	55;"	d
TIMER13	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	56;"	d
TIMER1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER1_IRQHandler             $/;"	l
TIMER1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER1_IRQHandler                 $/;"	l
TIMER1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER1_IRQn                  = 28,     \/*!< TIMER1 interrupt                                         *\/$/;"	e	enum:IRQn
TIMER2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	45;"	d
TIMER2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER2_IRQHandler                 $/;"	l
TIMER2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER2_IRQHandler$/;"	l
TIMER2_IRQHandler	.\Project\gd32e10x_it.c	/^void TIMER2_IRQHandler(void)$/;"	f
TIMER2_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER2_IRQn                  = 29,     \/*!< TIMER2 interrupt                                         *\/$/;"	e	enum:IRQn
TIMER3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	46;"	d
TIMER3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER3_IRQHandler                 $/;"	l
TIMER3_IRQHandler	.\Project\main.c	/^void TIMER3_IRQHandler( void )$/;"	f
TIMER3_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER3_IRQn                  = 30,     \/*!< TIMER3 interrupts                                        *\/$/;"	e	enum:IRQn
TIMER4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	47;"	d
TIMER4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER4_IRQHandler                 $/;"	l
TIMER4_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER4_IRQn                  = 50,     \/*!< TIMER4 global interrupt                                  *\/$/;"	e	enum:IRQn
TIMER5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	48;"	d
TIMER5_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER5_IRQHandler             $/;"	l
TIMER5_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER5_IRQHandler             $/;"	l
TIMER5_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER5_IRQn                  = 54,     \/*!< TIMER5 global interrupt                                  *\/$/;"	e	enum:IRQn
TIMER6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	49;"	d
TIMER6_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER6_IRQHandler                $/;"	l
TIMER6_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER6_IRQn                  = 55,     \/*!< TIMER6 global interrupt                                  *\/$/;"	e	enum:IRQn
TIMER7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	50;"	d
TIMER7_BRK_TIMER11_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER7_BRK_TIMER11_IRQHandler   $/;"	l
TIMER7_BRK_TIMER11_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER7_BRK_TIMER11_IRQn      = 43,     \/*!< TIMER7 break and TIMER11 interrupts                      *\/$/;"	e	enum:IRQn
TIMER7_Channel_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER7_Channel_IRQHandler         $/;"	l
TIMER7_Channel_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER7_Channel_IRQn          = 46,     \/*!< TIMER7 channel capture compare interrupts                *\/$/;"	e	enum:IRQn
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER7_TRG_CMT_TIMER13_IRQHandler $/;"	l
TIMER7_TRG_CMT_TIMER13_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER7_TRG_CMT_TIMER13_IRQn  = 45,     \/*!< TIMER7 trigger and commutation and TIMER13 interrupts    *\/$/;"	e	enum:IRQn
TIMER7_UP_TIMER12_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^TIMER7_UP_TIMER12_IRQHandler  $/;"	l
TIMER7_UP_TIMER12_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    TIMER7_UP_TIMER12_IRQn       = 44,     \/*!< TIMER7 update and TIMER12 interrupts                     *\/$/;"	e	enum:IRQn
TIMER8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	51;"	d
TIMER9	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	52;"	d
TIMER_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	224;"	d
TIMER_BREAK_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	452;"	d
TIMER_BREAK_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	451;"	d
TIMER_BREAK_POLARITY_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	437;"	d
TIMER_BREAK_POLARITY_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	436;"	d
TIMER_CAR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	70;"	d
TIMER_CAR_CARL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	215;"	d
TIMER_CCHP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	76;"	d
TIMER_CCHP_BRKEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	237;"	d
TIMER_CCHP_BRKP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	238;"	d
TIMER_CCHP_DTCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	233;"	d
TIMER_CCHP_IOS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	235;"	d
TIMER_CCHP_OAEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	239;"	d
TIMER_CCHP_POEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	240;"	d
TIMER_CCHP_PROT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	234;"	d
TIMER_CCHP_PROT_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	446;"	d
TIMER_CCHP_PROT_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	447;"	d
TIMER_CCHP_PROT_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	448;"	d
TIMER_CCHP_PROT_OFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	445;"	d
TIMER_CCHP_ROS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	236;"	d
TIMER_CCXN_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	466;"	d
TIMER_CCXN_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	465;"	d
TIMER_CCX_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	462;"	d
TIMER_CCX_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	461;"	d
TIMER_CFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	79;"	d
TIMER_CFG_CHVSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	251;"	d
TIMER_CFG_OUTSEL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	250;"	d
TIMER_CH0CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	72;"	d
TIMER_CH0CV_CH0VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	221;"	d
TIMER_CH1CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	73;"	d
TIMER_CH1CV_CH1VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	224;"	d
TIMER_CH2CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	74;"	d
TIMER_CH2CV_CH2VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	227;"	d
TIMER_CH3CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	75;"	d
TIMER_CH3CV_CH3VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	230;"	d
TIMER_CHCTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	65;"	d
TIMER_CHCTL0_CH0CAPFLT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	170;"	d
TIMER_CHCTL0_CH0CAPPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	169;"	d
TIMER_CHCTL0_CH0COMCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	162;"	d
TIMER_CHCTL0_CH0COMCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	161;"	d
TIMER_CHCTL0_CH0COMFEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	159;"	d
TIMER_CHCTL0_CH0COMSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	160;"	d
TIMER_CHCTL0_CH0MS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	158;"	d
TIMER_CHCTL0_CH1CAPFLT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	172;"	d
TIMER_CHCTL0_CH1CAPPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	171;"	d
TIMER_CHCTL0_CH1COMCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	167;"	d
TIMER_CHCTL0_CH1COMCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	166;"	d
TIMER_CHCTL0_CH1COMFEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	164;"	d
TIMER_CHCTL0_CH1COMSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	165;"	d
TIMER_CHCTL0_CH1MS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	163;"	d
TIMER_CHCTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	66;"	d
TIMER_CHCTL1_CH2CAPFLT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	188;"	d
TIMER_CHCTL1_CH2CAPPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	187;"	d
TIMER_CHCTL1_CH2COMCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	180;"	d
TIMER_CHCTL1_CH2COMCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	179;"	d
TIMER_CHCTL1_CH2COMFEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	177;"	d
TIMER_CHCTL1_CH2COMSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	178;"	d
TIMER_CHCTL1_CH2MS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	176;"	d
TIMER_CHCTL1_CH3CAPFLT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	190;"	d
TIMER_CHCTL1_CH3CAPPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	189;"	d
TIMER_CHCTL1_CH3COMCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	185;"	d
TIMER_CHCTL1_CH3COMCTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	184;"	d
TIMER_CHCTL1_CH3COMFEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	182;"	d
TIMER_CHCTL1_CH3COMSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	183;"	d
TIMER_CHCTL1_CH3MS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	181;"	d
TIMER_CHCTL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	67;"	d
TIMER_CHCTL2_CH0EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	193;"	d
TIMER_CHCTL2_CH0NEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	195;"	d
TIMER_CHCTL2_CH0NP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	196;"	d
TIMER_CHCTL2_CH0P	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	194;"	d
TIMER_CHCTL2_CH1EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	197;"	d
TIMER_CHCTL2_CH1NEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	199;"	d
TIMER_CHCTL2_CH1NP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	200;"	d
TIMER_CHCTL2_CH1P	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	198;"	d
TIMER_CHCTL2_CH2EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	201;"	d
TIMER_CHCTL2_CH2NEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	203;"	d
TIMER_CHCTL2_CH2NP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	204;"	d
TIMER_CHCTL2_CH2P	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	202;"	d
TIMER_CHCTL2_CH3EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	205;"	d
TIMER_CHCTL2_CH3P	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	206;"	d
TIMER_CHVSEL_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	580;"	d
TIMER_CHVSEL_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	579;"	d
TIMER_CH_0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	455;"	d
TIMER_CH_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	456;"	d
TIMER_CH_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	457;"	d
TIMER_CH_3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	458;"	d
TIMER_CKDIV_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	414;"	d
TIMER_CKDIV_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	415;"	d
TIMER_CKDIV_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	416;"	d
TIMER_CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	68;"	d
TIMER_CNT_CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	209;"	d
TIMER_COUNTER_CENTER_BOTH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	402;"	d
TIMER_COUNTER_CENTER_DOWN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	400;"	d
TIMER_COUNTER_CENTER_UP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	401;"	d
TIMER_COUNTER_DOWN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	410;"	d
TIMER_COUNTER_EDGE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	399;"	d
TIMER_COUNTER_UP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	409;"	d
TIMER_CREP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	71;"	d
TIMER_CREP_CREP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	218;"	d
TIMER_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	59;"	d
TIMER_CTL0_ARSE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	89;"	d
TIMER_CTL0_CAM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	88;"	d
TIMER_CTL0_CEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	83;"	d
TIMER_CTL0_CKDIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	90;"	d
TIMER_CTL0_DIR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	87;"	d
TIMER_CTL0_SPM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	86;"	d
TIMER_CTL0_UPDIS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	84;"	d
TIMER_CTL0_UPS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	85;"	d
TIMER_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	60;"	d
TIMER_CTL1_CCSE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	93;"	d
TIMER_CTL1_CCUC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	94;"	d
TIMER_CTL1_DMAS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	95;"	d
TIMER_CTL1_ISO0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	98;"	d
TIMER_CTL1_ISO0N	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	99;"	d
TIMER_CTL1_ISO1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	100;"	d
TIMER_CTL1_ISO1N	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	101;"	d
TIMER_CTL1_ISO2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	102;"	d
TIMER_CTL1_ISO2N	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	103;"	d
TIMER_CTL1_ISO3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	104;"	d
TIMER_CTL1_MMC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	96;"	d
TIMER_CTL1_TI0S	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	97;"	d
TIMER_DMACFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	77;"	d
TIMER_DMACFG_DMATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	243;"	d
TIMER_DMACFG_DMATA_CAR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	357;"	d
TIMER_DMACFG_DMATA_CCHP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	363;"	d
TIMER_DMACFG_DMATA_CH0CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	359;"	d
TIMER_DMACFG_DMATA_CH1CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	360;"	d
TIMER_DMACFG_DMATA_CH2CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	361;"	d
TIMER_DMACFG_DMATA_CH3CV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	362;"	d
TIMER_DMACFG_DMATA_CHCTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	352;"	d
TIMER_DMACFG_DMATA_CHCTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	353;"	d
TIMER_DMACFG_DMATA_CHCTL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	354;"	d
TIMER_DMACFG_DMATA_CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	355;"	d
TIMER_DMACFG_DMATA_CREP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	358;"	d
TIMER_DMACFG_DMATA_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	346;"	d
TIMER_DMACFG_DMATA_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	347;"	d
TIMER_DMACFG_DMATA_DMACFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	364;"	d
TIMER_DMACFG_DMATA_DMAINTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	349;"	d
TIMER_DMACFG_DMATA_INTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	350;"	d
TIMER_DMACFG_DMATA_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	356;"	d
TIMER_DMACFG_DMATA_SMCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	348;"	d
TIMER_DMACFG_DMATA_SWEVG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	351;"	d
TIMER_DMACFG_DMATC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	244;"	d
TIMER_DMACFG_DMATC_10TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	377;"	d
TIMER_DMACFG_DMATC_11TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	378;"	d
TIMER_DMACFG_DMATC_12TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	379;"	d
TIMER_DMACFG_DMATC_13TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	380;"	d
TIMER_DMACFG_DMATC_14TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	381;"	d
TIMER_DMACFG_DMATC_15TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	382;"	d
TIMER_DMACFG_DMATC_16TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	383;"	d
TIMER_DMACFG_DMATC_17TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	384;"	d
TIMER_DMACFG_DMATC_18TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	385;"	d
TIMER_DMACFG_DMATC_1TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	368;"	d
TIMER_DMACFG_DMATC_2TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	369;"	d
TIMER_DMACFG_DMATC_3TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	370;"	d
TIMER_DMACFG_DMATC_4TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	371;"	d
TIMER_DMACFG_DMATC_5TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	372;"	d
TIMER_DMACFG_DMATC_6TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	373;"	d
TIMER_DMACFG_DMATC_7TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	374;"	d
TIMER_DMACFG_DMATC_8TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	375;"	d
TIMER_DMACFG_DMATC_9TRANSFER	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	376;"	d
TIMER_DMAINTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	62;"	d
TIMER_DMAINTEN_BRKIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	123;"	d
TIMER_DMAINTEN_CH0DEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	125;"	d
TIMER_DMAINTEN_CH0IE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	117;"	d
TIMER_DMAINTEN_CH1DEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	126;"	d
TIMER_DMAINTEN_CH1IE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	118;"	d
TIMER_DMAINTEN_CH2DEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	127;"	d
TIMER_DMAINTEN_CH2IE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	119;"	d
TIMER_DMAINTEN_CH3DEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	128;"	d
TIMER_DMAINTEN_CH3IE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	120;"	d
TIMER_DMAINTEN_CMTDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	129;"	d
TIMER_DMAINTEN_CMTIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	121;"	d
TIMER_DMAINTEN_TRGDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	130;"	d
TIMER_DMAINTEN_TRGIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	122;"	d
TIMER_DMAINTEN_UPDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	124;"	d
TIMER_DMAINTEN_UPIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	116;"	d
TIMER_DMAREQUEST_CHANNELEVENT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	342;"	d
TIMER_DMAREQUEST_UPDATEEVENT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	341;"	d
TIMER_DMATB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	78;"	d
TIMER_DMATB_DMATB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	247;"	d
TIMER_DMA_CH0D	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	333;"	d
TIMER_DMA_CH1D	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	334;"	d
TIMER_DMA_CH2D	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	335;"	d
TIMER_DMA_CH3D	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	336;"	d
TIMER_DMA_CMTD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	337;"	d
TIMER_DMA_TRGD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	338;"	d
TIMER_DMA_UPD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	332;"	d
TIMER_ENCODER_MODE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	551;"	d
TIMER_ENCODER_MODE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	552;"	d
TIMER_ENCODER_MODE2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	553;"	d
TIMER_ETP_FALLING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	571;"	d
TIMER_ETP_RISING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	572;"	d
TIMER_EVENT_SRC_BRKG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	395;"	d
TIMER_EVENT_SRC_CH0G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	389;"	d
TIMER_EVENT_SRC_CH1G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	390;"	d
TIMER_EVENT_SRC_CH2G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	391;"	d
TIMER_EVENT_SRC_CH3G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	392;"	d
TIMER_EVENT_SRC_CMTG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	393;"	d
TIMER_EVENT_SRC_TRGG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	394;"	d
TIMER_EVENT_SRC_UPG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	388;"	d
TIMER_EXT_TRI_PSC_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	566;"	d
TIMER_EXT_TRI_PSC_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	567;"	d
TIMER_EXT_TRI_PSC_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	568;"	d
TIMER_EXT_TRI_PSC_OFF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	565;"	d
TIMER_FLAG_BRK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	325;"	d
TIMER_FLAG_CH0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	319;"	d
TIMER_FLAG_CH0O	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	326;"	d
TIMER_FLAG_CH1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	320;"	d
TIMER_FLAG_CH1O	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	327;"	d
TIMER_FLAG_CH2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	321;"	d
TIMER_FLAG_CH2O	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	328;"	d
TIMER_FLAG_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	322;"	d
TIMER_FLAG_CH3O	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	329;"	d
TIMER_FLAG_CMT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	323;"	d
TIMER_FLAG_TRG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	324;"	d
TIMER_FLAG_UP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	318;"	d
TIMER_HALLINTERFACE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	576;"	d
TIMER_HALLINTERFACE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	575;"	d
TIMER_IC_POLARITY_BOTH_EDGE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	513;"	d
TIMER_IC_POLARITY_FALLING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	512;"	d
TIMER_IC_POLARITY_RISING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	511;"	d
TIMER_IC_PSC_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	521;"	d
TIMER_IC_PSC_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	522;"	d
TIMER_IC_PSC_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	523;"	d
TIMER_IC_PSC_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	524;"	d
TIMER_IC_SELECTION_DIRECTTI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	516;"	d
TIMER_IC_SELECTION_INDIRECTTI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	517;"	d
TIMER_IC_SELECTION_ITS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	518;"	d
TIMER_INTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	63;"	d
TIMER_INTF_BRKIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	140;"	d
TIMER_INTF_CH0IF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	134;"	d
TIMER_INTF_CH0OF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	141;"	d
TIMER_INTF_CH1IF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	135;"	d
TIMER_INTF_CH1OF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	142;"	d
TIMER_INTF_CH2IF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	136;"	d
TIMER_INTF_CH2OF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	143;"	d
TIMER_INTF_CH3IF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	137;"	d
TIMER_INTF_CH3OF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	144;"	d
TIMER_INTF_CMTIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	138;"	d
TIMER_INTF_TRGIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	139;"	d
TIMER_INTF_UPIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	133;"	d
TIMER_INT_BRK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	305;"	d
TIMER_INT_CH0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	299;"	d
TIMER_INT_CH1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	300;"	d
TIMER_INT_CH2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	301;"	d
TIMER_INT_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	302;"	d
TIMER_INT_CMT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	303;"	d
TIMER_INT_FLAG_BRK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	315;"	d
TIMER_INT_FLAG_CH0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	309;"	d
TIMER_INT_FLAG_CH1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	310;"	d
TIMER_INT_FLAG_CH2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	311;"	d
TIMER_INT_FLAG_CH3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	312;"	d
TIMER_INT_FLAG_CMT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	313;"	d
TIMER_INT_FLAG_TRG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	314;"	d
TIMER_INT_FLAG_UP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	308;"	d
TIMER_INT_TRG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	304;"	d
TIMER_INT_UP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	298;"	d
TIMER_IOS_STATE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	433;"	d
TIMER_IOS_STATE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	432;"	d
TIMER_MASTER_SLAVE_MODE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	561;"	d
TIMER_MASTER_SLAVE_MODE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	560;"	d
TIMER_OCN_IDLE_STATE_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	481;"	d
TIMER_OCN_IDLE_STATE_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	482;"	d
TIMER_OCN_POLARITY_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	473;"	d
TIMER_OCN_POLARITY_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	474;"	d
TIMER_OC_CLEAR_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	504;"	d
TIMER_OC_CLEAR_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	503;"	d
TIMER_OC_FAST_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	500;"	d
TIMER_OC_FAST_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	499;"	d
TIMER_OC_IDLE_STATE_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	477;"	d
TIMER_OC_IDLE_STATE_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	478;"	d
TIMER_OC_MODE_ACTIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	486;"	d
TIMER_OC_MODE_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	490;"	d
TIMER_OC_MODE_INACTIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	487;"	d
TIMER_OC_MODE_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	489;"	d
TIMER_OC_MODE_PWM0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	491;"	d
TIMER_OC_MODE_PWM1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	492;"	d
TIMER_OC_MODE_TIMING	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	485;"	d
TIMER_OC_MODE_TOGGLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	488;"	d
TIMER_OC_POLARITY_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	469;"	d
TIMER_OC_POLARITY_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	470;"	d
TIMER_OC_SHADOW_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	496;"	d
TIMER_OC_SHADOW_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	495;"	d
TIMER_OUTAUTO_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	441;"	d
TIMER_OUTAUTO_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	440;"	d
TIMER_OUTSEL_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	584;"	d
TIMER_OUTSEL_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	583;"	d
TIMER_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	69;"	d
TIMER_PSC_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	212;"	d
TIMER_PSC_RELOAD_NOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	405;"	d
TIMER_PSC_RELOAD_UPDATE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	406;"	d
TIMER_ROS_STATE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	428;"	d
TIMER_ROS_STATE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	427;"	d
TIMER_SLAVE_MODE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	550;"	d
TIMER_SLAVE_MODE_EVENT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	556;"	d
TIMER_SLAVE_MODE_EXTERNAL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	557;"	d
TIMER_SLAVE_MODE_PAUSE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	555;"	d
TIMER_SLAVE_MODE_RESTART	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	554;"	d
TIMER_SMCFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	61;"	d
TIMER_SMCFG_ETFC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	110;"	d
TIMER_SMCFG_ETP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	113;"	d
TIMER_SMCFG_ETPSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	111;"	d
TIMER_SMCFG_MSM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	109;"	d
TIMER_SMCFG_SMC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	107;"	d
TIMER_SMCFG_SMC1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	112;"	d
TIMER_SMCFG_TRGS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	108;"	d
TIMER_SMCFG_TRGSEL_CI0FE0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	533;"	d
TIMER_SMCFG_TRGSEL_CI0F_ED	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	532;"	d
TIMER_SMCFG_TRGSEL_CI1FE1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	534;"	d
TIMER_SMCFG_TRGSEL_ETIFP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	535;"	d
TIMER_SMCFG_TRGSEL_ITI0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	528;"	d
TIMER_SMCFG_TRGSEL_ITI1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	529;"	d
TIMER_SMCFG_TRGSEL_ITI2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	530;"	d
TIMER_SMCFG_TRGSEL_ITI3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	531;"	d
TIMER_SP_MODE_REPETITIVE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	420;"	d
TIMER_SP_MODE_SINGLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	419;"	d
TIMER_SWEVG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	64;"	d
TIMER_SWEVG_BRKG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	154;"	d
TIMER_SWEVG_CH0G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	148;"	d
TIMER_SWEVG_CH1G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	149;"	d
TIMER_SWEVG_CH2G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	150;"	d
TIMER_SWEVG_CH3G	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	151;"	d
TIMER_SWEVG_CMTG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	152;"	d
TIMER_SWEVG_TRGG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	153;"	d
TIMER_SWEVG_UPG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	147;"	d
TIMER_TRI_OUT_SRC_CH0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	542;"	d
TIMER_TRI_OUT_SRC_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	540;"	d
TIMER_TRI_OUT_SRC_O0CPRE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	543;"	d
TIMER_TRI_OUT_SRC_O1CPRE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	544;"	d
TIMER_TRI_OUT_SRC_O2CPRE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	545;"	d
TIMER_TRI_OUT_SRC_O3CPRE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	546;"	d
TIMER_TRI_OUT_SRC_RESET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	539;"	d
TIMER_TRI_OUT_SRC_UPDATE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	541;"	d
TIMER_UPDATECTL_CCU	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	507;"	d
TIMER_UPDATECTL_CCUTRI	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	508;"	d
TIMER_UPDATE_SRC_GLOBAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	424;"	d
TIMER_UPDATE_SRC_REGULAR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	423;"	d
TMDATA0_DB0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	563;"	d
TMDATA0_DB1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	566;"	d
TMDATA0_DB2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	569;"	d
TMDATA0_DB3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	572;"	d
TMDATA1_DB4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	575;"	d
TMDATA1_DB5	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	578;"	d
TMDATA1_DB6	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	581;"	d
TMDATA1_DB7	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	584;"	d
TMI_EFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	557;"	d
TMI_SFID	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	560;"	d
TOTAL_VCC_READ	.\Bsp\74HC4051BQ.h	/^    TOTAL_VCC_READ$/;"	e	enum:__anon1
TPI	.\Firmware\CMSIS\core_cm4.h	1406;"	d
TPI_ACPR_PRESCALER_Msk	.\Firmware\CMSIS\core_cm4.h	967;"	d
TPI_ACPR_PRESCALER_Pos	.\Firmware\CMSIS\core_cm4.h	966;"	d
TPI_BASE	.\Firmware\CMSIS\core_cm4.h	1394;"	d
TPI_DEVID_AsynClkIn_Msk	.\Firmware\CMSIS\core_cm4.h	1067;"	d
TPI_DEVID_AsynClkIn_Pos	.\Firmware\CMSIS\core_cm4.h	1066;"	d
TPI_DEVID_MANCVALID_Msk	.\Firmware\CMSIS\core_cm4.h	1058;"	d
TPI_DEVID_MANCVALID_Pos	.\Firmware\CMSIS\core_cm4.h	1057;"	d
TPI_DEVID_MinBufSz_Msk	.\Firmware\CMSIS\core_cm4.h	1064;"	d
TPI_DEVID_MinBufSz_Pos	.\Firmware\CMSIS\core_cm4.h	1063;"	d
TPI_DEVID_NRZVALID_Msk	.\Firmware\CMSIS\core_cm4.h	1055;"	d
TPI_DEVID_NRZVALID_Pos	.\Firmware\CMSIS\core_cm4.h	1054;"	d
TPI_DEVID_NrTraceInput_Msk	.\Firmware\CMSIS\core_cm4.h	1070;"	d
TPI_DEVID_NrTraceInput_Pos	.\Firmware\CMSIS\core_cm4.h	1069;"	d
TPI_DEVID_PTINVALID_Msk	.\Firmware\CMSIS\core_cm4.h	1061;"	d
TPI_DEVID_PTINVALID_Pos	.\Firmware\CMSIS\core_cm4.h	1060;"	d
TPI_DEVTYPE_MajorType_Msk	.\Firmware\CMSIS\core_cm4.h	1077;"	d
TPI_DEVTYPE_MajorType_Pos	.\Firmware\CMSIS\core_cm4.h	1076;"	d
TPI_DEVTYPE_SubType_Msk	.\Firmware\CMSIS\core_cm4.h	1074;"	d
TPI_DEVTYPE_SubType_Pos	.\Firmware\CMSIS\core_cm4.h	1073;"	d
TPI_FFCR_EnFCont_Msk	.\Firmware\CMSIS\core_cm4.h	991;"	d
TPI_FFCR_EnFCont_Pos	.\Firmware\CMSIS\core_cm4.h	990;"	d
TPI_FFCR_TrigIn_Msk	.\Firmware\CMSIS\core_cm4.h	988;"	d
TPI_FFCR_TrigIn_Pos	.\Firmware\CMSIS\core_cm4.h	987;"	d
TPI_FFSR_FlInProg_Msk	.\Firmware\CMSIS\core_cm4.h	984;"	d
TPI_FFSR_FlInProg_Pos	.\Firmware\CMSIS\core_cm4.h	983;"	d
TPI_FFSR_FtNonStop_Msk	.\Firmware\CMSIS\core_cm4.h	975;"	d
TPI_FFSR_FtNonStop_Pos	.\Firmware\CMSIS\core_cm4.h	974;"	d
TPI_FFSR_FtStopped_Msk	.\Firmware\CMSIS\core_cm4.h	981;"	d
TPI_FFSR_FtStopped_Pos	.\Firmware\CMSIS\core_cm4.h	980;"	d
TPI_FFSR_TCPresent_Msk	.\Firmware\CMSIS\core_cm4.h	978;"	d
TPI_FFSR_TCPresent_Pos	.\Firmware\CMSIS\core_cm4.h	977;"	d
TPI_FIFO0_ETM0_Msk	.\Firmware\CMSIS\core_cm4.h	1017;"	d
TPI_FIFO0_ETM0_Pos	.\Firmware\CMSIS\core_cm4.h	1016;"	d
TPI_FIFO0_ETM1_Msk	.\Firmware\CMSIS\core_cm4.h	1014;"	d
TPI_FIFO0_ETM1_Pos	.\Firmware\CMSIS\core_cm4.h	1013;"	d
TPI_FIFO0_ETM2_Msk	.\Firmware\CMSIS\core_cm4.h	1011;"	d
TPI_FIFO0_ETM2_Pos	.\Firmware\CMSIS\core_cm4.h	1010;"	d
TPI_FIFO0_ETM_ATVALID_Msk	.\Firmware\CMSIS\core_cm4.h	1005;"	d
TPI_FIFO0_ETM_ATVALID_Pos	.\Firmware\CMSIS\core_cm4.h	1004;"	d
TPI_FIFO0_ETM_bytecount_Msk	.\Firmware\CMSIS\core_cm4.h	1008;"	d
TPI_FIFO0_ETM_bytecount_Pos	.\Firmware\CMSIS\core_cm4.h	1007;"	d
TPI_FIFO0_ITM_ATVALID_Msk	.\Firmware\CMSIS\core_cm4.h	999;"	d
TPI_FIFO0_ITM_ATVALID_Pos	.\Firmware\CMSIS\core_cm4.h	998;"	d
TPI_FIFO0_ITM_bytecount_Msk	.\Firmware\CMSIS\core_cm4.h	1002;"	d
TPI_FIFO0_ITM_bytecount_Pos	.\Firmware\CMSIS\core_cm4.h	1001;"	d
TPI_FIFO1_ETM_ATVALID_Msk	.\Firmware\CMSIS\core_cm4.h	1031;"	d
TPI_FIFO1_ETM_ATVALID_Pos	.\Firmware\CMSIS\core_cm4.h	1030;"	d
TPI_FIFO1_ETM_bytecount_Msk	.\Firmware\CMSIS\core_cm4.h	1034;"	d
TPI_FIFO1_ETM_bytecount_Pos	.\Firmware\CMSIS\core_cm4.h	1033;"	d
TPI_FIFO1_ITM0_Msk	.\Firmware\CMSIS\core_cm4.h	1043;"	d
TPI_FIFO1_ITM0_Pos	.\Firmware\CMSIS\core_cm4.h	1042;"	d
TPI_FIFO1_ITM1_Msk	.\Firmware\CMSIS\core_cm4.h	1040;"	d
TPI_FIFO1_ITM1_Pos	.\Firmware\CMSIS\core_cm4.h	1039;"	d
TPI_FIFO1_ITM2_Msk	.\Firmware\CMSIS\core_cm4.h	1037;"	d
TPI_FIFO1_ITM2_Pos	.\Firmware\CMSIS\core_cm4.h	1036;"	d
TPI_FIFO1_ITM_ATVALID_Msk	.\Firmware\CMSIS\core_cm4.h	1025;"	d
TPI_FIFO1_ITM_ATVALID_Pos	.\Firmware\CMSIS\core_cm4.h	1024;"	d
TPI_FIFO1_ITM_bytecount_Msk	.\Firmware\CMSIS\core_cm4.h	1028;"	d
TPI_FIFO1_ITM_bytecount_Pos	.\Firmware\CMSIS\core_cm4.h	1027;"	d
TPI_ITATBCTR0_ATREADY_Msk	.\Firmware\CMSIS\core_cm4.h	1047;"	d
TPI_ITATBCTR0_ATREADY_Pos	.\Firmware\CMSIS\core_cm4.h	1046;"	d
TPI_ITATBCTR2_ATREADY_Msk	.\Firmware\CMSIS\core_cm4.h	1021;"	d
TPI_ITATBCTR2_ATREADY_Pos	.\Firmware\CMSIS\core_cm4.h	1020;"	d
TPI_ITCTRL_Mode_Msk	.\Firmware\CMSIS\core_cm4.h	1051;"	d
TPI_ITCTRL_Mode_Pos	.\Firmware\CMSIS\core_cm4.h	1050;"	d
TPI_SPPR_TXMODE_Msk	.\Firmware\CMSIS\core_cm4.h	971;"	d
TPI_SPPR_TXMODE_Pos	.\Firmware\CMSIS\core_cm4.h	970;"	d
TPI_TRIGGER_TRIGGER_Msk	.\Firmware\CMSIS\core_cm4.h	995;"	d
TPI_TRIGGER_TRIGGER_Pos	.\Firmware\CMSIS\core_cm4.h	994;"	d
TPI_Type	.\Firmware\CMSIS\core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon20
TPR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon17
TRACE_MODE_ASYNC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	112;"	d
TRACE_MODE_SYNC_DATASIZE_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	113;"	d
TRACE_MODE_SYNC_DATASIZE_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	114;"	d
TRACE_MODE_SYNC_DATASIZE_4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	115;"	d
TRIGGER	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon20
TSTAT_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	358;"	d
TXFIFO_EMPTY	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	475;"	d
TXFIFO_EMPTY_HALF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	474;"	d
TX_FIFO_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	503;"	d
TYPE	.\Firmware\CMSIS\core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon21
Tailer	.\Bsp\circular_buffer.h	/^  unsigned int Tailer;$/;"	m	struct:CIRC_BUF
UART3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	45;"	d
UART3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^UART3_IRQHandler                  $/;"	l
UART3_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    UART3_IRQn                   = 52,     \/*!< UART3 global interrupt                                   *\/$/;"	e	enum:IRQn
UART4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	46;"	d
UART4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^UART4_IRQHandler                  $/;"	l
UART4_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    UART4_IRQn                   = 53,     \/*!< UART4 global interrupt                                   *\/$/;"	e	enum:IRQn
UART_TX	.\Bsp\74HC4051BQ.h	14;"	d
UNLOCK_KEY0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	171;"	d
UNLOCK_KEY1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	172;"	d
UP_STATE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	70;"	d
URB_DONE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    URB_DONE,           \/* USB URB done status *\/$/;"	e	enum:__anon94
URB_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    URB_ERROR,          \/* USB URB error status *\/$/;"	e	enum:__anon94
URB_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    URB_IDLE = 0,       \/* USB URB idle status *\/$/;"	e	enum:__anon94
URB_NOTREADY	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    URB_NOTREADY,       \/* USB URB notready status *\/$/;"	e	enum:__anon94
URB_PING	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    URB_PING            \/* USB URB ping status *\/$/;"	e	enum:__anon94
URB_STALL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    URB_STALL,          \/* USB URB stall status *\/$/;"	e	enum:__anon94
USART0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	47;"	d
USART0_IRQHandler	.\Bsp\uart.c	/^void USART0_IRQHandler(void)$/;"	f
USART0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^USART0_IRQHandler                 $/;"	l
USART0_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    USART0_IRQn                  = 37,     \/*!< USART0 interrupt                                         *\/$/;"	e	enum:IRQn
USART1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	43;"	d
USART1_At	.\Bsp\uart.c	/^unsigned char USART1_At( unsigned short offset)$/;"	f
USART1_BUF_SIZE	.\Bsp\uart.c	4;"	d	file:
USART1_Drop	.\Bsp\uart.c	/^void USART1_Drop( unsigned short LenToDrop)$/;"	f
USART1_GetDataCount	.\Bsp\uart.c	/^unsigned int USART1_GetDataCount( void )$/;"	f
USART1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^USART1_IRQHandler                 $/;"	l
USART1_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    USART1_IRQn                  = 38,     \/*!< USART1 interrupt                                         *\/$/;"	e	enum:IRQn
USART1_Read	.\Bsp\uart.c	/^unsigned int USART1_Read(unsigned char *data, unsigned short len)$/;"	f
USART1_Recv	.\Bsp\uart.c	/^unsigned int USART1_Recv(unsigned char *data, unsigned short len)$/;"	f
USART1_RxBuff	.\Bsp\uart.c	/^unsigned char USART1_RxBuff[ MAX_RING_BUF_SIZE ] = {0};$/;"	v
USART1_RxCBuf	.\Bsp\uart.c	/^CircBuf_t USART1_RxCBuf;$/;"	v
USART1_TxBuff	.\Bsp\uart.c	/^unsigned char USART1_TxBuff[ MAX_RING_BUF_SIZE ] = {0};$/;"	v
USART2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	44;"	d
USART2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^USART2_IRQHandler                $/;"	l
USART2_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    USART2_IRQn                  = 39,     \/*!< USART2 interrupt                                         *\/$/;"	e	enum:IRQn
USART_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	229;"	d
USART_BAUD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	52;"	d
USART_BAUD_FRADIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	79;"	d
USART_BAUD_INTDIV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	80;"	d
USART_BIT_POS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	153;"	d
USART_BIT_POS2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	157;"	d
USART_CHC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	60;"	d
USART_CHC_EPERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	147;"	d
USART_CHC_HCM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	146;"	d
USART_CHC_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	166;"	d
USART_CLEN_EN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	286;"	d
USART_CLEN_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	285;"	d
USART_CPH_1CK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	290;"	d
USART_CPH_2CK	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	291;"	d
USART_CPL_HIGH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	296;"	d
USART_CPL_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	295;"	d
USART_CTL0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	53;"	d
USART_CTL0_IDLEIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	87;"	d
USART_CTL0_PCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	93;"	d
USART_CTL0_PERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	91;"	d
USART_CTL0_PM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	92;"	d
USART_CTL0_RBNEIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	88;"	d
USART_CTL0_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	162;"	d
USART_CTL0_REN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	85;"	d
USART_CTL0_RWU	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	84;"	d
USART_CTL0_SBKCMD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	83;"	d
USART_CTL0_TBEIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	90;"	d
USART_CTL0_TCIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	89;"	d
USART_CTL0_TEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	86;"	d
USART_CTL0_UEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	96;"	d
USART_CTL0_WL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	95;"	d
USART_CTL0_WM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	94;"	d
USART_CTL1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	54;"	d
USART_CTL1_ADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	99;"	d
USART_CTL1_CKEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	105;"	d
USART_CTL1_CLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	102;"	d
USART_CTL1_CPH	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	103;"	d
USART_CTL1_CPL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	104;"	d
USART_CTL1_LBDIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	101;"	d
USART_CTL1_LBLEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	100;"	d
USART_CTL1_LMEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	107;"	d
USART_CTL1_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	163;"	d
USART_CTL1_STB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	106;"	d
USART_CTL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	55;"	d
USART_CTL2_CTSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	119;"	d
USART_CTL2_CTSIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	120;"	d
USART_CTL2_DENR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	116;"	d
USART_CTL2_DENT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	117;"	d
USART_CTL2_ERRIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	110;"	d
USART_CTL2_HDEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	113;"	d
USART_CTL2_IREN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	111;"	d
USART_CTL2_IRLP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	112;"	d
USART_CTL2_NKEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	114;"	d
USART_CTL2_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	164;"	d
USART_CTL2_RTSEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	118;"	d
USART_CTL2_SCEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	115;"	d
USART_CTL3	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	57;"	d
USART_CTL3_DINV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	133;"	d
USART_CTL3_EBIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	130;"	d
USART_CTL3_MSBF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	134;"	d
USART_CTL3_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	165;"	d
USART_CTL3_RINV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	131;"	d
USART_CTL3_RTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	127;"	d
USART_CTL3_RTIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	129;"	d
USART_CTL3_SCRTNUM	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	128;"	d
USART_CTL3_TINV	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	132;"	d
USART_CTS_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	316;"	d
USART_CTS_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	315;"	d
USART_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	51;"	d
USART_DATA_DATA	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	76;"	d
USART_DENR_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	301;"	d
USART_DENR_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	300;"	d
USART_DENT_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	306;"	d
USART_DENT_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	305;"	d
USART_DINV_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_DINV_DISABLE,                            \/*!< data bit level not inversion *\/$/;"	e	enum:__anon72
USART_DINV_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_DINV_ENABLE,                             \/*!< data bit level inversion *\/$/;"	e	enum:__anon72
USART_FLAG_BSY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_BSY = USART_REGIDX_BIT(USART_STAT1_REG_OFFSET, 16U),     \/*!< busy flag *\/$/;"	e	enum:__anon69
USART_FLAG_CTS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_CTS = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 9U),      \/*!< CTS change flag *\/$/;"	e	enum:__anon69
USART_FLAG_EB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_EB = USART_REGIDX_BIT(USART_STAT1_REG_OFFSET, 12U),      \/*!< end of block flag *\/$/;"	e	enum:__anon69
USART_FLAG_EPERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_EPERR = USART_REGIDX_BIT(USART_CHC_REG_OFFSET, 8U),      \/*!< early parity error flag *\/$/;"	e	enum:__anon69
USART_FLAG_FERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_FERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 1U),     \/*!< frame error flag *\/$/;"	e	enum:__anon69
USART_FLAG_IDLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_IDLE = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 4U),     \/*!< IDLE frame detected flag *\/$/;"	e	enum:__anon69
USART_FLAG_LBD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_LBD = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 8U),      \/*!< LIN break detected flag *\/$/;"	e	enum:__anon69
USART_FLAG_NERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_NERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 2U),     \/*!< noise error flag *\/$/;"	e	enum:__anon69
USART_FLAG_ORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_ORERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 3U),    \/*!< overrun error *\/$/;"	e	enum:__anon69
USART_FLAG_PERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_PERR = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 0U),     \/*!< parity error flag *\/$/;"	e	enum:__anon69
USART_FLAG_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_RBNE = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 5U),     \/*!< read data buffer not empty *\/$/;"	e	enum:__anon69
USART_FLAG_RT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_RT = USART_REGIDX_BIT(USART_STAT1_REG_OFFSET, 11U),      \/*!< receiver timeout flag *\/$/;"	e	enum:__anon69
USART_FLAG_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_TBE = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 7U),      \/*!< transmit data buffer empty *\/$/;"	e	enum:__anon69
USART_FLAG_TC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_FLAG_TC = USART_REGIDX_BIT(USART_STAT0_REG_OFFSET, 6U),       \/*!< transmission complete *\/$/;"	e	enum:__anon69
USART_GP	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	56;"	d
USART_GP_GUAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	124;"	d
USART_GP_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	123;"	d
USART_INT_CTS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_CTS = USART_REGIDX_BIT(USART_CTL2_REG_OFFSET, 10U),        \/*!< CTS interrupt *\/$/;"	e	enum:__anon71
USART_INT_EB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_EB = USART_REGIDX_BIT(USART_CTL3_REG_OFFSET, 5U),          \/*!< end of block interrupt *\/$/;"	e	enum:__anon71
USART_INT_ERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_ERR = USART_REGIDX_BIT(USART_CTL2_REG_OFFSET, 0U),         \/*!< error interrupt *\/$/;"	e	enum:__anon71
USART_INT_FLAG_CTS	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_CTS = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 10U, USART_STAT0_REG_OFFSET, 9U),       \/*!< CTS interrupt and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_EB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_EB = USART_REGIDX_BIT2(USART_CTL3_REG_OFFSET, 5U, USART_STAT1_REG_OFFSET, 12U),        \/*!< interrupt enable bit of end of block event and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_ERR_FERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_ERR_FERR = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 0U, USART_STAT0_REG_OFFSET, 1U),   \/*!< error interrupt and frame error flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_ERR_NERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_ERR_NERR = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 0U, USART_STAT0_REG_OFFSET, 2U),   \/*!< error interrupt and noise error flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_ERR_ORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_ERR_ORERR = USART_REGIDX_BIT2(USART_CTL2_REG_OFFSET, 0U, USART_STAT0_REG_OFFSET, 3U),  \/*!< error interrupt and overrun error *\/$/;"	e	enum:__anon70
USART_INT_FLAG_IDLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_IDLE = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 4U, USART_STAT0_REG_OFFSET, 4U),       \/*!< IDLE line detected interrupt and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_LBD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_LBD = USART_REGIDX_BIT2(USART_CTL1_REG_OFFSET, 6U, USART_STAT0_REG_OFFSET, 8U),        \/*!< LIN break detected interrupt and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_PERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_PERR = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 8U, USART_STAT0_REG_OFFSET, 0U),       \/*!< parity error interrupt and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_RBNE = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 5U, USART_STAT0_REG_OFFSET, 5U),       \/*!< read data buffer not empty interrupt and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_RBNE_ORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_RBNE_ORERR = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 5U, USART_STAT0_REG_OFFSET, 3U), \/*!< read data buffer not empty interrupt and overrun error flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_RT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_RT = USART_REGIDX_BIT2(USART_CTL3_REG_OFFSET, 4U, USART_STAT1_REG_OFFSET, 11U),        \/*!< interrupt enable bit of receive timeout event and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_TBE = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 7U, USART_STAT0_REG_OFFSET, 7U),        \/*!< transmitter buffer empty interrupt and flag *\/$/;"	e	enum:__anon70
USART_INT_FLAG_TC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_FLAG_TC = USART_REGIDX_BIT2(USART_CTL0_REG_OFFSET, 6U, USART_STAT0_REG_OFFSET, 6U),         \/*!< transmission complete interrupt and flag *\/$/;"	e	enum:__anon70
USART_INT_IDLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_IDLE = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 4U),        \/*!< IDLE line detected interrupt *\/$/;"	e	enum:__anon71
USART_INT_LBD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_LBD = USART_REGIDX_BIT(USART_CTL1_REG_OFFSET, 6U),         \/*!< LIN break detected interrupt *\/$/;"	e	enum:__anon71
USART_INT_PERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_PERR = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 8U),        \/*!< parity error interrupt *\/$/;"	e	enum:__anon71
USART_INT_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_RBNE = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 5U),        \/*!< read data buffer not empty interrupt and overrun error interrupt *\/$/;"	e	enum:__anon71
USART_INT_RT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_RT = USART_REGIDX_BIT(USART_CTL3_REG_OFFSET, 4U),          \/*!< receive timeout interrupt *\/$/;"	e	enum:__anon71
USART_INT_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_TBE = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 7U),         \/*!< transmitter buffer empty interrupt *\/$/;"	e	enum:__anon71
USART_INT_TC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_INT_TC = USART_REGIDX_BIT(USART_CTL0_REG_OFFSET, 6U),          \/*!< transmission complete interrupt *\/$/;"	e	enum:__anon71
USART_IRLP_LOW	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	320;"	d
USART_IRLP_NORMAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	321;"	d
USART_LBLEN_10B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	280;"	d
USART_LBLEN_11B	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	281;"	d
USART_MSBF_LSB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	324;"	d
USART_MSBF_MSB	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	325;"	d
USART_PM_EVEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	258;"	d
USART_PM_NONE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	257;"	d
USART_PM_ODD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	259;"	d
USART_RECEIVE_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	248;"	d
USART_RECEIVE_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	247;"	d
USART_REGIDX_BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	151;"	d
USART_REGIDX_BIT2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	154;"	d
USART_REG_VAL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	152;"	d
USART_REG_VAL2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	156;"	d
USART_RT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	58;"	d
USART_RTS_COHERENCE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	329;"	d
USART_RTS_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	311;"	d
USART_RTS_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	310;"	d
USART_RTS_NONE_COHERENCE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	328;"	d
USART_RT_BL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	138;"	d
USART_RT_RT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	137;"	d
USART_RXPIN_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_RXPIN_DISABLE,                           \/*!< RX pin level not inversion *\/$/;"	e	enum:__anon72
USART_RXPIN_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_RXPIN_ENABLE,                            \/*!< RX pin level inversion *\/$/;"	e	enum:__anon72
USART_STAT0	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	50;"	d
USART_STAT0_CTSF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	73;"	d
USART_STAT0_FERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	65;"	d
USART_STAT0_IDLEF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	68;"	d
USART_STAT0_LBDF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	72;"	d
USART_STAT0_NERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	66;"	d
USART_STAT0_ORERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	67;"	d
USART_STAT0_PERR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	64;"	d
USART_STAT0_RBNE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	69;"	d
USART_STAT0_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	160;"	d
USART_STAT0_TBE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	71;"	d
USART_STAT0_TC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	70;"	d
USART_STAT1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	59;"	d
USART_STAT1_BSY	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	143;"	d
USART_STAT1_EBF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	142;"	d
USART_STAT1_REG_OFFSET	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	161;"	d
USART_STAT1_RTF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	141;"	d
USART_STB_0_5BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	274;"	d
USART_STB_1BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	273;"	d
USART_STB_1_5BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	276;"	d
USART_STB_2BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	275;"	d
USART_TRANSMIT_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	253;"	d
USART_TRANSMIT_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	252;"	d
USART_TXPIN_DISABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_TXPIN_DISABLE,                           \/*!< TX pin level not inversion *\/$/;"	e	enum:__anon72
USART_TXPIN_ENABLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^    USART_TXPIN_ENABLE,                            \/*!< TX pin level inversion *\/$/;"	e	enum:__anon72
USART_WL_8BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	268;"	d
USART_WL_9BIT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	269;"	d
USART_WM_ADDR	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	264;"	d
USART_WM_IDLE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	263;"	d
USBD_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	231;"	d
USBD_BUSY	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USBD_BUSY,        \/* USB device busy status *\/$/;"	e	enum:__anon96
USBD_CONFIG_STR_IDX	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	49;"	d
USBD_CORE_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_core.h	38;"	d
USBD_FAIL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USBD_FAIL,        \/* USB device fail stauts *\/$/;"	e	enum:__anon96
USBD_INTERFACE_STR_IDX	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	50;"	d
USBD_INT_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_int.h	38;"	d
USBD_LANGID_STR_IDX	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	45;"	d
USBD_MFC_STR_IDX	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	46;"	d
USBD_OK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USBD_OK = 0,      \/* USB device ok status *\/$/;"	e	enum:__anon96
USBD_PRODUCT_STR_IDX	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	47;"	d
USBD_SERIAL_STR_IDX	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	48;"	d
USBD_STD_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	38;"	d
USBD_STRING_DESC	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	72;"	d
USBFS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	42;"	d
USBFS_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	249;"	d
USBFS_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^USBFS_IRQHandler                  $/;"	l
USBFS_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    USBFS_IRQn                   = 67,     \/*!< USBFS global interrupt                                   *\/$/;"	e	enum:IRQn
USBFS_MAX_DEV_EPCOUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	51;"	d
USBFS_MAX_FIFO_WORDLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	52;"	d
USBFS_MAX_HOST_CHANNELCOUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	50;"	d
USBFS_MAX_PACKET_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	49;"	d
USBFS_TX_FIFO_SIZE	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^static uint16_t USBFS_TX_FIFO_SIZE[USBFS_MAX_DEV_EPCOUNT] = $/;"	v	file:
USBFS_WKUP_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^USBFS_WKUP_IRQHandler             $/;"	l
USBFS_WKUP_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    USBFS_WKUP_IRQn              = 42,     \/*!< USBFS wakeup interrupt                                   *\/$/;"	e	enum:IRQn
USBHS_MAX_DEV_EPCOUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	56;"	d
USBHS_MAX_FIFO_WORDLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	57;"	d
USBHS_MAX_HOST_CHANNELCOUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	55;"	d
USBHS_MAX_PACKET_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	54;"	d
USBH_APPLY_DEINIT	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_APPLY_DEINIT                  \/* the usbh apply deinit status definition *\/$/;"	e	enum:__anon78
USBH_BUSY	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_BUSY,                         \/* the usbh busy status definition *\/$/;"	e	enum:__anon78
USBH_CFG_DESC_SET_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	130;"	d
USBH_CORE_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	38;"	d
USBH_CTRL_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	38;"	d
USBH_DEVICE_ADDRESS	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	50;"	d
USBH_DEVICE_ADDRESS_DEFAULT	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	49;"	d
USBH_FAIL	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_FAIL,                         \/* the usbh fail status definition *\/$/;"	e	enum:__anon78
USBH_HCS_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_hcs.h	38;"	d
USBH_INT_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_int.h	38;"	d
USBH_MAX_ERROR_COUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	51;"	d
USBH_NOT_SUPPORTED	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_NOT_SUPPORTED,                \/* the usbh not supported status definition *\/$/;"	e	enum:__anon78
USBH_OK	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_OK = 0,                       \/* the usbh ok status definition *\/$/;"	e	enum:__anon78
USBH_SETUP_PACKET_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	47;"	d
USBH_SPEED_UNKNOWN_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_SPEED_UNKNOWN_ERROR,          \/* the usbh speed unknown error status definition *\/$/;"	e	enum:__anon78
USBH_STD_H	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	38;"	d
USBH_UNRECOVERED_ERROR	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_UNRECOVERED_ERROR,            \/* the usbh unrecovered error status definition *\/$/;"	e	enum:__anon78
USBH_USER_NO_RESP	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_USER_NO_RESP = 0,             \/* the user no response *\/$/;"	e	enum:__anon79
USBH_USER_RESP_OK	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    USBH_USER_RESP_OK = 1,             \/* the user response ok *\/$/;"	e	enum:__anon79
USBPSC_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	600;"	d
USBREQ_CLEAR_FEATURE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	68;"	d
USBREQ_GET_CONFIGURATION	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	73;"	d
USBREQ_GET_DESCRIPTOR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	71;"	d
USBREQ_GET_INTERFACE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	75;"	d
USBREQ_GET_STATUS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	67;"	d
USBREQ_SET_ADDRESS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	70;"	d
USBREQ_SET_CONFIGURATION	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	74;"	d
USBREQ_SET_DESCRIPTOR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	72;"	d
USBREQ_SET_FEATURE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	69;"	d
USBREQ_SET_INTERFACE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	76;"	d
USBREQ_SYNCH_FRAME	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	77;"	d
USB_CFGDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	100;"	d
USB_CFGDESC_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	93;"	d
USB_CFG_DESC_LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	44;"	d
USB_CH_DAR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	516;"	d
USB_CH_EPDIR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	513;"	d
USB_CH_EPNUM	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	512;"	d
USB_CH_EPTYPE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	515;"	d
USB_CH_LSDEV	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	514;"	d
USB_CH_MPL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	511;"	d
USB_CH_XDPID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	520;"	d
USB_CH_XLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	518;"	d
USB_CH_XPCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	519;"	d
USB_CID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	74;"	d
USB_CLASS_REQ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	56;"	d
USB_CORE_EMBEDDED_PHY	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	60;"	d
USB_CORE_H	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	38;"	d
USB_CORE_INTR_READ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	543;"	d
USB_CORE_SPEED_FULL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	47;"	d
USB_CORE_SPEED_HIGH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	46;"	d
USB_CORE_ULPI_PHY	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	59;"	d
USB_CTRL_DATA_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_CTRL_DATA_IN,      \/* USB control transfer data in state *\/$/;"	e	enum:__anon97
USB_CTRL_DATA_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_CTRL_DATA_OUT,     \/* USB control transfer data out state *\/$/;"	e	enum:__anon97
USB_CTRL_IDLE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_CTRL_IDLE = 0,     \/* USB control transfer idle state *\/$/;"	e	enum:__anon97
USB_CTRL_SETUP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_CTRL_SETUP,        \/* USB control transfer setup state *\/$/;"	e	enum:__anon97
USB_CTRL_STALL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_CTRL_STALL         \/* USB control transfer stall state *\/$/;"	e	enum:__anon97
USB_CTRL_STATUS_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_CTRL_STATUS_IN,    \/* USB control transfer status in state*\/$/;"	e	enum:__anon97
USB_CTRL_STATUS_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_CTRL_STATUS_OUT,   \/* USB control transfer status out state *\/$/;"	e	enum:__anon97
USB_CURRENT_FRAME_GET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	616;"	d
USB_CURRENT_MODE_GET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	540;"	d
USB_CURRENT_SPEED_GET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	613;"	d
USB_DAEPINT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	95;"	d
USB_DAEPINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	96;"	d
USB_DAIEP_INTR_READ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	566;"	d
USB_DAOEP_INTR_READ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	550;"	d
USB_DCFG	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	90;"	d
USB_DCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	91;"	d
USB_DEFINES_H	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	38;"	d
USB_DESCTYPE_CONFIGURATION	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	81;"	d
USB_DESCTYPE_DEVICE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	80;"	d
USB_DESCTYPE_DEVICE_QUALIFIER	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	85;"	d
USB_DESCTYPE_ENDPOINT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	84;"	d
USB_DESCTYPE_HID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	89;"	d
USB_DESCTYPE_HID_REPORT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	90;"	d
USB_DESCTYPE_INTERFACE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	83;"	d
USB_DESCTYPE_INTERFACE_POWER	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	87;"	d
USB_DESCTYPE_OTHER_SPEED_CONFIGURATION	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	86;"	d
USB_DESCTYPE_STRING	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	82;"	d
USB_DEVDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	99;"	d
USB_DEVDESC_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	92;"	d
USB_DEVICE_DESC_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	62;"	d
USB_DEVQUADESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	104;"	d
USB_DEV_DESC_LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	43;"	d
USB_DEV_QUALIFIER_DESC_LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	42;"	d
USB_DIEP0CTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	100;"	d
USB_DIEP0LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	101;"	d
USB_DIEP0TFLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	71;"	d
USB_DIEPFEINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	99;"	d
USB_DIEPINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	93;"	d
USB_DIEP_INTR_READ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	576;"	d
USB_DIEPxCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	104;"	d
USB_DIEPxINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	106;"	d
USB_DIEPxLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	108;"	d
USB_DIEPxTFLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	76;"	d
USB_DIEPxTFSTAT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	110;"	d
USB_DIR_IN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	52;"	d
USB_DIR_MASK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	50;"	d
USB_DIR_OUT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	51;"	d
USB_DOEP0CTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	102;"	d
USB_DOEP0LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	103;"	d
USB_DOEPINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	94;"	d
USB_DOEP_INTR_READ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	559;"	d
USB_DOEPxCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	105;"	d
USB_DOEPxINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	107;"	d
USB_DOEPxLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	109;"	d
USB_DSTAT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	92;"	d
USB_DVBUSDT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	97;"	d
USB_DVBUSPT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	98;"	d
USB_EPDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	103;"	d
USB_EPDESC_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	95;"	d
USB_EPTYPE_BULK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	78;"	d
USB_EPTYPE_CTRL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	76;"	d
USB_EPTYPE_INTR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	79;"	d
USB_EPTYPE_ISOC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	77;"	d
USB_EPTYPE_MASK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	80;"	d
USB_EP_DESC_LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	46;"	d
USB_EP_STPCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	489;"	d
USB_EP_XLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	487;"	d
USB_EP_XPCNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	488;"	d
USB_EVEN_FRAME	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	600;"	d
USB_FAIL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_FAIL            \/* USB core fail status *\/$/;"	e	enum:__anon92
USB_FEATURE_ENDP_HALT	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	55;"	d
USB_FEATURE_REMOTE_WAKEUP	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	56;"	d
USB_FEATURE_TEST_MODE	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	57;"	d
USB_FIFO	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	114;"	d
USB_FSLSCLOCK_INIT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	606;"	d
USB_FS_CORE_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^    USB_FS_CORE_ID = 1$/;"	e	enum:__anon106
USB_GAHBCS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	62;"	d
USB_GCCFG	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	73;"	d
USB_GINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	66;"	d
USB_GINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	65;"	d
USB_GLOBAL_INT_DISABLE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	537;"	d
USB_GLOBAL_INT_ENABLE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	534;"	d
USB_GOTGCS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	60;"	d
USB_GOTGINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	61;"	d
USB_GRFLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	69;"	d
USB_GRSTATP	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	68;"	d
USB_GRSTATR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	67;"	d
USB_GRSTCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	64;"	d
USB_GUSBCS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	63;"	d
USB_HACHINT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	82;"	d
USB_HACHINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	83;"	d
USB_HCHxCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	85;"	d
USB_HCHxINTEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	87;"	d
USB_HCHxINTF	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	86;"	d
USB_HCHxLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	88;"	d
USB_HCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	78;"	d
USB_HFINFR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	80;"	d
USB_HFT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	79;"	d
USB_HIDDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	108;"	d
USB_HIDREPDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	107;"	d
USB_HID_CLASS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	118;"	d
USB_HNPTFLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	70;"	d
USB_HNPTFQSTAT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	72;"	d
USB_HPCS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	84;"	d
USB_HPTFLEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	75;"	d
USB_HPTFQSTAT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	81;"	d
USB_HS_CORE_ID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^    USB_HS_CORE_ID = 0,$/;"	e	enum:__anon106
USB_IF_DESC_LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	45;"	d
USB_INTDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	102;"	d
USB_INTDESC_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	94;"	d
USB_INTPWRDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	106;"	d
USB_MAX_DEV_EPCOUNT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	48;"	d
USB_MAX_EP0_SIZE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	44;"	d
USB_MAX_FIFOS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	49;"	d
USB_MIN	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	67;"	d
USB_MSC_CLASS	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	117;"	d
USB_OK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_OK = 0,         \/* USB core OK status *\/$/;"	e	enum:__anon92
USB_OSPCFGDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	105;"	d
USB_OTG_DESC_LEN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	47;"	d
USB_PORT_READ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	603;"	d
USB_PWRCLKCTL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	112;"	d
USB_REGS_H	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	38;"	d
USB_REMOTE_WAKEUP_RESET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	588;"	d
USB_REMOTE_WAKEUP_SET	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	585;"	d
USB_REQTYPE_DEVICE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	61;"	d
USB_REQTYPE_ENDPOINT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	63;"	d
USB_REQTYPE_INTERFACE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	62;"	d
USB_REQTYPE_MASK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	64;"	d
USB_REQ_MASK	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	58;"	d
USB_RX	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_RX = 0,         \/* receive direction type value *\/$/;"	e	enum:__anon98
USB_SET_DEVADDR	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	597;"	d
USB_SOFT_DISCONNECT_DISABLE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	594;"	d
USB_SOFT_DISCONNECT_ENABLE	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	591;"	d
USB_SPEED	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static usb_speed_enum USB_SPEED[4] = {$/;"	v	file:
USB_SPEED_EXP_FULL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	469;"	d
USB_SPEED_EXP_HIGH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	468;"	d
USB_SPEED_FULL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^    USB_SPEED_FULL,$/;"	e	enum:__anon107
USB_SPEED_HIGH	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^    USB_SPEED_HIGH$/;"	e	enum:__anon107
USB_SPEED_INP_FULL	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	470;"	d
USB_SPEED_LOW	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^    USB_SPEED_LOW,$/;"	e	enum:__anon107
USB_SPEED_UNKNOWN	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^    USB_SPEED_UNKNOWN = 0,$/;"	e	enum:__anon107
USB_STANDARD_REQ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	55;"	d
USB_STATUS_ADDRESSED	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_core.h	46;"	d
USB_STATUS_CONFIGURED	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_core.h	47;"	d
USB_STATUS_DEFAULT	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_core.h	45;"	d
USB_STATUS_REMOTE_WAKEUP	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	52;"	d
USB_STATUS_SELF_POWERED	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	53;"	d
USB_STATUS_SUSPENDED	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_core.h	48;"	d
USB_STD_H	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	38;"	d
USB_STRDESC	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	101;"	d
USB_TX	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    USB_TX              \/* transmit direction type value *\/$/;"	e	enum:__anon98
USB_UTT	.\Firmware\GD32E10x_usbfs_driver\Include\usb_regs.h	457;"	d
USB_VENDOR_REQ	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	57;"	d
USE_STDPERIPH_DRIVER	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	253;"	d
UsageFault_Handler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^UsageFault_Handler$/;"	l
UsageFault_Handler	.\Project\gd32e10x_it.c	/^void UsageFault_Handler(void)$/;"	f
UsageFault_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    UsageFault_IRQn              = -10,    \/*!< 6 Cortex-M4 usage fault interrupt                        *\/$/;"	e	enum:IRQn
V	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon5::__anon6
V	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon9::__anon10
VAL	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon16
VECT_TAB_OFFSET	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	46;"	d	file:
VOLT_MULT	.\Bsp\74HC4051BQ.h	37;"	d
VTOR	.\Firmware\CMSIS\core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon14
WDHT_WDHT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	217;"	d
WDLT_WDLT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_adc.h	220;"	d
WFE_CMD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	98;"	d
WFI_CMD	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_pmu.h	97;"	d
WIDE_STRING	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	69;"	d
WS_WSCNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	175;"	d
WWDGT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	43;"	d
WWDGT_BASE	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	226;"	d
WWDGT_CFG	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	47;"	d
WWDGT_CFG_EWIE	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	58;"	d
WWDGT_CFG_PSC	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	57;"	d
WWDGT_CFG_PSC_DIV1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	65;"	d
WWDGT_CFG_PSC_DIV2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	66;"	d
WWDGT_CFG_PSC_DIV4	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	67;"	d
WWDGT_CFG_PSC_DIV8	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	68;"	d
WWDGT_CFG_WIN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	56;"	d
WWDGT_CTL	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	46;"	d
WWDGT_CTL_CNT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	52;"	d
WWDGT_CTL_WDGTEN	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	53;"	d
WWDGT_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^WWDGT_IRQHandler                  $/;"	l
WWDGT_IRQHandler	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^WWDGT_IRQHandler$/;"	l
WWDGT_IRQn	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	/^    WWDGT_IRQn                   = 0,      \/*!< window watchDog timer interrupt                          *\/$/;"	e	enum:IRQn
WWDGT_STAT	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	48;"	d
WWDGT_STAT_EWIF	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_wwdgt.h	61;"	d
WriteCmd	.\Bsp\i2c.c	/^void WriteCmd(u8 command)$/;"	f
WriteDat	.\Bsp\i2c.c	/^void WriteDat(u8 data)$/;"	f
XC_A	.\Bsp\74HC4051BQ.h	19;"	d
XC_B	.\Bsp\74HC4051BQ.h	24;"	d
XC_C	.\Bsp\74HC4051BQ.h	29;"	d
X_SELECT	.\Bsp\math_filter.h	/^    X_SELECT,$/;"	e	enum:__anon4
Y_SELECT	.\Bsp\math_filter.h	/^    Y_SELECT,$/;"	e	enum:__anon4
Z	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon5::__anon6
Z	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon9::__anon10
[0]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[0]"><\/a>Reset_Handler<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[10]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[10]"><\/a>EXTI0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[11]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[11]"><\/a>EXTI1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[12]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[12]"><\/a>EXTI2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[13]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[13]"><\/a>EXTI3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[14]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[14]"><\/a>EXTI4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[15]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[15]"><\/a>DMA0_Channel0_IRQHandler<\/STRONG> (Thumb, 30 bytes, Stack size 8 bytes, adc.o(i.DMA0_Channel0_IRQHandler))$/;"	a
[16]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[16]"><\/a>DMA0_Channel1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[17]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[17]"><\/a>DMA0_Channel2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[18]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[18]"><\/a>DMA0_Channel3_IRQHandler<\/STRONG> (Thumb, 32 bytes, Stack size 8 bytes, uart.o(i.DMA0_Channel3_IRQHandler))$/;"	a
[19]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[19]"><\/a>DMA0_Channel4_IRQHandler<\/STRONG> (Thumb, 26 bytes, Stack size 8 bytes, uart.o(i.DMA0_Channel4_IRQHandler))$/;"	a
[1]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[1]"><\/a>NMI_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32e10x_it.o(i.NMI_Handler))$/;"	a
[1a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[1a]"><\/a>DMA0_Channel5_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[1b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[1b]"><\/a>DMA0_Channel6_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[1c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[1c]"><\/a>ADC0_1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[1d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[1d]"><\/a>CAN0_TX_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[1e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[1e]"><\/a>CAN0_RX0_IRQHandler<\/STRONG> (Thumb, 36 bytes, Stack size 88 bytes, main.o(i.CAN0_RX0_IRQHandler))$/;"	a
[1f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[1f]"><\/a>CAN0_RX1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[20]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[20]"><\/a>CAN0_EWMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[21]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[21]"><\/a>EXTI5_9_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[22]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[22]"><\/a>TIMER0_BRK_TIMER8_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[23]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[23]"><\/a>TIMER0_UP_TIMER9_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[24]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[24]"><\/a>TIMER0_TRG_CMT_TIMER10_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[25]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[25]"><\/a>TIMER0_Channel_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[26]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[26]"><\/a>TIMER1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[27]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[27]"><\/a>TIMER2_IRQHandler<\/STRONG> (Thumb, 138 bytes, Stack size 8 bytes, gd32e10x_it.o(i.TIMER2_IRQHandler))$/;"	a
[28]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[28]"><\/a>TIMER3_IRQHandler<\/STRONG> (Thumb, 24 bytes, Stack size 8 bytes, main.o(i.TIMER3_IRQHandler))$/;"	a
[29]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[29]"><\/a>I2C0_EV_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[2]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[2]"><\/a>HardFault_Handler<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32e10x_it.o(i.HardFault_Handler))$/;"	a
[2a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[2a]"><\/a>I2C0_ER_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[2b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[2b]"><\/a>I2C1_EV_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[2c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[2c]"><\/a>I2C1_ER_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[2d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[2d]"><\/a>SPI0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[2e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[2e]"><\/a>SPI1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[2f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[2f]"><\/a>USART0_IRQHandler<\/STRONG> (Thumb, 90 bytes, Stack size 8 bytes, uart.o(i.USART0_IRQHandler))$/;"	a
[30]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[30]"><\/a>USART1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[31]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[31]"><\/a>USART2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[32]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[32]"><\/a>EXTI10_15_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[33]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[33]"><\/a>RTC_Alarm_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[34]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[34]"><\/a>USBFS_WKUP_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[35]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[35]"><\/a>TIMER7_BRK_TIMER11_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[36]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[36]"><\/a>TIMER7_UP_TIMER12_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[37]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[37]"><\/a>TIMER7_TRG_CMT_TIMER13_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[38]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[38]"><\/a>TIMER7_Channel_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[39]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[39]"><\/a>EXMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[3]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[3]"><\/a>MemManage_Handler<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32e10x_it.o(i.MemManage_Handler))$/;"	a
[3a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[3a]"><\/a>TIMER4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[3b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[3b]"><\/a>SPI2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[3c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[3c]"><\/a>UART3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[3d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[3d]"><\/a>UART4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[3e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[3e]"><\/a>TIMER5_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[3f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[3f]"><\/a>TIMER6_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[40]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[40]"><\/a>DMA1_Channel0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[41]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[41]"><\/a>DMA1_Channel1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[42]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[42]"><\/a>DMA1_Channel2_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[43]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[43]"><\/a>DMA1_Channel3_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[44]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[44]"><\/a>DMA1_Channel4_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[45]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[45]"><\/a>CAN1_TX_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[46]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[46]"><\/a>CAN1_RX0_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[47]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[47]"><\/a>CAN1_RX1_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[48]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[48]"><\/a>CAN1_EWMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[49]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[49]"><\/a>USBFS_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[4]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[4]"><\/a>BusFault_Handler<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32e10x_it.o(i.BusFault_Handler))$/;"	a
[4a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[4a]"><\/a>main<\/STRONG> (Thumb, 346 bytes, Stack size 0 bytes, main.o(i.main))$/;"	a
[4b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[4b]"><\/a>SystemInit<\/STRONG> (Thumb, 76 bytes, Stack size 8 bytes, system_gd32e10x.o(i.SystemInit))$/;"	a
[4c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[4c]"><\/a>__main<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry.o(.ARM.Collect$$$$00000000))$/;"	a
[4d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[4d]"><\/a>_main_scatterload<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))$/;"	a
[4e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[4e]"><\/a>__scatterload<\/STRONG> (Thumb, 28 bytes, Stack size 0 bytes, init.o(.text))$/;"	a
[4f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[4f]"><\/a>__main_after_scatterload<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry5.o(.ARM.Collect$$$$00000004))$/;"	a
[50]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[50]"><\/a>can_message_receive<\/STRONG> (Thumb, 448 bytes, Stack size 24 bytes, gd32e10x_can.o(i.can_message_receive))$/;"	a
[51]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[51]"><\/a>read_can0_data<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, main.o(i.read_can0_data))$/;"	a
[52]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[52]"><\/a>CircBuf_Init<\/STRONG> (Thumb, 60 bytes, Stack size 16 bytes, circular_buffer.o(i.CircBuf_Init))$/;"	a
[53]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[53]"><\/a>IsPowerOf2<\/STRONG> (Thumb, 48 bytes, Stack size 12 bytes, circular_buffer.o(i.IsPowerOf2))$/;"	a
[54]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[54]"><\/a>RoundDown_PowerOf2<\/STRONG> (Thumb, 56 bytes, Stack size 12 bytes, circular_buffer.o(i.RoundDown_PowerOf2))$/;"	a
[55]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[55]"><\/a>CircBuf_Push<\/STRONG> (Thumb, 116 bytes, Stack size 24 bytes, circular_buffer.o(i.CircBuf_Push))$/;"	a
[56]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[56]"><\/a>__aeabi_memcpy<\/STRONG> (Thumb, 36 bytes, Stack size 0 bytes, memcpya.o(.text))$/;"	a
[57]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[57]"><\/a>dma_interrupt_flag_get<\/STRONG> (Thumb, 130 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_interrupt_flag_get))$/;"	a
[58]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[58]"><\/a>dma_interrupt_flag_clear<\/STRONG> (Thumb, 16 bytes, Stack size 8 bytes, gd32e10x_dma.o(i.dma_interrupt_flag_clear))$/;"	a
[59]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[59]"><\/a>read_adc_value<\/STRONG> (Thumb, 64 bytes, Stack size 0 bytes, adc.o(i.read_adc_value))$/;"	a
[5]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[5]"><\/a>UsageFault_Handler<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32e10x_it.o(i.UsageFault_Handler))$/;"	a
[5a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[5a]"><\/a>Hc4051IoInit<\/STRONG> (Thumb, 132 bytes, Stack size 8 bytes, 74hc4051bq.o(i.Hc4051IoInit))$/;"	a
[5b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[5b]"><\/a>rcu_periph_clock_enable<\/STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32e10x_rcu.o(i.rcu_periph_clock_enable))$/;"	a
[5c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[5c]"><\/a>gpio_pin_remap_config<\/STRONG> (Thumb, 138 bytes, Stack size 20 bytes, gd32e10x_gpio.o(i.gpio_pin_remap_config))$/;"	a
[5d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[5d]"><\/a>gpio_init<\/STRONG> (Thumb, 188 bytes, Stack size 20 bytes, gd32e10x_gpio.o(i.gpio_init))$/;"	a
[5e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[5e]"><\/a>gpio_bit_reset<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32e10x_gpio.o(i.gpio_bit_reset))$/;"	a
[5f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[5f]"><\/a>gpio_bit_set<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32e10x_gpio.o(i.gpio_bit_set))$/;"	a
[60]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[60]"><\/a>delay_decrement<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, systick.o(i.delay_decrement))$/;"	a
[61]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[61]"><\/a>system_clock_config<\/STRONG> (Thumb, 8 bytes, Stack size 8 bytes, system_gd32e10x.o(i.system_clock_config))$/;"	a
[62]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[62]"><\/a>nvic_vector_table_set<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, gd32e10x_misc.o(i.nvic_vector_table_set))$/;"	a
[63]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[63]"><\/a>timer_interrupt_flag_get<\/STRONG> (Thumb, 24 bytes, Stack size 0 bytes, gd32e10x_timer.o(i.timer_interrupt_flag_get))$/;"	a
[64]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[64]"><\/a>timer_interrupt_flag_clear<\/STRONG> (Thumb, 6 bytes, Stack size 0 bytes, gd32e10x_timer.o(i.timer_interrupt_flag_clear))$/;"	a
[65]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[65]"><\/a>timer_channel_capture_value_register_read<\/STRONG> (Thumb, 42 bytes, Stack size 0 bytes, gd32e10x_timer.o(i.timer_channel_capture_value_register_read))$/;"	a
[66]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[66]"><\/a>usart_interrupt_flag_get<\/STRONG> (Thumb, 56 bytes, Stack size 16 bytes, gd32e10x_usart.o(i.usart_interrupt_flag_get))$/;"	a
[67]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[67]"><\/a>dma_channel_disable<\/STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_channel_disable))$/;"	a
[68]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[68]"><\/a>dma_transfer_number_get<\/STRONG> (Thumb, 34 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_transfer_number_get))$/;"	a
[69]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[69]"><\/a>dma_transfer_number_config<\/STRONG> (Thumb, 38 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_transfer_number_config))$/;"	a
[6]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[6]"><\/a>SVC_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32e10x_it.o(i.SVC_Handler))$/;"	a
[6a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[6a]"><\/a>dma_channel_enable<\/STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_channel_enable))$/;"	a
[6b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[6b]"><\/a>adc_config<\/STRONG> (Thumb, 204 bytes, Stack size 8 bytes, adc.o(i.adc_config))$/;"	a
[6c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[6c]"><\/a>adc_deinit<\/STRONG> (Thumb, 60 bytes, Stack size 8 bytes, gd32e10x_adc.o(i.adc_deinit))$/;"	a
[6d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[6d]"><\/a>adc_mode_config<\/STRONG> (Thumb, 22 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_mode_config))$/;"	a
[6e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[6e]"><\/a>adc_special_function_config<\/STRONG> (Thumb, 90 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_special_function_config))$/;"	a
[6f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[6f]"><\/a>adc_data_alignment_config<\/STRONG> (Thumb, 22 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_data_alignment_config))$/;"	a
[70]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[70]"><\/a>adc_channel_length_config<\/STRONG> (Thumb, 70 bytes, Stack size 12 bytes, gd32e10x_adc.o(i.adc_channel_length_config))$/;"	a
[71]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[71]"><\/a>adc_regular_channel_config<\/STRONG> (Thumb, 172 bytes, Stack size 20 bytes, gd32e10x_adc.o(i.adc_regular_channel_config))$/;"	a
[72]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[72]"><\/a>adc_external_trigger_source_config<\/STRONG> (Thumb, 48 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_external_trigger_source_config))$/;"	a
[73]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[73]"><\/a>adc_external_trigger_config<\/STRONG> (Thumb, 62 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_external_trigger_config))$/;"	a
[74]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[74]"><\/a>adc_enable<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_enable))$/;"	a
[75]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[75]"><\/a>delay_1ms<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, systick.o(i.delay_1ms))$/;"	a
[76]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[76]"><\/a>adc_calibration_enable<\/STRONG> (Thumb, 42 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_calibration_enable))$/;"	a
[77]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[77]"><\/a>adc_dma_mode_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_dma_mode_enable))$/;"	a
[78]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[78]"><\/a>adc_software_trigger_enable<\/STRONG> (Thumb, 30 bytes, Stack size 0 bytes, gd32e10x_adc.o(i.adc_software_trigger_enable))$/;"	a
[79]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[79]"><\/a>rcu_periph_reset_enable<\/STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32e10x_rcu.o(i.rcu_periph_reset_enable))$/;"	a
[7]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[7]"><\/a>DebugMon_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32e10x_it.o(i.DebugMon_Handler))$/;"	a
[7a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[7a]"><\/a>rcu_periph_reset_disable<\/STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32e10x_rcu.o(i.rcu_periph_reset_disable))$/;"	a
[7b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[7b]"><\/a>adc_init<\/STRONG> (Thumb, 24 bytes, Stack size 8 bytes, adc.o(i.adc_init))$/;"	a
[7c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[7c]"><\/a>rcu_config<\/STRONG> (Thumb, 34 bytes, Stack size 8 bytes, adc.o(i.rcu_config))$/;"	a
[7d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[7d]"><\/a>systick_config<\/STRONG> (Thumb, 74 bytes, Stack size 8 bytes, systick.o(i.systick_config))$/;"	a
[7e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[7e]"><\/a>gpio_config<\/STRONG> (Thumb, 100 bytes, Stack size 8 bytes, adc.o(i.gpio_config))$/;"	a
[7f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[7f]"><\/a>dma_config<\/STRONG> (Thumb, 84 bytes, Stack size 32 bytes, adc.o(i.dma_config))$/;"	a
[80]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[80]"><\/a>adc_value_read<\/STRONG> (Thumb, 318 bytes, Stack size 32 bytes, 74hc4051bq.o(i.adc_value_read))$/;"	a
[81]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[81]"><\/a>select_x_control<\/STRONG> (Thumb, 58 bytes, Stack size 16 bytes, 74hc4051bq.o(i.select_x_control))$/;"	a
[82]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[82]"><\/a>Hc4051Delay<\/STRONG> (Thumb, 12 bytes, Stack size 0 bytes, 74hc4051bq.o(i.Hc4051Delay))$/;"	a
[83]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[83]"><\/a>GetAdcValue<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, adc.o(i.GetAdcValue))$/;"	a
[84]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[84]"><\/a>dma0_ch3_usart0_tx_init<\/STRONG> (Thumb, 110 bytes, Stack size 32 bytes, uart.o(i.dma0_ch3_usart0_tx_init))$/;"	a
[85]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[85]"><\/a>dma_deinit<\/STRONG> (Thumb, 112 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_deinit))$/;"	a
[86]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[86]"><\/a>dma_struct_para_init<\/STRONG> (Thumb, 28 bytes, Stack size 0 bytes, gd32e10x_dma.o(i.dma_struct_para_init))$/;"	a
[87]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[87]"><\/a>dma_init<\/STRONG> (Thumb, 302 bytes, Stack size 24 bytes, gd32e10x_dma.o(i.dma_init))$/;"	a
[88]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[88]"><\/a>dma_circulation_disable<\/STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_circulation_disable))$/;"	a
[89]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[89]"><\/a>dma_memory_to_memory_disable<\/STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_memory_to_memory_disable))$/;"	a
[8]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[8]"><\/a>PendSV_Handler<\/STRONG> (Thumb, 2 bytes, Stack size 0 bytes, gd32e10x_it.o(i.PendSV_Handler))$/;"	a
[8a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[8a]"><\/a>dma_interrupt_enable<\/STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_interrupt_enable))$/;"	a
[8b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[8b]"><\/a>dma0_ch4_usart0_rx_init<\/STRONG> (Thumb, 132 bytes, Stack size 32 bytes, uart.o(i.dma0_ch4_usart0_rx_init))$/;"	a
[8c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[8c]"><\/a>usart_dma_receive_config<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32e10x_usart.o(i.usart_dma_receive_config))$/;"	a
[8d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[8d]"><\/a>usart_dma_transmit_config<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32e10x_usart.o(i.usart_dma_transmit_config))$/;"	a
[8e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[8e]"><\/a>dma_periph_and_channel_check<\/STRONG> (Thumb, 18 bytes, Stack size 0 bytes, gd32e10x_dma.o(i.dma_periph_and_channel_check))$/;"	a
[8f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[8f]"><\/a>dma_circulation_enable<\/STRONG> (Thumb, 50 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_circulation_enable))$/;"	a
[90]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[90]"><\/a>dma_memory_address_config<\/STRONG> (Thumb, 36 bytes, Stack size 16 bytes, gd32e10x_dma.o(i.dma_memory_address_config))$/;"	a
[91]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[91]"><\/a>dma_send_data<\/STRONG> (Thumb, 68 bytes, Stack size 16 bytes, uart.o(i.dma_send_data))$/;"	a
[92]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[92]"><\/a>gd_eval_com_init<\/STRONG> (Thumb, 126 bytes, Stack size 16 bytes, uart.o(i.gd_eval_com_init))$/;"	a
[93]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[93]"><\/a>usart_deinit<\/STRONG> (Thumb, 136 bytes, Stack size 8 bytes, gd32e10x_usart.o(i.usart_deinit))$/;"	a
[94]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[94]"><\/a>usart_baudrate_set<\/STRONG> (Thumb, 136 bytes, Stack size 32 bytes, gd32e10x_usart.o(i.usart_baudrate_set))$/;"	a
[95]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[95]"><\/a>usart_receive_config<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32e10x_usart.o(i.usart_receive_config))$/;"	a
[96]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[96]"><\/a>usart_transmit_config<\/STRONG> (Thumb, 16 bytes, Stack size 0 bytes, gd32e10x_usart.o(i.usart_transmit_config))$/;"	a
[97]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[97]"><\/a>usart_enable<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32e10x_usart.o(i.usart_enable))$/;"	a
[98]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[98]"><\/a>usart_interrupt_enable<\/STRONG> (Thumb, 26 bytes, Stack size 8 bytes, gd32e10x_usart.o(i.usart_interrupt_enable))$/;"	a
[99]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[99]"><\/a>select_y_control_volt<\/STRONG> (Thumb, 104 bytes, Stack size 24 bytes, 74hc4051bq.o(i.select_y_control_volt))$/;"	a
[9]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[9]"><\/a>SysTick_Handler<\/STRONG> (Thumb, 8 bytes, Stack size 8 bytes, gd32e10x_it.o(i.SysTick_Handler))$/;"	a
[9a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[9a]"><\/a>usart0_init<\/STRONG> (Thumb, 34 bytes, Stack size 8 bytes, uart.o(i.usart0_init))$/;"	a
[9b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[9b]"><\/a>CalChecksum<\/STRONG> (Thumb, 26 bytes, Stack size 8 bytes, main.o(i.CalChecksum))$/;"	a
[9c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[9c]"><\/a>nvic_config<\/STRONG> (Thumb, 34 bytes, Stack size 8 bytes, uart.o(i.nvic_config))$/;"	a
[9d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[9d]"><\/a>nvic_irq_enable<\/STRONG> (Thumb, 162 bytes, Stack size 24 bytes, gd32e10x_misc.o(i.nvic_irq_enable))$/;"	a
[9e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[9e]"><\/a>nvic_priority_group_set<\/STRONG> (Thumb, 10 bytes, Stack size 0 bytes, gd32e10x_misc.o(i.nvic_priority_group_set))$/;"	a
[9f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[9f]"><\/a>rcu_adc_clock_config<\/STRONG> (Thumb, 98 bytes, Stack size 0 bytes, gd32e10x_rcu.o(i.rcu_adc_clock_config))$/;"	a
[a0]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a0]"><\/a>gpio_output_port_get<\/STRONG> (Thumb, 8 bytes, Stack size 0 bytes, gd32e10x_gpio.o(i.gpio_output_port_get))$/;"	a
[a1]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a1]"><\/a>gpio_port_write<\/STRONG> (Thumb, 4 bytes, Stack size 0 bytes, gd32e10x_gpio.o(i.gpio_port_write))$/;"	a
[a2]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a2]"><\/a>system_clock_120m_hxtal<\/STRONG> (Thumb, 226 bytes, Stack size 0 bytes, system_gd32e10x.o(i.system_clock_120m_hxtal))$/;"	a
[a3]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a3]"><\/a>NVIC_SetPriority<\/STRONG> (Thumb, 32 bytes, Stack size 8 bytes, systick.o(i.NVIC_SetPriority))$/;"	a
[a4]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a4]"><\/a>rcu_clock_freq_get<\/STRONG> (Thumb, 352 bytes, Stack size 96 bytes, gd32e10x_rcu.o(i.rcu_clock_freq_get))$/;"	a
[a5]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a5]"><\/a>_main_stk<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry2.o(.ARM.Collect$$$$00000001))$/;"	a
[a6]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a6]"><\/a>_main_clock<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry7b.o(.ARM.Collect$$$$00000008))$/;"	a
[a7]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a7]"><\/a>_main_cpp_init<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry8b.o(.ARM.Collect$$$$0000000A))$/;"	a
[a8]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a8]"><\/a>_main_init<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry9a.o(.ARM.Collect$$$$0000000B))$/;"	a
[a9]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a9]"><\/a>__rt_lib_shutdown_fini<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry12b.o(.ARM.Collect$$$$0000000E))$/;"	a
[a]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[a]"><\/a>WWDGT_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[aa]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[aa]"><\/a>__rt_final_cpp<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry10a.o(.ARM.Collect$$$$0000000F))$/;"	a
[ab]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[ab]"><\/a>__rt_final_exit<\/STRONG> (Thumb, 0 bytes, Stack size unknown bytes, entry11a.o(.ARM.Collect$$$$00000011))$/;"	a
[ac]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[ac]"><\/a>__aeabi_memcpy4<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memcpya.o(.text), UNUSED)$/;"	a
[ad]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[ad]"><\/a>__aeabi_memcpy8<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, memcpya.o(.text), UNUSED)$/;"	a
[ae]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[ae]"><\/a>__scatterload_rt2<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, init.o(.text), UNUSED)$/;"	a
[af]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[af]"><\/a>__scatterload_copy<\/STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_copy), UNUSED)$/;"	a
[b0]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[b0]"><\/a>__scatterload_null<\/STRONG> (Thumb, 2 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_null), UNUSED)$/;"	a
[b1]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[b1]"><\/a>__scatterload_zeroinit<\/STRONG> (Thumb, 14 bytes, Stack size unknown bytes, handlers.o(i.__scatterload_zeroinit), UNUSED)$/;"	a
[b]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[b]"><\/a>LVD_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[c]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[c]"><\/a>TAMPER_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[d]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[d]"><\/a>RTC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[e]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[e]"><\/a>FMC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
[f]	.\Project\Keil_project\output\Project.htm	/^<P><STRONG><a name="[f]"><\/a>RCU_CTC_IRQHandler<\/STRONG> (Thumb, 0 bytes, Stack size 0 bytes, startup_gd32e10x.o(.text))$/;"	a
_WIDE_STRING	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_std.h	70;"	d
__74HC4051B_h	.\Bsp\74HC4051BQ.h	2;"	d
__ADC_h	.\Bsp\adc.h	2;"	d
__ASM	.\Firmware\CMSIS\core_cm4.h	105;"	d
__ASM	.\Firmware\CMSIS\core_cm4.h	80;"	d
__ASM	.\Firmware\CMSIS\core_cm4.h	85;"	d
__ASM	.\Firmware\CMSIS\core_cm4.h	90;"	d
__ASM	.\Firmware\CMSIS\core_cm4.h	95;"	d
__ASM	.\Firmware\CMSIS\core_cm4.h	99;"	d
__CAN_h	.\Bsp\can.h	2;"	d
__CIRC_BUF__	.\Bsp\circular_buffer.h	2;"	d
__CLREX	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLREX	.\Firmware\CMSIS\core_cmInstr.h	229;"	d
__CLZ	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f
__CLZ	.\Firmware\CMSIS\core_cmInstr.h	261;"	d
__CM4_CMSIS_VERSION	.\Firmware\CMSIS\core_cm4.h	73;"	d
__CM4_CMSIS_VERSION_MAIN	.\Firmware\CMSIS\core_cm4.h	71;"	d
__CM4_CMSIS_VERSION_SUB	.\Firmware\CMSIS\core_cm4.h	72;"	d
__CM4_REV	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	107;"	d
__CM4_REV	.\Firmware\CMSIS\core_cm4.h	201;"	d
__CORE_CM4_H_DEPENDANT	.\Firmware\CMSIS\core_cm4.h	196;"	d
__CORE_CM4_H_GENERIC	.\Firmware\CMSIS\core_cm4.h	47;"	d
__CORE_CM4_SIMD_H	.\Firmware\CMSIS\core_cm4_simd.h	43;"	d
__CORE_CMFUNC_H	.\Firmware\CMSIS\core_cmFunc.h	25;"	d
__CORE_CMINSTR_H	.\Firmware\CMSIS\core_cmInstr.h	25;"	d
__CORTEX_M	.\Firmware\CMSIS\core_cm4.h	76;"	d
__DMB	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f
__DMB	.\Firmware\CMSIS\core_cmInstr.h	94;"	d
__DSB	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f
__DSB	.\Firmware\CMSIS\core_cmInstr.h	86;"	d
__FLASH_h	.\Bsp\flash.h	2;"	d
__FPU_PRESENT	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	111;"	d
__FPU_PRESENT	.\Firmware\CMSIS\core_cm4.h	206;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	116;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	119;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	122;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	128;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	131;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	134;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	140;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	143;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	146;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	152;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	155;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	158;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	164;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	167;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	170;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	176;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	179;"	d
__FPU_USED	.\Firmware\CMSIS\core_cm4.h	182;"	d
__GD32E10x_STDPERIPH_VERSION	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	101;"	d
__GD32E10x_STDPERIPH_VERSION_MAIN	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	97;"	d
__GD32E10x_STDPERIPH_VERSION_RC	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	100;"	d
__GD32E10x_STDPERIPH_VERSION_SUB1	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	98;"	d
__GD32E10x_STDPERIPH_VERSION_SUB2	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	99;"	d
__HXTAL	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	42;"	d	file:
__I	.\Firmware\CMSIS\core_cm4.h	235;"	d
__I	.\Firmware\CMSIS\core_cm4.h	237;"	d
__INLINE	.\Firmware\CMSIS\core_cm4.h	100;"	d
__INLINE	.\Firmware\CMSIS\core_cm4.h	106;"	d
__INLINE	.\Firmware\CMSIS\core_cm4.h	81;"	d
__INLINE	.\Firmware\CMSIS\core_cm4.h	86;"	d
__INLINE	.\Firmware\CMSIS\core_cm4.h	91;"	d
__IO	.\Firmware\CMSIS\core_cm4.h	240;"	d
__IRC8M	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	41;"	d	file:
__ISB	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f
__ISB	.\Firmware\CMSIS\core_cmInstr.h	78;"	d
__LDREXB	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXB	.\Firmware\CMSIS\core_cmInstr.h	165;"	d
__LDREXH	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXH	.\Firmware\CMSIS\core_cmInstr.h	175;"	d
__LDREXW	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDREXW	.\Firmware\CMSIS\core_cmInstr.h	185;"	d
__MAIN_H	.\Project\main.h	38;"	d
__MATH_FILTER_H__	.\Bsp\math_filter.h	9;"	d
__MPU6050_H__	.\Bsp\i2c.h	2;"	d
__MPU_PRESENT	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	108;"	d
__MPU_PRESENT	.\Firmware\CMSIS\core_cm4.h	211;"	d
__NOP	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f
__NOP	.\Firmware\CMSIS\core_cmInstr.h	46;"	d
__NVIC_PRIO_BITS	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	109;"	d
__NVIC_PRIO_BITS	.\Firmware\CMSIS\core_cm4.h	216;"	d
__O	.\Firmware\CMSIS\core_cm4.h	239;"	d
__OLEDPIC_H__	.\Bsp\oledpic.h	2;"	d
__OLED_H__	.\Bsp\oled.h	3;"	d
__PKHBT	.\Firmware\CMSIS\core_cm4_simd.h	123;"	d
__PKHBT	.\Firmware\CMSIS\core_cm4_simd.h	643;"	d
__PKHTB	.\Firmware\CMSIS\core_cm4_simd.h	126;"	d
__PKHTB	.\Firmware\CMSIS\core_cm4_simd.h	650;"	d
__QADD	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f
__QADD	.\Firmware\CMSIS\core_cm4_simd.h	120;"	d
__QADD16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD16	.\Firmware\CMSIS\core_cm4_simd.h	76;"	d
__QADD8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	.\Firmware\CMSIS\core_cm4_simd.h	64;"	d
__QASX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QASX	.\Firmware\CMSIS\core_cm4_simd.h	88;"	d
__QSAX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	.\Firmware\CMSIS\core_cm4_simd.h	94;"	d
__QSUB	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	.\Firmware\CMSIS\core_cm4_simd.h	121;"	d
__QSUB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB16	.\Firmware\CMSIS\core_cm4_simd.h	82;"	d
__QSUB8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	.\Firmware\CMSIS\core_cm4_simd.h	70;"	d
__RBIT	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	.\Firmware\CMSIS\core_cmInstr.h	155;"	d
__REV	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV	.\Firmware\CMSIS\core_cmInstr.h	104;"	d
__REV16	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REV16	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__REVSH	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f
__ROR	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__ROR	.\Firmware\CMSIS\core_cmInstr.h	143;"	d
__SADD16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD16	.\Firmware\CMSIS\core_cm4_simd.h	75;"	d
__SADD8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	.\Firmware\CMSIS\core_cm4_simd.h	63;"	d
__SASX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SASX	.\Firmware\CMSIS\core_cm4_simd.h	87;"	d
__SEL	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEL	.\Firmware\CMSIS\core_cm4_simd.h	119;"	d
__SEV	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f
__SEV	.\Firmware\CMSIS\core_cmInstr.h	69;"	d
__SHADD16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD16	.\Firmware\CMSIS\core_cm4_simd.h	77;"	d
__SHADD8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	.\Firmware\CMSIS\core_cm4_simd.h	65;"	d
__SHASX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	.\Firmware\CMSIS\core_cm4_simd.h	89;"	d
__SHSAX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	.\Firmware\CMSIS\core_cm4_simd.h	95;"	d
__SHSUB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	.\Firmware\CMSIS\core_cm4_simd.h	83;"	d
__SHSUB8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	.\Firmware\CMSIS\core_cm4_simd.h	71;"	d
__SMLAD	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLAD	.\Firmware\CMSIS\core_cm4_simd.h	109;"	d
__SMLADX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	.\Firmware\CMSIS\core_cm4_simd.h	110;"	d
__SMLALD	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALD	.\Firmware\CMSIS\core_cm4_simd.h	111;"	d
__SMLALDX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	.\Firmware\CMSIS\core_cm4_simd.h	112;"	d
__SMLSD	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSD	.\Firmware\CMSIS\core_cm4_simd.h	115;"	d
__SMLSDX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	.\Firmware\CMSIS\core_cm4_simd.h	116;"	d
__SMLSLD	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLD	.\Firmware\CMSIS\core_cm4_simd.h	117;"	d
__SMLSLDX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	.\Firmware\CMSIS\core_cm4_simd.h	118;"	d
__SMMLA	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMMLA	.\Firmware\CMSIS\core_cm4_simd.h	129;"	d
__SMUAD	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUAD	.\Firmware\CMSIS\core_cm4_simd.h	107;"	d
__SMUADX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	.\Firmware\CMSIS\core_cm4_simd.h	108;"	d
__SMUSD	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	.\Firmware\CMSIS\core_cm4_simd.h	113;"	d
__SMUSDX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	.\Firmware\CMSIS\core_cm4_simd.h	114;"	d
__SSAT	.\Firmware\CMSIS\core_cmInstr.h	240;"	d
__SSAT	.\Firmware\CMSIS\core_cmInstr.h	561;"	d
__SSAT16	.\Firmware\CMSIS\core_cm4_simd.h	101;"	d
__SSAT16	.\Firmware\CMSIS\core_cm4_simd.h	441;"	d
__SSAX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSAX	.\Firmware\CMSIS\core_cm4_simd.h	93;"	d
__SSUB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	.\Firmware\CMSIS\core_cm4_simd.h	81;"	d
__SSUB8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	.\Firmware\CMSIS\core_cm4_simd.h	69;"	d
__STATIC_INLINE	.\Firmware\CMSIS\core_cm4.h	101;"	d
__STATIC_INLINE	.\Firmware\CMSIS\core_cm4.h	107;"	d
__STATIC_INLINE	.\Firmware\CMSIS\core_cm4.h	82;"	d
__STATIC_INLINE	.\Firmware\CMSIS\core_cm4.h	87;"	d
__STATIC_INLINE	.\Firmware\CMSIS\core_cm4.h	92;"	d
__STATIC_INLINE	.\Firmware\CMSIS\core_cm4.h	96;"	d
__STREXB	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	.\Firmware\CMSIS\core_cmInstr.h	197;"	d
__STREXH	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXH	.\Firmware\CMSIS\core_cmInstr.h	209;"	d
__STREXW	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STREXW	.\Firmware\CMSIS\core_cmInstr.h	221;"	d
__SXTAB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTAB16	.\Firmware\CMSIS\core_cm4_simd.h	106;"	d
__SXTB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SXTB16	.\Firmware\CMSIS\core_cm4_simd.h	105;"	d
__SYSTEM_CLOCK_120M_PLL_HXTAL	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	61;"	d	file:
__SYS_OSC_CLK	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	43;"	d	file:
__TIMER_h	.\Bsp\timer.h	2;"	d
__UADD16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD16	.\Firmware\CMSIS\core_cm4_simd.h	78;"	d
__UADD8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	.\Firmware\CMSIS\core_cm4_simd.h	66;"	d
__UART_h	.\Bsp\uart.h	2;"	d
__UASX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UASX	.\Firmware\CMSIS\core_cm4_simd.h	90;"	d
__UHADD16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	.\Firmware\CMSIS\core_cm4_simd.h	80;"	d
__UHADD8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	.\Firmware\CMSIS\core_cm4_simd.h	68;"	d
__UHASX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	.\Firmware\CMSIS\core_cm4_simd.h	92;"	d
__UHSAX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	.\Firmware\CMSIS\core_cm4_simd.h	98;"	d
__UHSUB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	.\Firmware\CMSIS\core_cm4_simd.h	86;"	d
__UHSUB8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	.\Firmware\CMSIS\core_cm4_simd.h	74;"	d
__UQADD16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	.\Firmware\CMSIS\core_cm4_simd.h	79;"	d
__UQADD8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	.\Firmware\CMSIS\core_cm4_simd.h	67;"	d
__UQASX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	.\Firmware\CMSIS\core_cm4_simd.h	91;"	d
__UQSAX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	.\Firmware\CMSIS\core_cm4_simd.h	97;"	d
__UQSUB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	.\Firmware\CMSIS\core_cm4_simd.h	85;"	d
__UQSUB8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	.\Firmware\CMSIS\core_cm4_simd.h	73;"	d
__USAD8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	.\Firmware\CMSIS\core_cm4_simd.h	99;"	d
__USADA8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USADA8	.\Firmware\CMSIS\core_cm4_simd.h	100;"	d
__USAT	.\Firmware\CMSIS\core_cmInstr.h	251;"	d
__USAT	.\Firmware\CMSIS\core_cmInstr.h	577;"	d
__USAT16	.\Firmware\CMSIS\core_cm4_simd.h	102;"	d
__USAT16	.\Firmware\CMSIS\core_cm4_simd.h	448;"	d
__USAX	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USAX	.\Firmware\CMSIS\core_cm4_simd.h	96;"	d
__USUB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	.\Firmware\CMSIS\core_cm4_simd.h	84;"	d
__USUB8	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	.\Firmware\CMSIS\core_cm4_simd.h	72;"	d
__UXTAB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	.\Firmware\CMSIS\core_cm4_simd.h	104;"	d
__UXTB16	.\Firmware\CMSIS\core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__UXTB16	.\Firmware\CMSIS\core_cm4_simd.h	103;"	d
__Vectors	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^__Vectors       DCD     __initial_sp                      ; Top of Stack$/;"	l
__Vectors_End	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^__Vectors_End$/;"	l
__Vectors_Size	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vendor_SysTickConfig	.\Firmware\CMSIS\GD\GD32E10x\Include\gd32e10x.h	110;"	d
__Vendor_SysTickConfig	.\Firmware\CMSIS\core_cm4.h	221;"	d
__WFE	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f
__WFE	.\Firmware\CMSIS\core_cmInstr.h	62;"	d
__WFI	.\Firmware\CMSIS\core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f
__WFI	.\Firmware\CMSIS\core_cmInstr.h	54;"	d
__disable_fault_irq	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_fault_irq	.\Firmware\CMSIS\core_cmFunc.h	202;"	d
__disable_irq	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_fault_irq	.\Firmware\CMSIS\core_cmFunc.h	194;"	d
__enable_irq	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_APSR	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_FPSCR	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_IPSR	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_MSP	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_PSP	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__get_xPSR	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__heap_base	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^__heap_base$/;"	l
__heap_limit	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^__heap_limit$/;"	l
__initial_sp	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^__initial_sp$/;"	l
__packed	.\Firmware\CMSIS\core_cm4.h	104;"	d
__set_BASEPRI	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_CONTROL	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_FPSCR	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_MSP	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	.\Firmware\CMSIS\core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	.\Firmware\CMSIS\core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
__user_initial_stackheap	.\Firmware\CMSIS\GD\GD32E10x\Source\ARM\startup_gd32e10x.s	/^__user_initial_stackheap PROC$/;"	l
__vector_table	.\Firmware\CMSIS\GD\GD32E10x\Source\IAR\startup_gd32e10x.s	/^__vector_table$/;"	l
_reserved0	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon9::__anon10
_reserved0	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon7::__anon8
_reserved0	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon5::__anon6
_reserved0	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon11::__anon12
_reserved0	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon9::__anon10
_reserved1	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon9::__anon10
_setup_packet_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    struct _setup_packet_struct$/;"	s	union:__anon108
adc_calculation_calibration	.\Bsp\74HC4051BQ.c	/^void adc_calculation_calibration(process_handle_t *process_handle)$/;"	f
adc_cali_value	.\Bsp\74HC4051BQ.h	/^    uint8_t adc_cali_value[SENSOR_POS_X][SENSOR_POS_Y];$/;"	m	struct:__anon2
adc_calibration_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_calibration_enable(uint32_t adc_periph)$/;"	f
adc_channel_length_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t length)$/;"	f
adc_clean	.\Bsp\74HC4051BQ.h	/^    uint8_t adc_clean[16][32];$/;"	m	struct:__anon2
adc_config	.\Bsp\adc.c	/^void adc_config(void)$/;"	f
adc_data_alignment_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_data_alignment_config(uint32_t adc_periph , uint32_t data_alignment)$/;"	f
adc_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_deinit(uint32_t adc_periph)$/;"	f
adc_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_disable(uint32_t adc_periph)$/;"	f
adc_discontinuous_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_channel_group, uint8_t length)$/;"	f
adc_dma_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_dma_mode_disable(uint32_t adc_periph)$/;"	f
adc_dma_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_dma_mode_enable(uint32_t adc_periph)$/;"	f
adc_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_enable(uint32_t adc_periph)$/;"	f
adc_external_trigger_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_channel_group, ControlStatus newvalue)$/;"	f
adc_external_trigger_source_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t external_trigger_source)$/;"	f
adc_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_flag_clear(uint32_t adc_periph , uint32_t adc_flag)$/;"	f
adc_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^FlagStatus adc_flag_get(uint32_t adc_periph , uint32_t adc_flag)$/;"	f
adc_init	.\Bsp\adc.c	/^void adc_init(void)$/;"	f
adc_inserted_channel_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_inserted_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_t sample_time)$/;"	f
adc_inserted_channel_offset_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_inserted_channel_offset_config(uint32_t adc_periph , uint8_t inserted_channel , uint16_t offset)$/;"	f
adc_inserted_data_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^uint16_t adc_inserted_data_read(uint32_t adc_periph , uint8_t inserted_channel)$/;"	f
adc_inserted_software_startconv_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^FlagStatus adc_inserted_software_startconv_flag_get(uint32_t adc_periph)$/;"	f
adc_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)$/;"	f
adc_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_interrupt_enable(uint32_t adc_periph , uint32_t adc_interrupt)$/;"	f
adc_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_interrupt_flag_clear(uint32_t adc_periph , uint32_t adc_interrupt)$/;"	f
adc_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^FlagStatus adc_interrupt_flag_get(uint32_t adc_periph , uint32_t adc_interrupt)$/;"	f
adc_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_mode_config(uint32_t mode)$/;"	f
adc_oversample_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)$/;"	f
adc_oversample_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_oversample_mode_disable(uint32_t adc_periph)$/;"	f
adc_oversample_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_oversample_mode_enable(uint32_t adc_periph)$/;"	f
adc_rank	.\Bsp\74HC4051BQ.c	/^uint8_t adc_rank[8] = {3, 0, 1, 2, 6, 5 ,4, 7};$/;"	v
adc_raw_value	.\Bsp\74HC4051BQ.h	/^    uint8_t adc_raw_value[SENSOR_POS_X][SENSOR_POS_Y];$/;"	m	struct:__anon2
adc_raw_value_last	.\Bsp\74HC4051BQ.h	/^    uint8_t adc_raw_value_last[SENSOR_POS_X][SENSOR_POS_Y];$/;"	m	struct:__anon2
adc_regular_channel_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_regular_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_t sample_time)$/;"	f
adc_regular_data_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^uint16_t adc_regular_data_read(uint32_t adc_periph)$/;"	f
adc_regular_software_startconv_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^FlagStatus adc_regular_software_startconv_flag_get(uint32_t adc_periph)$/;"	f
adc_resolution_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_resolution_config(uint32_t adc_periph , uint32_t resolution)$/;"	f
adc_software_trigger_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_software_trigger_enable(uint32_t adc_periph , uint8_t adc_channel_group)$/;"	f
adc_special_function_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_special_function_config(uint32_t adc_periph , uint32_t function , ControlStatus newvalue)$/;"	f
adc_sync_mode_convert_value_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^uint32_t adc_sync_mode_convert_value_read(void)$/;"	f
adc_tempsensor_vrefint_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_tempsensor_vrefint_disable(void)$/;"	f
adc_tempsensor_vrefint_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_tempsensor_vrefint_enable(void)$/;"	f
adc_total_vcc_value	.\Bsp\74HC4051BQ.h	/^    uint32_t adc_total_vcc_value[SENSOR_POS_Y];$/;"	m	struct:__anon2
adc_v	.\Bsp\adc.c	/^uint16_t adc_v[8] = { 0 };$/;"	v
adc_value	.\Bsp\adc.c	/^volatile uint16_t adc_value[1][8];$/;"	v
adc_value	.\Project\main.c	/^    uint8_t adc_value[SENSOR_POS_X][SENSOR_POS_Y];$/;"	m	struct:__anon115	file:
adc_value_read	.\Bsp\74HC4051BQ.c	/^void adc_value_read(process_handle_t *process_handle, uint8_t count_y, ADC_MODE_TYPE_T mode_type)$/;"	f
adc_watchdog_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_watchdog_disable(uint32_t adc_periph)$/;"	f
adc_watchdog_group_channel_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_watchdog_group_channel_enable(uint32_t adc_periph, uint8_t adc_channel_group)$/;"	f
adc_watchdog_single_channel_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)$/;"	f
adc_watchdog_threshold_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_adc.c	/^void adc_watchdog_threshold_config(uint32_t adc_periph , uint16_t low_threshold , uint16_t high_threshold)$/;"	f
address	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              address;                                           \/* the device address *\/$/;"	m	struct:__anon81
address_data_mux	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t address_data_mux;                                          \/*!< specifies whether the data bus and address bus are multiplexed *\/$/;"	m	struct:__anon44
alignedmode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t alignedmode;                                    \/*!< aligned mode *\/$/;"	m	struct:__anon65
asyn_access_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t asyn_access_mode;                                          \/*!< asynchronous access mode *\/$/;"	m	struct:__anon43
asyn_address_holdtime	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t asyn_address_holdtime;                                     \/*!< configure the address hold time, the value can be 2 ~ 16, can't be 0 *\/$/;"	m	struct:__anon43
asyn_address_setuptime	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t asyn_address_setuptime;                                    \/*!< configure the address setup time, the value can be 1 ~ 16, can't be 0 *\/$/;"	m	struct:__anon43
asyn_data_setuptime	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t asyn_data_setuptime;                                       \/*!< configure the data setup time, the value can be 2 ~ 256, can't be 0 *\/$/;"	m	struct:__anon43
asyn_wait	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t asyn_wait;                                                 \/*!< enable or disable the asynchronous wait function *\/$/;"	m	struct:__anon44
auto_bus_off_recovery	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus auto_bus_off_recovery;                                \/*!< automatic bus-off recovery *\/$/;"	m	struct:__anon32
auto_retrans	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus auto_retrans;                                         \/*!< automatic retransmission mode disable *\/$/;"	m	struct:__anon32
auto_wake_up	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus auto_wake_up;                                         \/*!< automatic wake-up mode *\/$/;"	m	struct:__anon32
b	.\Firmware\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon11	typeref:struct:__anon11::__anon12
b	.\Firmware\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon5	typeref:struct:__anon5::__anon6
b	.\Firmware\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon7	typeref:struct:__anon7::__anon8
b	.\Firmware\CMSIS\core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon9	typeref:struct:__anon9::__anon10
b	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    } b;$/;"	m	union:__anon108	typeref:struct:__anon108::_setup_packet_struct
bAlternateSetting	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bAlternateSetting;            \/*!< alternate setting for the interface number *\/$/;"	m	struct:__anon112
bConfigurationValue	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bConfigurationValue;         \/*!< configuration index of the current configuration *\/$/;"	m	struct:__anon111
bDescriptorType	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bDescriptorType;              \/*!< type of the descriptor *\/$/;"	m	struct:__anon109
bDeviceClass	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bDeviceClass;                \/*!< USB device class *\/$/;"	m	struct:__anon110
bDeviceProtocol	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bDeviceProtocol;             \/*!< USB device protocol *\/$/;"	m	struct:__anon110
bDeviceSubClass	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bDeviceSubClass;             \/*!< USB device subclass *\/$/;"	m	struct:__anon110
bEndpointAddress	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bEndpointAddress;            \/*!< logical address of the endpoint *\/$/;"	m	struct:__anon113
bInterfaceClass	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bInterfaceClass;              \/*!< interface class ID *\/$/;"	m	struct:__anon112
bInterfaceNumber	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bInterfaceNumber;             \/*!< index of the interface in the current configuration *\/$/;"	m	struct:__anon112
bInterfaceProtocol	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bInterfaceProtocol;           \/*!< interface protocol ID *\/$/;"	m	struct:__anon112
bInterfaceSubClass	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bInterfaceSubClass;           \/*!< interface subclass ID *\/$/;"	m	struct:__anon112
bInterval	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bInterval;                   \/*!< polling interval in milliseconds for the endpoint if it is an INTERRUPT or ISOCHRONOUS type *\/$/;"	m	struct:__anon113
bLength	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bLength;                      \/*!< size of the descriptor *\/$/;"	m	struct:__anon109
bMaxPacketSize0	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bMaxPacketSize0;             \/*!< size of the control (address 0) endpoint's bank in bytes *\/$/;"	m	struct:__anon110
bMaxPower	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bMaxPower;                   \/*!< maximum power consumption of the device while in the current configuration *\/$/;"	m	struct:__anon111
bNumEndpoints	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t bNumEndpoints;                \/*!< total number of endpoints in the interface *\/$/;"	m	struct:__anon112
bNumInterfaces	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bNumInterfaces;              \/*!< total number of interfaces in the configuration *\/$/;"	m	struct:__anon111
bNumberConfigurations	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bNumberConfigurations;       \/*!< total number of configurations supported by the device *\/$/;"	m	struct:__anon110
bRequest	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         bRequest;       \/* USB device request *\/$/;"	m	struct:__anon100
bRequest	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^        uint8_t           bRequest;       \/*!< request of setup packet *\/$/;"	m	struct:__anon108::_setup_packet_struct
backup_state_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^} backup_state_struct;$/;"	t	typeref:struct:__anon83
bcdDevice	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint16_t bcdDevice;                   \/*!< product release (version) number *\/$/;"	m	struct:__anon110
bcdUSB	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint16_t bcdUSB;                      \/*!< BCD of the supported USB specification *\/$/;"	m	struct:__anon110
bit_status	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_gpio.h	/^typedef FlagStatus bit_status;$/;"	t
bkp_data_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^uint16_t bkp_data_read(bkp_data_register_enum register_number)$/;"	f
bkp_data_register_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_bkp.h	/^}bkp_data_register_enum;$/;"	t	typeref:enum:__anon27
bkp_data_write	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_data_write(bkp_data_register_enum register_number, uint16_t data)$/;"	f
bkp_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_deinit(void)$/;"	f
bkp_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_flag_clear(void)$/;"	f
bkp_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^FlagStatus bkp_flag_get(void)$/;"	f
bkp_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_interrupt_disable(void)$/;"	f
bkp_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_interrupt_enable(void)$/;"	f
bkp_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_interrupt_flag_clear(void)$/;"	f
bkp_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^FlagStatus bkp_interrupt_flag_get(void)$/;"	f
bkp_rtc_calibration_output_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_calibration_output_disable(void)$/;"	f
bkp_rtc_calibration_output_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_calibration_output_enable(void)$/;"	f
bkp_rtc_calibration_value_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_calibration_value_set(uint8_t value)$/;"	f
bkp_rtc_clock_calibration_direction_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_clock_calibration_direction_select(uint16_t direction)$/;"	f
bkp_rtc_clock_output_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_clock_output_select(uint16_t clocksel)$/;"	f
bkp_rtc_output_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_output_select(uint16_t outputsel)$/;"	f
bkp_rtc_signal_output_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_signal_output_disable(void)$/;"	f
bkp_rtc_signal_output_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_rtc_signal_output_enable(void)$/;"	f
bkp_tamper_active_level_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_tamper_active_level_set(uint16_t level)$/;"	f
bkp_tamper_detection_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_tamper_detection_disable(void)$/;"	f
bkp_tamper_detection_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_bkp.c	/^void bkp_tamper_detection_enable(void)$/;"	f
bmAttributes	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bmAttributes;                \/*!< configuration attributes *\/$/;"	m	struct:__anon111
bmAttributes	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  bmAttributes;                \/*!< endpoint attributes *\/$/;"	m	struct:__anon113
bmRequestType	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         bmRequestType;  \/* USB device request type *\/$/;"	m	struct:__anon100
bmRequestType	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^        uint8_t           bmRequestType;  \/*!< type of request *\/$/;"	m	struct:__anon108::_setup_packet_struct
breakpolarity	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t breakpolarity;                                  \/*!< break polarity *\/$/;"	m	struct:__anon66
breakstate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t breakstate;                                     \/*!< break enable *\/$/;"	m	struct:__anon66
buff	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t              *buff;        \/* the buffer *\/$/;"	m	struct:__anon80
burst_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t burst_mode;                                                \/*!< enable or disable the burst mode *\/$/;"	m	struct:__anon44
bus_latency	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t bus_latency;                                               \/*!< configure the bus latency, the value can be 1 ~ 16, can't be 0 *\/$/;"	m	struct:__anon43
can0_init	.\Bsp\can.c	/^void can0_init(void)$/;"	f
can1_filter_start_bank	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can1_filter_start_bank(uint8_t start_bank)$/;"	f
can_config	.\Bsp\can.c	/^void can_config(void)$/;"	f
can_debug_freeze_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_debug_freeze_disable(uint32_t can_periph)$/;"	f
can_debug_freeze_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_debug_freeze_enable(uint32_t can_periph)$/;"	f
can_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_deinit(uint32_t can_periph)$/;"	f
can_error_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_error_enum;$/;"	t	typeref:enum:__anon36
can_error_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^can_error_enum can_error_get(uint32_t can_periph)$/;"	f
can_fd_frequency_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^ErrStatus can_fd_frequency_set(uint32_t can_periph, uint32_t hz)$/;"	f
can_fd_function_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_fd_function_disable(uint32_t can_periph)$/;"	f
can_fd_function_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_fd_function_enable(uint32_t can_periph)$/;"	f
can_fd_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^ErrStatus can_fd_init(uint32_t can_periph, can_fdframe_struct* can_fdframe_init)$/;"	f
can_fd_tdc_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_fd_tdc_struct;$/;"	t	typeref:struct:__anon30
can_fdframe_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_fdframe_struct;$/;"	t	typeref:struct:__anon31
can_fifo_release	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)$/;"	f
can_filter_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_filter_init(can_filter_parameter_struct* can_filter_parameter_init)$/;"	f
can_filter_mask_mode_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_filter_mask_mode_init(uint32_t id, uint32_t mask, can_format_fifo_enum format_fifo, uint16_t filter_number)$/;"	f
can_filter_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_filter_parameter_struct;$/;"	t	typeref:struct:__anon35
can_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_flag_clear(uint32_t can_periph, can_flag_enum flag)$/;"	f
can_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_flag_enum;$/;"	t	typeref:enum:__anon28
can_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)$/;"	f
can_format_fifo_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_format_fifo_enum;$/;"	t	typeref:enum:__anon38
can_frequency_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^ErrStatus can_frequency_set(uint32_t can_periph, uint32_t hz)$/;"	f
can_gpio_config	.\Bsp\can.c	/^void can_gpio_config(void)$/;"	f
can_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^ErrStatus can_init(uint32_t can_periph, can_parameter_struct* can_parameter_init)$/;"	f
can_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)$/;"	f
can_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)$/;"	f
can_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)$/;"	f
can_interrupt_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_interrupt_flag_enum;$/;"	t	typeref:enum:__anon29
can_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)$/;"	f
can_message_receive	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct* receive_message)$/;"	f
can_message_transmit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct* transmit_message)$/;"	f
can_monitor_mode_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^ErrStatus can_monitor_mode_set(uint32_t can_periph, uint8_t mode)$/;"	f
can_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_parameter_struct;$/;"	t	typeref:struct:__anon32
can_receive_error_number_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^uint8_t can_receive_error_number_get(uint32_t can_periph)$/;"	f
can_receive_message_length_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)$/;"	f
can_receive_message_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^} can_receive_message_struct;$/;"	t	typeref:struct:__anon34
can_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_struct_para_init(can_struct_type_enum type, void* p_struct)$/;"	f
can_struct_type_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_struct_type_enum;$/;"	t	typeref:enum:__anon39
can_time_trigger_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_time_trigger_mode_disable(uint32_t can_periph)$/;"	f
can_time_trigger_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_time_trigger_mode_enable(uint32_t can_periph)$/;"	f
can_transmission_stop	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)$/;"	f
can_transmit_error_number_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^uint8_t can_transmit_error_number_get(uint32_t can_periph)$/;"	f
can_transmit_state_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_transmit_state_enum;$/;"	t	typeref:enum:__anon37
can_transmit_states	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)$/;"	f
can_trasnmit_message_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^}can_trasnmit_message_struct;$/;"	t	typeref:struct:__anon33
can_wakeup	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^ErrStatus can_wakeup(uint32_t can_periph)$/;"	f
can_working_mode_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)$/;"	f
ccnumber	.\Project\gd32e10x_it.c	/^__IO uint16_t ccnumber = 0;$/;"	v
cfg	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    usb_core_cfgs_struct   cfg;$/;"	m	struct:__anon105
cfg_desc	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usb_descriptor_configuration_struct  cfg_desc;                                          \/* the configuration descripter *\/$/;"	m	struct:__anon81
checksum	.\Project\main.c	/^    uint16_t checksum;$/;"	m	struct:__anon115	file:
class_backup_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              class_backup_state;    \/* the class backup state *\/$/;"	m	struct:__anon83
class_data_handler	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t (*class_data_handler) (void *pudev, usb_dir_enum rx_tx, uint8_t ep_num);  \/* device data handler *\/$/;"	m	struct:__anon101
class_deinit	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t (*class_deinit)       (void *pudev, uint8_t config_index);         \/* device class deinitialize *\/$/;"	m	struct:__anon101
class_deinit	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*class_deinit)                (usb_core_handle_struct *pudev, void *phost);  \/* the class deinit function *\/$/;"	m	struct:__anon84
class_init	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t (*class_init)         (void *pudev, uint8_t config_index);         \/* device class initialize *\/$/;"	m	struct:__anon101
class_init	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usbh_status_enum (*class_init)      (usb_core_handle_struct *pudev, void *phost);  \/* the class init function *\/$/;"	m	struct:__anon84
class_req_backup_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              class_req_backup_state;\/* the class request backup state *\/$/;"	m	struct:__anon83
class_req_handler	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t (*class_req_handler)  (void *pudev, usb_device_req_struct *req);   \/* device request handler *\/$/;"	m	struct:__anon101
class_req_state_polling_fun	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static usbh_status_enum class_req_state_polling_fun (usb_core_handle_struct *pudev, usbh_host_struct *puhost, void *pustate)$/;"	f	file:
class_state_polling_fun	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static usbh_status_enum class_state_polling_fun (usb_core_handle_struct *pudev, usbh_host_struct *puhost, void *pustate)$/;"	f	file:
clock_polarity_phase	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^    uint32_t clock_polarity_phase;                                              \/*!< SPI clock phase and polarity *\/$/;"	m	struct:__anon64
clockdivision	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t clockdivision;                                  \/*!< clock division value *\/$/;"	m	struct:__anon65
config_desc	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t  *config_desc;               \/* configuration descriptor *\/$/;"	m	struct:__anon101
config_num	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         config_num;          \/* USB configuration number *\/$/;"	m	struct:__anon101
configuration_desc_available	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*configuration_desc_available)(usb_descriptor_configuration_struct *cfg_desc,$/;"	m	struct:__anon82
connect_status	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t                 connect_status;                \/* device connect status *\/$/;"	m	struct:__anon103
connection_status	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         connection_status;   \/* USB connection status *\/$/;"	m	struct:__anon101
control	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usbh_ctrl_struct                     control;                                      \/* the control struct variable *\/$/;"	m	struct:__anon84
core_id	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        core_id;            \/* USB core id *\/$/;"	m	struct:__anon95
core_speed	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        core_speed;         \/* USB core speed *\/$/;"	m	struct:__anon95
count	.\Project\gd32e10x_it.c	/^__IO uint32_t count = 0;$/;"	v
counterdirection	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t counterdirection;                               \/*!< counter direction *\/$/;"	m	struct:__anon65
crc_block_data_calculate	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	/^uint32_t crc_block_data_calculate(const uint32_t *array, uint32_t size)$/;"	f
crc_data_register_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	/^uint32_t crc_data_register_read(void)$/;"	f
crc_data_register_reset	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	/^void crc_data_register_reset(void)$/;"	f
crc_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	/^void crc_deinit(void)$/;"	f
crc_free_data_register_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	/^uint8_t crc_free_data_register_read(void)$/;"	f
crc_free_data_register_write	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	/^void crc_free_data_register_write(uint8_t free_data)$/;"	f
crc_single_data_calculate	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_crc.c	/^uint32_t crc_single_data_calculate(uint32_t sdata)$/;"	f
ctc_clock_limit_value_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_clock_limit_value_config(uint8_t limit_value)$/;"	f
ctc_counter_capture_value_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^uint16_t ctc_counter_capture_value_read(void)$/;"	f
ctc_counter_direction_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^FlagStatus ctc_counter_direction_read(void)$/;"	f
ctc_counter_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_counter_disable(void)$/;"	f
ctc_counter_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_counter_enable(void)$/;"	f
ctc_counter_reload_value_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_counter_reload_value_config(uint16_t reload_value)$/;"	f
ctc_counter_reload_value_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^uint16_t ctc_counter_reload_value_read(void)$/;"	f
ctc_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_deinit(void)$/;"	f
ctc_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_flag_clear(uint32_t flag)$/;"	f
ctc_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^FlagStatus ctc_flag_get(uint32_t flag)$/;"	f
ctc_hardware_trim_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_hardware_trim_mode_config(uint32_t hardmode)$/;"	f
ctc_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_interrupt_disable(uint32_t interrupt)$/;"	f
ctc_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_interrupt_enable(uint32_t interrupt)$/;"	f
ctc_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_interrupt_flag_clear(uint32_t interrupt)$/;"	f
ctc_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^FlagStatus ctc_interrupt_flag_get(uint32_t interrupt)$/;"	f
ctc_irc48m_trim_value_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_irc48m_trim_value_config(uint8_t trim_value)$/;"	f
ctc_irc48m_trim_value_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^uint8_t ctc_irc48m_trim_value_read(void)$/;"	f
ctc_refsource_polarity_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_refsource_polarity_config(uint32_t polarity)$/;"	f
ctc_refsource_prescaler_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_refsource_prescaler_config(uint32_t prescaler)$/;"	f
ctc_refsource_signal_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_refsource_signal_select(uint32_t refs)$/;"	f
ctc_software_refsource_pulse_generate	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_ctc.c	/^void ctc_software_refsource_pulse_generate(void)$/;"	f
ctl_len	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        ctl_len;             \/* USB control length *\/$/;"	m	struct:__anon101
ctl_status	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         ctl_status;          \/* USB control status *\/$/;"	m	struct:__anon101
ctrl_backup_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ctrl_state_enum                      ctrl_backup_state;     \/* the ctrl backup state *\/$/;"	m	struct:__anon83
ctrl_complete_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static void ctrl_complete_handle (usb_core_handle_struct *pudev, $/;"	f	file:
ctrl_data_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static void ctrl_data_handle (usb_core_handle_struct *pudev, $/;"	f	file:
ctrl_data_wait_flag	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^uint8_t ctrl_data_wait_flag = 0U;$/;"	v
ctrl_error_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static void ctrl_error_handle (usb_core_handle_struct *pudev, $/;"	f	file:
ctrl_event_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_ctrl.h	/^}ctrl_event_enum;$/;"	t	typeref:enum:__anon89
ctrl_handle_table	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^state_table_struct ctrl_handle_table[CTRL_HANDLE_TABLE_SIZE] = $/;"	v
ctrl_idle_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static void ctrl_idle_handle (usb_core_handle_struct *pudev, $/;"	f	file:
ctrl_polling_handle_flag	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^uint8_t ctrl_polling_handle_flag = 0U;$/;"	v
ctrl_setup_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static void ctrl_setup_handle (usb_core_handle_struct *pudev, $/;"	f	file:
ctrl_setup_wait_flag	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^uint8_t ctrl_setup_wait_flag = 0U;$/;"	v
ctrl_stalled_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static void ctrl_stalled_handle (usb_core_handle_struct *pudev, $/;"	f	file:
ctrl_state_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}ctrl_state_enum;$/;"	t	typeref:enum:__anon77
ctrl_state_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^void (*ctrl_state_handle[]) (usb_core_handle_struct *pudev, $/;"	v
ctrl_state_polling_fun	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^usbh_status_enum ctrl_state_polling_fun (usb_core_handle_struct *pudev, $/;"	f
ctrl_status_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static void ctrl_status_handle (usb_core_handle_struct *pudev, $/;"	f	file:
ctrl_status_wait_flag	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^uint8_t ctrl_status_wait_flag = 0U;$/;"	v
cur_event	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              cur_event;             \/* the current event *\/$/;"	m	struct:__anon85
cur_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              cur_state;             \/* the current state *\/$/;"	m	struct:__anon85
dac_concurrent_data_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_concurrent_data_set(uint32_t dac_align, uint16_t data0, uint16_t data1)$/;"	f
dac_concurrent_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_concurrent_disable(void)$/;"	f
dac_concurrent_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_concurrent_enable(void)$/;"	f
dac_concurrent_output_buffer_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_concurrent_output_buffer_disable(void)$/;"	f
dac_concurrent_output_buffer_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_concurrent_output_buffer_enable(void)$/;"	f
dac_concurrent_software_trigger_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_concurrent_software_trigger_disable(void)$/;"	f
dac_concurrent_software_trigger_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_concurrent_software_trigger_enable(void)$/;"	f
dac_data_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_data_set(uint32_t dac_periph, uint32_t dac_align, uint16_t data)$/;"	f
dac_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_deinit(void)$/;"	f
dac_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_disable(uint32_t dac_periph)$/;"	f
dac_dma_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_dma_disable(uint32_t dac_periph)$/;"	f
dac_dma_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_dma_enable(uint32_t dac_periph)$/;"	f
dac_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_enable(uint32_t dac_periph)$/;"	f
dac_lfsr_noise_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_lfsr_noise_config(uint32_t dac_periph, uint32_t unmask_bits)$/;"	f
dac_output_buffer_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_output_buffer_disable(uint32_t dac_periph)$/;"	f
dac_output_buffer_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_output_buffer_enable(uint32_t dac_periph)$/;"	f
dac_output_value_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^uint16_t dac_output_value_get(uint32_t dac_periph)$/;"	f
dac_software_trigger_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_software_trigger_disable(uint32_t dac_periph)$/;"	f
dac_software_trigger_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_software_trigger_enable(uint32_t dac_periph)$/;"	f
dac_triangle_noise_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_triangle_noise_config(uint32_t dac_periph, uint32_t amplitude)$/;"	f
dac_trigger_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_trigger_disable(uint32_t dac_periph)$/;"	f
dac_trigger_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_trigger_enable(uint32_t dac_periph)$/;"	f
dac_trigger_source_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_trigger_source_config(uint32_t dac_periph,uint32_t triggersource)$/;"	f
dac_wave_bit_width_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_wave_bit_width_config(uint32_t dac_periph, uint32_t bit_width)$/;"	f
dac_wave_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dac.c	/^void dac_wave_mode_config(uint32_t dac_periph, uint32_t wave_mode)$/;"	f
data	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t data[8];$/;"	m	union:__anon108
data_prescaler	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t data_prescaler;                                            \/*!< baudrate prescaler *\/$/;"	m	struct:__anon31
data_resync_jump_width	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t data_resync_jump_width;                                     \/*!< CAN resynchronization jump width *\/$/;"	m	struct:__anon31
data_tg_in	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         data_tg_in;   \/* data in toggle *\/$/;"	m	struct:__anon102
data_tg_out	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         data_tg_out;  \/* data out toggle *\/$/;"	m	struct:__anon102
data_time_segment_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t data_time_segment_1;                                        \/*!< time segment 1 *\/$/;"	m	struct:__anon31
data_time_segment_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t data_time_segment_2;                                        \/*!< time segment 2 *\/$/;"	m	struct:__anon31
databus_width	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t databus_width;                                             \/*!< specifies the databus width of external memory *\/$/;"	m	struct:__anon44
dbg_id_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^uint32_t dbg_id_get(void)$/;"	f
dbg_low_power_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^void dbg_low_power_disable(uint32_t dbg_low_power)$/;"	f
dbg_low_power_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^void dbg_low_power_enable(uint32_t dbg_low_power)$/;"	f
dbg_periph_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^void dbg_periph_disable(dbg_periph_enum dbg_periph)$/;"	f
dbg_periph_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^void dbg_periph_enable(dbg_periph_enum dbg_periph)$/;"	f
dbg_periph_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dbg.h	/^}dbg_periph_enum;$/;"	t	typeref:enum:__anon40
dbg_trace_pin_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^void dbg_trace_pin_disable(void)$/;"	f
dbg_trace_pin_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^void dbg_trace_pin_enable(void)$/;"	f
dbg_trace_pin_mode_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dbg.c	/^void dbg_trace_pin_mode_set(uint32_t trace_mode)$/;"	f
dcd_dev_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}dcd_dev_struct;$/;"	t	typeref:struct:__anon101
deadtime	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t deadtime;                                       \/*!< dead time *\/$/;"	m	struct:__anon66
deinit	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*deinit)                      (void);                 \/* the user callback deinit function *\/$/;"	m	struct:__anon82
delay	.\Project\systick.c	/^volatile static uint32_t delay;$/;"	v	file:
delay_1ms	.\Project\systick.c	/^void delay_1ms(uint32_t count)$/;"	f
delay_compensation	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus delay_compensation;                                   \/*!< transmitter delay compensation mode *\/$/;"	m	struct:__anon31
delay_decrement	.\Project\systick.c	/^void delay_decrement(void)$/;"	f
dev	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    dcd_dev_struct         dev;$/;"	m	struct:__anon105
dev_addr	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         dev_addr;     \/* device address *\/$/;"	m	struct:__anon102
dev_can_baudrate_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^static unsigned int dev_can_baudrate_set(uint32_t freq)$/;"	f	file:
dev_desc	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t  *dev_desc;                  \/* device descriptor *\/$/;"	m	struct:__anon101
dev_desc	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usb_descriptor_device_struct         dev_desc;                                          \/* the device descripter *\/$/;"	m	struct:__anon81
dev_endp_num	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        dev_endp_num;       \/* USB device endpoint number *\/$/;"	m	struct:__anon95
dev_speed	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         dev_speed;    \/* device speed *\/$/;"	m	struct:__anon102
device	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usbh_device_struct                   device;                                       \/* the device struct variable *\/$/;"	m	struct:__anon84
device_address_set	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*device_address_set)          (void);                 \/* the user callback set device address function *\/$/;"	m	struct:__anon82
device_connected	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*device_connected)            (void);                 \/* the user callback device connected function *\/$/;"	m	struct:__anon82
device_connected	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_int.h	/^    uint8_t (*device_connected)     (usb_core_handle_struct *pudev);$/;"	m	struct:__anon90
device_desc_available	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*device_desc_available)       (void *devDesc);        \/* the user callback device descrpiter available function *\/$/;"	m	struct:__anon82
device_disconnected	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*device_disconnected)         (void);                 \/* the user callback device disconnected function *\/$/;"	m	struct:__anon82
device_disconnected	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_int.h	/^    uint8_t (*device_disconnected)  (usb_core_handle_struct *pudev);$/;"	m	struct:__anon90
device_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^    uint32_t device_mode;                                                       \/*!< SPI master or slave *\/$/;"	m	struct:__anon64
device_not_supported	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*device_not_supported)        (void);                 \/* the user callback device not supported function *\/$/;"	m	struct:__anon82
device_reset	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*device_reset)                (void);                 \/* the user callback device reset function *\/$/;"	m	struct:__anon82
device_speed_detected	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*device_speed_detected)       (uint8_t device_speed); \/* the user callback device speed detected function *\/$/;"	m	struct:__anon82
direction	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint8_t direction;          \/*!< channel data transfer direction *\/$/;"	m	struct:__anon42
dma0_ch3_usart0_tx_init	.\Bsp\uart.c	/^void dma0_ch3_usart0_tx_init(void)$/;"	f
dma0_ch4_usart0_rx_init	.\Bsp\uart.c	/^void dma0_ch4_usart0_rx_init(void)$/;"	f
dma_channel_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_channel_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_channel_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^} dma_channel_enum;$/;"	t	typeref:enum:__anon41
dma_circulation_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_circulation_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_config	.\Bsp\adc.c	/^void dma_config(void)$/;"	f
dma_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)$/;"	f
dma_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)$/;"	f
dma_idle	.\Bsp\uart.c	/^volatile uint8_t dma_idle = 1;$/;"	v
dma_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct* init_struct)$/;"	f
dma_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)$/;"	f
dma_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)$/;"	f
dma_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)$/;"	f
dma_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)$/;"	f
dma_memory_address_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)$/;"	f
dma_memory_increase_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_memory_increase_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_memory_to_memory_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_memory_to_memory_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_memory_width_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)$/;"	f
dma_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^}dma_parameter_struct;$/;"	t	typeref:struct:__anon42
dma_periph_address_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)$/;"	f
dma_periph_and_channel_check	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f	file:
dma_periph_increase_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_periph_increase_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
dma_periph_width_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)$/;"	f
dma_priority_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)$/;"	f
dma_send_data	.\Bsp\uart.c	/^void dma_send_data(uint8_t *data, uint32_t len)$/;"	f
dma_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_struct_para_init(dma_parameter_struct* init_struct)$/;"	f
dma_transfer_direction_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t direction)$/;"	f
dma_transfer_number_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)$/;"	f
dma_transfer_number_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_dma.c	/^uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)$/;"	f
endian	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^    uint32_t endian;                                                            \/*!< SPI big endian or little endian *\/$/;"	m	struct:__anon64
endp_frame	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         endp_frame;  \/* USB endpoint frame *\/$/;"	m	struct:__anon99
endp_id	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         endp_id;      \/* endpoint number *\/$/;"	m	struct:__anon102
endp_in	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         endp_in;      \/* endpoint in *\/$/;"	m	struct:__anon102
endp_mps	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint16_t        endp_mps;     \/* endpoint max pactet size *\/$/;"	m	struct:__anon102
endp_mps	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        endp_mps;    \/* USB endpoint max packet size *\/$/;"	m	struct:__anon99
endp_type	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         endp_type;    \/* endpoint type *\/$/;"	m	struct:__anon102
endp_type	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         endp_type;   \/* USB endpoint type *\/$/;"	m	struct:__anon99
enum_backup_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    enum_state_enum                      enum_backup_state;     \/* the enum backup state *\/$/;"	m	struct:__anon83
enum_dev_configured_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_dev_configured_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_event_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_std.h	/^}enum_event_enum;$/;"	t	typeref:enum:__anon91
enum_get_cfg_desc_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_get_cfg_desc_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_get_full_cfg_desc_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_get_full_cfg_desc_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_get_full_dev_desc_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_get_full_dev_desc_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_get_mfc_string_desc_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_get_mfc_string_desc_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_get_product_string_desc_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_get_product_string_desc_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_get_serialnum_string_desc_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_get_serialnum_string_desc_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_handle_table	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^state_table_struct enum_handle_table[ENUM_HANDLE_TABLE_SIZE] = $/;"	v
enum_idle_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_idle_handle (usb_core_handle_struct *pudev, usbh_host_struct *puhost, usbh_state_handle_struct *pustate)$/;"	f	file:
enum_polling_handle_flag	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^uint8_t enum_polling_handle_flag = 0U;$/;"	v
enum_set_addr_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_set_addr_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_set_configuration_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^static void enum_set_configuration_handle (usb_core_handle_struct *pudev, $/;"	f	file:
enum_state_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}enum_state_enum;$/;"	t	typeref:enum:__anon76
enum_state_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void (*enum_state_handle[]) (usb_core_handle_struct *pudev, usbh_host_struct *puhost, usbh_state_handle_struct *pustate) =$/;"	v
enum_state_polling_fun	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^usbh_status_enum enum_state_polling_fun (usb_core_handle_struct *pudev, usbh_host_struct *puhost, void *pustate)$/;"	f
enumeration_finish	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*enumeration_finish)          (void);                 \/* the user callback enumeration finish function *\/$/;"	m	struct:__anon82
ep0_size	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t               ep0_size;    \/* the endpoint 0 max packet size *\/$/;"	m	struct:__anon80
ep_desc	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usb_descriptor_endpoint_struct       ep_desc[USBH_MAX_INTERFACES_NUM][USBH_MAX_EP_NUM]; \/* the endpoint descripter *\/$/;"	m	struct:__anon81
err_count	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        err_count;    \/* USB transfer error count *\/$/;"	m	struct:__anon102
error_count	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t               error_count; \/* the error count *\/$/;"	m	struct:__anon80
esi_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint32_t esi_mode;                                                  \/*!< error state indicator mode *\/$/;"	m	struct:__anon31
event_action_fun	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    ACT_FUN                              event_action_fun;      \/* the event action function entry *\/$/;"	m	struct:__anon85
excp_event_detect	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus excp_event_detect;                                    \/*!< protocol exception event detection function*\/$/;"	m	struct:__anon31
exmc_norsram_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	/^void exmc_norsram_deinit(void)$/;"	f
exmc_norsram_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	/^void exmc_norsram_disable(void)$/;"	f
exmc_norsram_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	/^void exmc_norsram_enable(void)$/;"	f
exmc_norsram_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	/^void exmc_norsram_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)$/;"	f
exmc_norsram_page_size_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	/^void exmc_norsram_page_size_config(uint32_t page_size)$/;"	f
exmc_norsram_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^}exmc_norsram_parameter_struct;$/;"	t	typeref:struct:__anon44
exmc_norsram_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exmc.c	/^void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)$/;"	f
exmc_norsram_timing_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^}exmc_norsram_timing_parameter_struct;$/;"	t	typeref:struct:__anon43
extended_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t extended_mode;                                             \/*!< enable or disable the extended mode *\/$/;"	m	struct:__anon44
exti_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_deinit(void)$/;"	f
exti_event_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_event_disable(exti_line_enum linex)$/;"	f
exti_event_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_event_enable(exti_line_enum linex)$/;"	f
exti_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_flag_clear(exti_line_enum linex)$/;"	f
exti_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^FlagStatus exti_flag_get(exti_line_enum linex)$/;"	f
exti_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_init(exti_line_enum linex, exti_mode_enum mode, exti_trig_type_enum trig_type)$/;"	f
exti_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_interrupt_disable(exti_line_enum linex)$/;"	f
exti_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_interrupt_enable(exti_line_enum linex)$/;"	f
exti_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_interrupt_flag_clear(exti_line_enum linex)$/;"	f
exti_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^FlagStatus exti_interrupt_flag_get(exti_line_enum linex)$/;"	f
exti_line_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^}exti_line_enum;$/;"	t	typeref:enum:__anon45
exti_mode_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^}exti_mode_enum;$/;"	t	typeref:enum:__anon46
exti_software_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_software_interrupt_disable(exti_line_enum linex)$/;"	f
exti_software_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_exti.c	/^void exti_software_interrupt_enable(exti_line_enum linex)$/;"	f
exti_trig_type_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exti.h	/^}exti_trig_type_enum;$/;"	t	typeref:enum:__anon47
fd_brs	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t fd_brs;                                                     \/*!< bit rate of data switch *\/$/;"	m	struct:__anon33
fd_brs	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t fd_brs;                                                     \/*!< bit rate of data switch *\/$/;"	m	struct:__anon34
fd_esi	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t fd_esi;                                                     \/*!< error status indicator *\/$/;"	m	struct:__anon33
fd_esi	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t fd_esi;                                                     \/*!< error status indicator *\/$/;"	m	struct:__anon34
fd_flag	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t fd_flag;                                                    \/*!< CAN FD frame flag *\/$/;"	m	struct:__anon33
fd_flag	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t fd_flag;                                                    \/*!< CAN FD frame flag *\/$/;"	m	struct:__anon34
fd_frame	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus fd_frame;                                             \/*!< FD operation function *\/              $/;"	m	struct:__anon31
filter_bits	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_bits;                                               \/*!< filter scale *\/$/;"	m	struct:__anon35
filter_enable	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus filter_enable;                                        \/*!< filter work or not *\/$/;"	m	struct:__anon35
filter_fifo_number	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_fifo_number;                                        \/*!< receive FIFO associated with the filter *\/$/;"	m	struct:__anon35
filter_list_high	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_list_high;                                          \/*!< filter list number high bits*\/$/;"	m	struct:__anon35
filter_list_low	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_list_low;                                           \/*!< filter list number low bits *\/$/;"	m	struct:__anon35
filter_mask_high	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_mask_high;                                          \/*!< filter mask number high bits *\/$/;"	m	struct:__anon35
filter_mask_low	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_mask_low;                                           \/*!< filter mask number low bits *\/$/;"	m	struct:__anon35
filter_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_mode;                                               \/*!< filter mode, list or mask *\/$/;"	m	struct:__anon35
filter_number	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t filter_number;                                             \/*!< filter number *\/$/;"	m	struct:__anon35
fmc_dbus_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_dbus_disable(void)$/;"	f
fmc_dbus_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_dbus_enable(void)$/;"	f
fmc_dbus_reset	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_dbus_reset(void)$/;"	f
fmc_doubleword_program	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum fmc_doubleword_program(uint32_t address, uint64_t data)$/;"	f
fmc_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_flag_clear(fmc_flag_enum flag)$/;"	f
fmc_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^}fmc_flag_enum;$/;"	t	typeref:enum:__anon50
fmc_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^FlagStatus fmc_flag_get(fmc_flag_enum flag)$/;"	f
fmc_halfword_program	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)$/;"	f
fmc_ibus_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_ibus_disable(void)$/;"	f
fmc_ibus_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_ibus_enable(void)$/;"	f
fmc_ibus_reset	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_ibus_reset(void)$/;"	f
fmc_int_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^}fmc_int_enum;$/;"	t	typeref:enum:__anon49
fmc_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_interrupt_disable(fmc_int_enum interrupt)$/;"	f
fmc_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_interrupt_enable(fmc_int_enum interrupt)$/;"	f
fmc_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag)$/;"	f
fmc_interrupt_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^}fmc_interrupt_flag_enum;$/;"	t	typeref:enum:__anon51
fmc_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag)$/;"	f
fmc_lock	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_lock(void)$/;"	f
fmc_mass_erase	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum fmc_mass_erase(void)$/;"	f
fmc_page_erase	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum fmc_page_erase(uint32_t page_address)$/;"	f
fmc_prefetch_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_prefetch_disable(void)$/;"	f
fmc_prefetch_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_prefetch_enable(void)$/;"	f
fmc_program	.\Bsp\flash.c	/^void fmc_program(uint32_t *data, uint32_t data_len)$/;"	f
fmc_program_width_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_program_width_set(uint32_t pgw)$/;"	f
fmc_ready_wait	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^static fmc_state_enum fmc_ready_wait(uint32_t timeout)$/;"	f	file:
fmc_state	.\Bsp\flash.c	/^__IO fmc_state_enum fmc_state = FMC_READY;$/;"	v
fmc_state_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_fmc.h	/^}fmc_state_enum;$/;"	t	typeref:enum:__anon48
fmc_state_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^static fmc_state_enum fmc_state_get(void)$/;"	f	file:
fmc_unlock	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_unlock(void)$/;"	f
fmc_word_program	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)$/;"	f
fmc_wscnt_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void fmc_wscnt_set(uint32_t wscnt)$/;"	f
fputc	.\Bsp\uart.c	/^int fputc(int ch, FILE *f)$/;"	f
frame_size	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^    uint32_t frame_size;                                                        \/*!< SPI frame size *\/$/;"	m	struct:__anon64
fre	.\Project\gd32e10x_it.c	/^__IO uint16_t fre = 0;$/;"	v
fwdgt_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	/^ErrStatus fwdgt_config(uint16_t reload_value, uint8_t prescaler_div)$/;"	f
fwdgt_counter_reload	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	/^void fwdgt_counter_reload(void)$/;"	f
fwdgt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	/^void fwdgt_enable(void)$/;"	f
fwdgt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	/^FlagStatus fwdgt_flag_get(uint16_t flag)$/;"	f
fwdgt_write_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	/^void fwdgt_write_disable(void)$/;"	f
fwdgt_write_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fwdgt.c	/^void fwdgt_write_enable(void)$/;"	f
g_can_fdlength_table	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^const uint8_t g_can_fdlength_table[] = {12, 16, 20, 24, 32, 48, 64};$/;"	v
g_config_params	.\Bsp\flash.c	/^Config g_config_params = {0};$/;"	v
g_receive_message	.\Bsp\can.c	/^can_receive_message_struct g_receive_message;$/;"	v
g_transmit_message	.\Bsp\can.c	/^can_trasnmit_message_struct g_transmit_message;$/;"	v
gd_eval_com_init	.\Bsp\uart.c	/^void gd_eval_com_init(uint32_t com)$/;"	f
get_config_params	.\Bsp\flash.c	/^Config get_config_params()$/;"	f
get_dma_len	.\Bsp\uart.c	/^uint32_t get_dma_len = 0;$/;"	v
goto_up_state_fun	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^usbh_status_enum goto_up_state_fun (usb_core_handle_struct *pudev, usbh_host_struct *puhost, void *pustate)$/;"	f
gpio_afio_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_afio_deinit(void)$/;"	f
gpio_bit_reset	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_bit_reset(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_bit_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_bit_set(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_bit_write	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_bit_write(uint32_t gpio_periph, uint32_t pin, bit_status bit_value)$/;"	f
gpio_compensation_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_compensation_config(uint32_t compensation)$/;"	f
gpio_compensation_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^FlagStatus gpio_compensation_flag_get(void)$/;"	f
gpio_config	.\Bsp\adc.c	/^void gpio_config(void)$/;"	f
gpio_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_deinit(uint32_t gpio_periph)$/;"	f
gpio_event_output_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_event_output_config(uint8_t output_port, uint8_t output_pin)$/;"	f
gpio_event_output_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_event_output_disable(void)$/;"	f
gpio_event_output_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_event_output_enable(void)$/;"	f
gpio_exti_source_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_exti_source_select(uint8_t output_port, uint8_t output_pin)$/;"	f
gpio_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_init(uint32_t gpio_periph, uint32_t mode, uint32_t speed, uint32_t pin)$/;"	f
gpio_input_bit_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^FlagStatus gpio_input_bit_get(uint32_t gpio_periph,uint32_t pin)$/;"	f
gpio_input_port_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^uint16_t gpio_input_port_get(uint32_t gpio_periph)$/;"	f
gpio_output_bit_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^FlagStatus gpio_output_bit_get(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_output_port_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^uint16_t gpio_output_port_get(uint32_t gpio_periph)$/;"	f
gpio_pin_lock	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_pin_lock(uint32_t gpio_periph, uint32_t pin)$/;"	f
gpio_pin_remap_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_pin_remap_config(uint32_t remap, ControlStatus newvalue)$/;"	f
gpio_port_write	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_gpio.c	/^void gpio_port_write(uint32_t gpio_periph,uint16_t data)$/;"	f
hc_in_num	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t               hc_in_num;   \/* the host in channel number *\/$/;"	m	struct:__anon80
hc_out_num	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t               hc_out_num;  \/* the host out channel number *\/$/;"	m	struct:__anon80
hc_status_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}hc_status_enum;$/;"	t	typeref:enum:__anon93
hcd_dev_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}hcd_dev_struct;$/;"	t	typeref:struct:__anon103
hcd_init	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^uint32_t hcd_init(usb_core_handle_struct *pudev, usb_core_id_enum core_id)$/;"	f
hcd_is_device_connected	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^uint32_t hcd_is_device_connected(usb_core_handle_struct *pudev)$/;"	f
hcd_submit_request	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^uint32_t hcd_submit_request (usb_core_handle_struct *pudev, uint8_t channel_num) $/;"	f
hcd_urb_state_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^urb_state_enum hcd_urb_state_get (usb_core_handle_struct *pudev, uint8_t channel_num) $/;"	f
hcd_xfer_count_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^uint32_t hcd_xfer_count_get (usb_core_handle_struct *pudev, uint8_t channel_num) $/;"	f
host	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    hcd_dev_struct         host;$/;"	m	struct:__anon105
host_backup_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    host_state_enum                      host_backup_state;     \/* the host backup state *\/$/;"	m	struct:__anon83
host_channel	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    usb_hostchannel_struct  host_channel[USB_MAX_FIFOS];   \/* host channel *\/$/;"	m	struct:__anon103
host_channel_num	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        host_channel_num;   \/* USB host channel number *\/$/;"	m	struct:__anon95
host_class_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_class_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_class_request_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_class_request_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_detect_dev_speed_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_detect_dev_speed_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_dev_attached_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_dev_attached_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_dev_detached_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_dev_detached_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_enum_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_enum_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_error_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_error_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_event_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}host_event_enum;$/;"	t	typeref:enum:__anon75
host_handle_table	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^state_table_struct host_handle_table[HOST_HANDLE_TABLE_SIZE] = $/;"	v
host_idle_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_idle_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_state_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}host_state_enum;$/;"	t	typeref:enum:__anon74
host_state_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^void (*host_state_handle[]) (usb_core_handle_struct *pudev, usbh_host_struct *puhost, usbh_state_handle_struct *pustate) =$/;"	v
host_state_polling_fun	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^usbh_status_enum host_state_polling_fun (usb_core_handle_struct *pudev, $/;"	f
host_suspended_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_suspended_handle (usb_core_handle_struct *pudev, $/;"	f	file:
host_user_input_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^static void host_user_input_handle (usb_core_handle_struct *pudev, $/;"	f	file:
i2c_ack_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_ack_config(uint32_t i2c_periph, uint32_t ack)$/;"	f
i2c_ackpos_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_ackpos_config(uint32_t i2c_periph, uint32_t pos)$/;"	f
i2c_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_clock_config(uint32_t i2c_periph, uint32_t clkspeed, uint32_t dutycyc)$/;"	f
i2c_data_receive	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^uint8_t i2c_data_receive(uint32_t i2c_periph)$/;"	f
i2c_data_transmit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_data_transmit(uint32_t i2c_periph, uint8_t data)$/;"	f
i2c_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_deinit(uint32_t i2c_periph)$/;"	f
i2c_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_disable(uint32_t i2c_periph)$/;"	f
i2c_dma_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_dma_enable(uint32_t i2c_periph, uint32_t dmastate)$/;"	f
i2c_dma_last_transfer_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_dma_last_transfer_config(uint32_t i2c_periph, uint32_t dmalast)$/;"	f
i2c_dualaddr_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_dualaddr_disable(uint32_t i2c_periph)$/;"	f
i2c_dualaddr_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_dualaddr_enable(uint32_t i2c_periph, uint32_t addr)$/;"	f
i2c_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_enable(uint32_t i2c_periph)$/;"	f
i2c_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_flag_clear(uint32_t i2c_periph, i2c_flag_enum flag)$/;"	f
i2c_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^}i2c_flag_enum;$/;"	t	typeref:enum:__anon52
i2c_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^FlagStatus i2c_flag_get(uint32_t i2c_periph, i2c_flag_enum flag)$/;"	f
i2c_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_interrupt_disable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)$/;"	f
i2c_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_interrupt_enable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)$/;"	f
i2c_interrupt_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^}i2c_interrupt_enum;$/;"	t	typeref:enum:__anon54
i2c_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_interrupt_flag_clear(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)$/;"	f
i2c_interrupt_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_i2c.h	/^}i2c_interrupt_flag_enum;$/;"	t	typeref:enum:__anon53
i2c_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^FlagStatus i2c_interrupt_flag_get(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)$/;"	f
i2c_master_addressing	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_master_addressing(uint32_t i2c_periph, uint32_t addr, uint32_t trandirection)$/;"	f
i2c_mode_addr_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_mode_addr_config(uint32_t i2c_periph, uint32_t mode, uint32_t addformat, uint32_t addr)$/;"	f
i2c_pec_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_pec_enable(uint32_t i2c_periph, uint32_t pecstate)$/;"	f
i2c_pec_transfer_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_pec_transfer_enable(uint32_t i2c_periph, uint32_t pecpara)$/;"	f
i2c_pec_value_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^uint8_t i2c_pec_value_get(uint32_t i2c_periph)$/;"	f
i2c_sam_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_sam_disable(uint32_t i2c_periph)$/;"	f
i2c_sam_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_sam_enable(uint32_t i2c_periph)$/;"	f
i2c_sam_timeout_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_sam_timeout_disable(uint32_t i2c_periph)$/;"	f
i2c_sam_timeout_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_sam_timeout_enable(uint32_t i2c_periph)$/;"	f
i2c_slave_response_to_gcall_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_slave_response_to_gcall_config(uint32_t i2c_periph, uint32_t gcallpara)$/;"	f
i2c_smbus_arp_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_smbus_arp_enable(uint32_t i2c_periph, uint32_t arpstate)$/;"	f
i2c_smbus_issue_alert	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_smbus_issue_alert(uint32_t i2c_periph, uint32_t smbuspara)$/;"	f
i2c_smbus_type_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_smbus_type_config(uint32_t i2c_periph, uint32_t type)$/;"	f
i2c_software_reset_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_software_reset_config(uint32_t i2c_periph, uint32_t sreset)$/;"	f
i2c_start_on_bus	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_start_on_bus(uint32_t i2c_periph)$/;"	f
i2c_stop_on_bus	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_stop_on_bus(uint32_t i2c_periph)$/;"	f
i2c_stretch_scl_low_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_i2c.c	/^void i2c_stretch_scl_low_config(uint32_t i2c_periph, uint32_t stretchpara)$/;"	f
i2s_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void i2s_disable(uint32_t spi_periph)$/;"	f
i2s_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void i2s_enable(uint32_t spi_periph)$/;"	f
i2s_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void i2s_init(uint32_t spi_periph, uint32_t mode, uint32_t standard, uint32_t ckpl)$/;"	f
i2s_psc_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void i2s_psc_config(uint32_t spi_periph, uint32_t audiosample, uint32_t frameformat, uint32_t mckout)$/;"	f
iConfiguration	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  iConfiguration;              \/*!< index of a string descriptor describing the configuration *\/$/;"	m	struct:__anon111
iInterface	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t iInterface;                   \/*!< index of the string descriptor describing the interface *\/$/;"	m	struct:__anon112
iManufacturer	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  iManufacturer;               \/*!< string index for the manufacturer's name *\/$/;"	m	struct:__anon110
iProduct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  iProduct;                    \/*!< string index for the product name\/details *\/$/;"	m	struct:__anon110
iSerialNumber	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint8_t  iSerialNumber;               \/*!< string index for the product's globally unique hexadecimal serial number *\/$/;"	m	struct:__anon110
icfilter	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t icfilter;                                       \/*!< channel input capture filter control *\/$/;"	m	struct:__anon68
icpolarity	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t icpolarity;                                     \/*!< channel input polarity *\/$/;"	m	struct:__anon68
icprescaler	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t icprescaler;                                    \/*!< channel input capture prescaler *\/$/;"	m	struct:__anon68
icselection	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t icselection;                                    \/*!< channel input mode selection *\/$/;"	m	struct:__anon68
id	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              id;                    \/* the id of the state table *\/$/;"	m	struct:__anon87
idProduct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint16_t idProduct;                   \/*!< unique product ID for the USB product *\/$/;"	m	struct:__anon110
idVendor	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint16_t idVendor;                    \/*!< vendor ID for the USB product *\/$/;"	m	struct:__anon110
ideloffstate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t ideloffstate;                                   \/*!< idle mode off-state *\/$/;"	m	struct:__anon66
in_ep	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    usb_ep_struct   in_ep[USB_MAX_DEV_EPCOUNT];   \/* USB IN endpoint *\/$/;"	m	struct:__anon101
info	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint16_t        info;         \/* channel information *\/$/;"	m	struct:__anon102
init	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*init)                        (void);                 \/* the user callback init function *\/$/;"	m	struct:__anon82
initcmd1	.\Bsp\oled.c	/^uint8_t initcmd1[] = {$/;"	v
iso_bosch	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint32_t iso_bosch;                                                 \/*!< ISO\/Bosch mode choice *\/$/;"	m	struct:__anon31
itf_desc	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usb_descriptor_interface_struct      itf_desc[USBH_MAX_INTERFACES_NUM];                 \/* the interface descripter *\/$/;"	m	struct:__anon81
key_point	.\Bsp\math_filter.h	/^    value_pos_t key_point[10];$/;"	m	struct:value_pos_aggregate
len	.\Project\main.c	/^    uint16_t len;$/;"	m	struct:__anon115	file:
length	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint16_t              length;      \/* the length *\/$/;"	m	struct:__anon80
load_config_params	.\Bsp\flash.c	/^int load_config_params()$/;"	f
local_buffer	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^uint8_t local_buffer[64];$/;"	v
low_power	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        low_power;          \/* USB low power *\/$/;"	m	struct:__anon95
main	.\Project\main.c	/^int main(void)$/;"	f
manufacturer_string	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*manufacturer_string)         (void *mfc_string);     \/* the user callback manufacturer string function *\/$/;"	m	struct:__anon82
math_clean_aggre_surplus	.\Bsp\math_filter.c	/^void math_clean_aggre_surplus(process_handle_t *handle,$/;"	f
math_display_key_point	.\Bsp\math_filter.c	/^void math_display_key_point(process_handle_t *handle,$/;"	f
math_filter_min_value	.\Bsp\math_filter.c	/^void math_filter_min_value(uint8_t *value_aggre,$/;"	f
math_get_max_value	.\Bsp\math_filter.c	/^void math_get_max_value(process_handle_t *handle,$/;"	f
max	.\Bsp\flash.h	/^    float max[5];$/;"	m	struct:__anon3
max_fifo_size	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint16_t       max_fifo_size;      \/* USB fifo size *\/$/;"	m	struct:__anon95
max_packet_size	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint16_t       max_packet_size;    \/* USB max packet size *\/$/;"	m	struct:__anon95
mdelay	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    void (*mdelay) (const uint32_t msec);$/;"	m	struct:__anon105
memory_addr	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint32_t memory_addr;       \/*!< memory base address *\/$/;"	m	struct:__anon42
memory_inc	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint8_t memory_inc;         \/*!< memory increasing mode *\/$/;"	m	struct:__anon42
memory_type	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t memory_type;                                               \/*!< specifies the type of external memory *\/$/;"	m	struct:__anon44
memory_width	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint32_t memory_width;      \/*!< transfer data size of memory *\/$/;"	m	struct:__anon42
memory_write	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t memory_write;                                              \/*!< enable or disable the write operation *\/$/;"	m	struct:__anon44
nPRIV	.\Firmware\CMSIS\core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon11::__anon12
next_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              next_state;            \/* the next state *\/$/;"	m	struct:__anon85
nss	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^    uint32_t nss;                                                               \/*!< SPI NSS control by handware or software *\/$/;"	m	struct:__anon64
num_pos	.\Bsp\math_filter.h	/^    uint8_t num_pos;$/;"	m	struct:value_pos_aggregate
number	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint32_t number;            \/*!< channel transfer number *\/$/;"	m	struct:__anon42
nvic_config	.\Bsp\uart.c	/^void nvic_config(void)$/;"	f
nvic_irq_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_misc.c	/^void nvic_irq_disable(uint8_t nvic_irq)$/;"	f
nvic_irq_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_misc.c	/^void nvic_irq_enable(uint8_t nvic_irq, $/;"	f
nvic_priority_group_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_misc.c	/^void nvic_priority_group_set(uint32_t nvic_prigroup)$/;"	f
nvic_vector_table_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_misc.c	/^void nvic_vector_table_set(uint32_t nvic_vict_tab, uint32_t offset)$/;"	f
nwait_config	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t nwait_config;                                              \/*!< NWAIT signal configuration *\/$/;"	m	struct:__anon44
nwait_polarity	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t nwait_polarity;                                            \/*!< specifies the polarity of NWAIT signal from memory *\/$/;"	m	struct:__anon44
nwait_signal	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t nwait_signal;                                              \/*!< enable or disable the NWAIT signal while in synchronous bust mode *\/$/;"	m	struct:__anon44
ob_data_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^uint16_t ob_data_get(void)$/;"	f
ob_data_program	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum ob_data_program(uint32_t address, uint8_t data)$/;"	f
ob_erase	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum ob_erase(void)$/;"	f
ob_lock	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void ob_lock(void)$/;"	f
ob_security_protection_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum ob_security_protection_config(uint8_t ob_spc)$/;"	f
ob_security_protection_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^FlagStatus ob_security_protection_flag_get(void)$/;"	f
ob_unlock	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^void ob_unlock(void)$/;"	f
ob_user_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^uint8_t ob_user_get(void)$/;"	f
ob_user_write	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby)$/;"	f
ob_write_protection_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^fmc_state_enum ob_write_protection_enable(uint32_t ob_wp)$/;"	f
ob_write_protection_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_fmc.c	/^uint32_t ob_write_protection_get(void)$/;"	f
ocidlestate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t ocidlestate;                                    \/*!< idle state of channel output *\/$/;"	m	struct:__anon67
ocnidlestate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t ocnidlestate;                                   \/*!< idle state of channel complementary output *\/$/;"	m	struct:__anon67
ocnpolarity	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t ocnpolarity;                                    \/*!< channel complementary output polarity *\/$/;"	m	struct:__anon67
ocpolarity	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t ocpolarity;                                     \/*!< channel output polarity *\/$/;"	m	struct:__anon67
only_state_move	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^usbh_status_enum only_state_move (usb_core_handle_struct *pudev, usbh_host_struct *puhost, void *pustate)$/;"	f
otg	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    otg_dev_struct         otg;$/;"	m	struct:__anon105
otg_dev_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}otg_dev_struct;$/;"	t	typeref:struct:__anon104
out_ep	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    usb_ep_struct   out_ep[USB_MAX_DEV_EPCOUNT];  \/* USB OUT endpoint *\/$/;"	m	struct:__anon101
outputautostate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t outputautostate;                                \/*!< output automatic enable *\/$/;"	m	struct:__anon66
outputnstate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t outputnstate;                                   \/*!< channel complementary output state *\/$/;"	m	struct:__anon67
outputstate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t outputstate;                                    \/*!< channel output state *\/$/;"	m	struct:__anon67
over_current_detected	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*over_current_detected)       (void);                 \/* the user callback over current detected function *\/$/;"	m	struct:__anon82
p_delay_compensation	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    can_fd_tdc_struct *p_delay_compensation;                            \/*!< pointer to the struct of the transmitter delay compensation *\/$/;"	m	struct:__anon31
period	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint32_t period;                                         \/*!< period value *\/$/;"	m	struct:__anon65
periph_addr	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint32_t periph_addr;       \/*!< peripheral base address *\/$/;"	m	struct:__anon42
periph_inc	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint8_t periph_inc;         \/*!< peripheral increasing mode *\/$/;"	m	struct:__anon42
periph_width	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint32_t periph_width;      \/*!< transfer data size of peripheral *\/$/;"	m	struct:__anon42
phy_interface	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        phy_interface;      \/* USB PHY interface *\/$/;"	m	struct:__anon95
pmu_backup_write_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_backup_write_disable(void)$/;"	f
pmu_backup_write_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_backup_write_enable(void)$/;"	f
pmu_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_deinit(void)$/;"	f
pmu_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_flag_clear(uint32_t flag_reset)$/;"	f
pmu_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^FlagStatus pmu_flag_get(uint32_t flag)$/;"	f
pmu_ldo_output_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_ldo_output_select(uint32_t ldo_output)$/;"	f
pmu_lvd_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_lvd_disable(void)$/;"	f
pmu_lvd_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_lvd_select(uint32_t lvdt_n)$/;"	f
pmu_to_deepsleepmode	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_to_deepsleepmode(uint32_t ldo,uint8_t deepsleepmodecmd)$/;"	f
pmu_to_sleepmode	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_to_sleepmode(uint8_t sleepmodecmd)$/;"	f
pmu_to_standbymode	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_to_standbymode(uint8_t standbymodecmd)$/;"	f
pmu_wakeup_pin_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_wakeup_pin_disable(void)$/;"	f
pmu_wakeup_pin_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_pmu.c	/^void pmu_wakeup_pin_enable(void)$/;"	f
pos_x	.\Bsp\math_filter.h	/^    uint8_t pos_x;$/;"	m	struct:value_pos
pos_y	.\Bsp\math_filter.h	/^    uint8_t pos_y;$/;"	m	struct:value_pos
prescale	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^    uint32_t prescale;                                                          \/*!< SPI prescale factor *\/$/;"	m	struct:__anon64
prescaler	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint16_t prescaler;                                                 \/*!< baudrate prescaler *\/$/;"	m	struct:__anon32
prescaler	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t prescaler;                                      \/*!< prescaler value *\/$/;"	m	struct:__anon65
prev_status	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         prev_status;         \/* USB previous status *\/$/;"	m	struct:__anon101
printf_buffer	.\Bsp\74HC4051BQ.h	/^    uint8_t printf_buffer[128];$/;"	m	struct:__anon2
priority	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_dma.h	/^    uint32_t priority;          \/*!< channel priority level *\/$/;"	m	struct:__anon42
process_handle	.\Project\main.c	/^process_handle_t process_handle = {0};$/;"	v
process_handle_t	.\Bsp\74HC4051BQ.h	/^} process_handle_t;$/;"	t	typeref:struct:__anon2
product_string	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*product_string)              (void *prod_string);    \/* the user callback product string function *\/$/;"	m	struct:__anon82
protectmode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t protectmode;                                    \/*!< complementary register protect control *\/$/;"	m	struct:__anon66
qspi_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void qspi_disable(uint32_t spi_periph)$/;"	f
qspi_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void qspi_enable(uint32_t spi_periph)$/;"	f
qspi_io23_output_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void qspi_io23_output_disable(uint32_t spi_periph)$/;"	f
qspi_io23_output_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void qspi_io23_output_enable(uint32_t spi_periph)$/;"	f
qspi_read_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void qspi_read_enable(uint32_t spi_periph)$/;"	f
qspi_write_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void qspi_write_enable(uint32_t spi_periph)$/;"	f
rcu_adc_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_adc_clock_config(uint32_t adc_psc)$/;"	f
rcu_ahb_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_ahb_clock_config(uint32_t ck_ahb)$/;"	f
rcu_all_reset_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_all_reset_flag_clear(void)$/;"	f
rcu_apb1_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_apb1_clock_config(uint32_t ck_apb1)$/;"	f
rcu_apb2_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_apb2_clock_config(uint32_t ck_apb2)$/;"	f
rcu_bkp_reset_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_bkp_reset_disable(void)$/;"	f
rcu_bkp_reset_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_bkp_reset_enable(void)$/;"	f
rcu_ck48m_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)$/;"	f
rcu_ckout0_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_ckout0_config(uint32_t ckout0_src)$/;"	f
rcu_clock_freq_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_clock_freq_enum;$/;"	t	typeref:enum:__anon63
rcu_clock_freq_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)$/;"	f
rcu_config	.\Bsp\adc.c	/^void rcu_config(void)$/;"	f
rcu_deepsleep_voltage_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_deepsleep_voltage_set(uint32_t dsvol)$/;"	f
rcu_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_deinit(void)$/;"	f
rcu_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_flag_enum;$/;"	t	typeref:enum:__anon58
rcu_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^FlagStatus rcu_flag_get(rcu_flag_enum flag)$/;"	f
rcu_hxtal_clock_monitor_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_hxtal_clock_monitor_disable(void)$/;"	f
rcu_hxtal_clock_monitor_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_hxtal_clock_monitor_enable(void)$/;"	f
rcu_i2s1_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_i2s1_clock_config(uint32_t i2s_clock_source)$/;"	f
rcu_i2s2_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_i2s2_clock_config(uint32_t i2s_clock_source)$/;"	f
rcu_int_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_int_enum;$/;"	t	typeref:enum:__anon61
rcu_int_flag_clear_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_int_flag_clear_enum;$/;"	t	typeref:enum:__anon60
rcu_int_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_int_flag_enum;$/;"	t	typeref:enum:__anon59
rcu_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_interrupt_disable(rcu_int_enum stab_int)$/;"	f
rcu_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_interrupt_enable(rcu_int_enum stab_int)$/;"	f
rcu_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)$/;"	f
rcu_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)$/;"	f
rcu_irc8m_adjust_value_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)$/;"	f
rcu_lxtal_drive_capability_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)$/;"	f
rcu_osci_bypass_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)$/;"	f
rcu_osci_bypass_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)$/;"	f
rcu_osci_off	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_osci_off(rcu_osci_type_enum osci)$/;"	f
rcu_osci_on	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_osci_on(rcu_osci_type_enum osci)$/;"	f
rcu_osci_stab_wait	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)$/;"	f
rcu_osci_type_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_osci_type_enum;$/;"	t	typeref:enum:__anon62
rcu_periph_clock_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_periph_clock_disable(rcu_periph_enum periph)$/;"	f
rcu_periph_clock_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_periph_clock_enable(rcu_periph_enum periph)$/;"	f
rcu_periph_clock_sleep_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)$/;"	f
rcu_periph_clock_sleep_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)$/;"	f
rcu_periph_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_periph_enum;$/;"	t	typeref:enum:__anon55
rcu_periph_reset_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)$/;"	f
rcu_periph_reset_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)$/;"	f
rcu_periph_reset_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_periph_reset_enum;$/;"	t	typeref:enum:__anon57
rcu_periph_sleep_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_rcu.h	/^}rcu_periph_sleep_enum;$/;"	t	typeref:enum:__anon56
rcu_pll1_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_pll1_config(uint32_t pll_mul)$/;"	f
rcu_pll2_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_pll2_config(uint32_t pll_mul)$/;"	f
rcu_pll_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)$/;"	f
rcu_pllpresel_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_pllpresel_config(uint32_t pll_presel)$/;"	f
rcu_predv0_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)$/;"	f
rcu_predv1_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_predv1_config(uint32_t predv1_div)$/;"	f
rcu_rtc_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_rtc_clock_config(uint32_t rtc_clock_source)$/;"	f
rcu_system_clock_source_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_system_clock_source_config(uint32_t ck_sys)$/;"	f
rcu_system_clock_source_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^uint32_t rcu_system_clock_source_get(void)$/;"	f
rcu_usb_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rcu.c	/^void rcu_usb_clock_config(uint32_t usb_psc)$/;"	f
read_adc_value	.\Bsp\adc.c	/^void read_adc_value(void)$/;"	f
read_can0_data	.\Project\main.c	/^void read_can0_data(can_receive_message_struct *receive_message)$/;"	f
read_write_timing	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    exmc_norsram_timing_parameter_struct* read_write_timing;            \/*!< timing parameters for read and write if the extended mode is not used or the timing $/;"	m	struct:__anon44
readvalue1	.\Project\gd32e10x_it.c	/^uint16_t readvalue1 = 0, readvalue2 = 0;$/;"	v
readvalue2	.\Project\gd32e10x_it.c	/^uint16_t readvalue1 = 0, readvalue2 = 0;$/;"	v
rec_fifo_overwrite	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus rec_fifo_overwrite;                                   \/*!< receive FIFO overwrite mode *\/$/;"	m	struct:__anon32
refine_y_pos_aosha	.\Bsp\74HC4051BQ.c	/^uint8_t refine_y_pos_aosha[32] = {19, 18, 17, 16, 31, 30, 29, 20,$/;"	v
refine_y_pos_normal	.\Bsp\74HC4051BQ.c	/^uint8_t refine_y_pos_normal[32] = {19, 18, 17, 16, 31, 30, 29, 20,$/;"	v
remain_len	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        remain_len;          \/* USB remain length *\/$/;"	m	struct:__anon101
remote_wakeup	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        remote_wakeup;       \/* USB remote wakeup *\/$/;"	m	struct:__anon101
repetitioncounter	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint8_t  repetitioncounter;                              \/*!< the counter repetition value *\/$/;"	m	struct:__anon65
resync_jump_width	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t resync_jump_width;                                          \/*!< CAN resynchronization jump width *\/$/;"	m	struct:__anon32
rtc_alarm_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_alarm_config(uint32_t alarm)$/;"	f
rtc_configuration_mode_enter	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_configuration_mode_enter(void)$/;"	f
rtc_configuration_mode_exit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_configuration_mode_exit(void)$/;"	f
rtc_counter_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^uint32_t rtc_counter_get(void)$/;"	f
rtc_counter_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_counter_set(uint32_t cnt)$/;"	f
rtc_divider_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^uint32_t rtc_divider_get(void)$/;"	f
rtc_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_flag_clear(uint32_t flag)$/;"	f
rtc_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^FlagStatus rtc_flag_get(uint32_t flag)$/;"	f
rtc_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_interrupt_disable(uint32_t interrupt)$/;"	f
rtc_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_interrupt_enable(uint32_t interrupt)$/;"	f
rtc_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_interrupt_flag_clear(uint32_t flag)$/;"	f
rtc_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^FlagStatus rtc_interrupt_flag_get(uint32_t flag)$/;"	f
rtc_lwoff_wait	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_lwoff_wait(void)$/;"	f
rtc_prescaler_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_prescaler_set(uint32_t psc)$/;"	f
rtc_register_sync_wait	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_rtc.c	/^void rtc_register_sync_wait(void)$/;"	f
runoffstate	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^    uint16_t runoffstate;                                    \/*!< run mode off-state *\/$/;"	m	struct:__anon66
rx_buffer	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t                 rx_buffer[RX_MAX_DATA_LENGTH]; \/* rx buffer *\/$/;"	m	struct:__anon103
rx_data	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t rx_data[64];                                                \/*!< receive data *\/$/;"	m	struct:__anon34
rx_dlen	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t rx_dlen;                                                    \/*!< data length *\/$/;"	m	struct:__anon34
rx_efid	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint32_t rx_efid;                                                   \/*!< extended format frame identifier *\/$/;"	m	struct:__anon34
rx_ff	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t rx_ff;                                                      \/*!< format of frame, standard or extended format *\/$/;"	m	struct:__anon34
rx_fi	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t rx_fi;                                                      \/*!< filtering index *\/$/;"	m	struct:__anon34
rx_ft	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t rx_ft;                                                      \/*!< type of frame, data or remote *\/$/;"	m	struct:__anon34
rx_sfid	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint32_t rx_sfid;                                                   \/*!< standard format frame identifier *\/$/;"	m	struct:__anon34
save_config_params	.\Bsp\flash.c	/^int save_config_params(Config *params)$/;"	f
scd_begin	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^void scd_begin(usbh_state_handle_struct* pustate, uint8_t table_id)$/;"	f
scd_event_handle	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^usbh_status_enum scd_event_handle (usb_core_handle_struct *pudev, $/;"	f
scd_init	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^void scd_init(usbh_state_handle_struct* pustate)$/;"	f
scd_state_move	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^void scd_state_move(usbh_state_handle_struct* pustate, uint8_t state)$/;"	f
scd_table_pop	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^void scd_table_pop (usbh_state_handle_struct* pustate)$/;"	f
scd_table_push	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^void scd_table_push(usbh_state_handle_struct* pustate)$/;"	f
scd_table_regist	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^void scd_table_regist (usbh_state_handle_struct* pustate, $/;"	f
select_x_control	.\Bsp\74HC4051BQ.c	/^void select_x_control(uint8_t x_value)$/;"	f
select_y_control_volt	.\Bsp\74HC4051BQ.c	/^void select_y_control_volt(process_handle_t *process_handle, uint8_t y_value, ADC_MODE_TYPE_T adc_mode)$/;"	f
send_can0_data	.\Bsp\can.c	/^void send_can0_data(uint32_t id, uint8_t *msg)$/;"	f
serial_frame	.\Project\main.c	/^SerialFrame_t serial_frame;$/;"	v
serial_num_string	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*serial_num_string)           (void *serial_string);  \/* the user callback serial number string function *\/$/;"	m	struct:__anon82
setup	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usb_setup_union       setup;       \/* the setup packet *\/$/;"	m	struct:__anon80
setup_packet	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t         setup_packet[8 * 3]; \/* USB setup packet *\/$/;"	m	struct:__anon101
sof	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_int.h	/^    uint8_t (*sof)                  (usb_core_handle_struct *pudev);$/;"	m	struct:__anon90
sof	.\Project\main.c	/^    uint16_t sof;$/;"	m	struct:__anon115	file:
sof_output	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        sof_output;         \/* USB SOF output *\/$/;"	m	struct:__anon95
speed	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              speed;                                             \/* the device speed *\/$/;"	m	struct:__anon81
spi_bidirectional_transfer_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)$/;"	f
spi_crc_error_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_crc_error_clear(uint32_t spi_periph)$/;"	f
spi_crc_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^uint16_t spi_crc_get(uint32_t spi_periph,uint8_t crc)$/;"	f
spi_crc_next	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_crc_next(uint32_t spi_periph)$/;"	f
spi_crc_off	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_crc_off(uint32_t spi_periph)$/;"	f
spi_crc_on	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_crc_on(uint32_t spi_periph)$/;"	f
spi_crc_polynomial_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^uint16_t spi_crc_polynomial_get(uint32_t spi_periph)$/;"	f
spi_crc_polynomial_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_crc_polynomial_set(uint32_t spi_periph,uint16_t crc_poly)$/;"	f
spi_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_disable(uint32_t spi_periph)$/;"	f
spi_dma_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_dma_disable(uint32_t spi_periph, uint8_t dma)$/;"	f
spi_dma_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_dma_enable(uint32_t spi_periph, uint8_t dma)$/;"	f
spi_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_enable(uint32_t spi_periph)$/;"	f
spi_i2s_data_frame_format_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)$/;"	f
spi_i2s_data_receive	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^uint16_t spi_i2s_data_receive(uint32_t spi_periph)$/;"	f
spi_i2s_data_transmit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)$/;"	f
spi_i2s_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_i2s_deinit(uint32_t spi_periph)$/;"	f
spi_i2s_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)$/;"	f
spi_i2s_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)$/;"	f
spi_i2s_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)$/;"	f
spi_i2s_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)$/;"	f
spi_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_init(uint32_t spi_periph, spi_parameter_struct* spi_struct)$/;"	f
spi_nss_internal_high	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_nss_internal_high(uint32_t spi_periph)$/;"	f
spi_nss_internal_low	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_nss_internal_low(uint32_t spi_periph)$/;"	f
spi_nss_output_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_nss_output_disable(uint32_t spi_periph)$/;"	f
spi_nss_output_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_nss_output_enable(uint32_t spi_periph)$/;"	f
spi_nssp_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_nssp_mode_disable(uint32_t spi_periph)$/;"	f
spi_nssp_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_nssp_mode_enable(uint32_t spi_periph)$/;"	f
spi_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^}spi_parameter_struct;$/;"	t	typeref:struct:__anon64
spi_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_struct_para_init(spi_parameter_struct* spi_struct)$/;"	f
spi_ti_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_ti_mode_disable(uint32_t spi_periph)$/;"	f
spi_ti_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_spi.c	/^void spi_ti_mode_enable(uint32_t spi_periph)$/;"	f
stack	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usbh_state_stack_struct              stack[MAX_USBH_STATE_STACK_DEEP];                   \/* the stack of state table *\/$/;"	m	struct:__anon88
standard_descriptor_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static uint8_t* (*standard_descriptor_get[])(usb_core_handle_struct *pudev, uint8_t index, uint16_t *pLen) = $/;"	v	file:
state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              state;                 \/* the state in state stack *\/$/;"	m	struct:__anon86
state_table_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^} state_table_struct;$/;"	t	typeref:struct:__anon85
status	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    __IO uint8_t    status;              \/* USB status *\/$/;"	m	struct:__anon101
status	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    hc_status_enum  status;       \/* channel status *\/$/;"	m	struct:__anon102
strings	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t* *strings;                   \/* configuration strings *\/$/;"	m	struct:__anon101
sum_len	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        sum_len;             \/* USB sum length *\/$/;"	m	struct:__anon101
syn_clk_division	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t syn_clk_division;                                          \/*!< configure the clock divide ratio *\/$/;"	m	struct:__anon43
syn_data_latency	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t syn_data_latency;                                          \/*!< configure the data latency *\/$/;"	m	struct:__anon43
system_clock_108m_hxtal	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_108m_hxtal(void)$/;"	f	file:
system_clock_108m_irc8m	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_108m_irc8m(void)$/;"	f	file:
system_clock_120m_hxtal	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_120m_hxtal(void)$/;"	f	file:
system_clock_120m_irc8m	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_120m_irc8m(void)$/;"	f	file:
system_clock_48m_hxtal	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_48m_hxtal(void)$/;"	f	file:
system_clock_48m_irc8m	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_48m_irc8m(void)$/;"	f	file:
system_clock_72m_hxtal	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_72m_hxtal(void)$/;"	f	file:
system_clock_72m_irc8m	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_72m_irc8m(void)$/;"	f	file:
system_clock_8m_irc8m	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_8m_irc8m(void)$/;"	f	file:
system_clock_config	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_config(void)$/;"	f	file:
system_clock_hxtal	.\Firmware\CMSIS\GD\GD32E10x\Source\system_gd32e10x.c	/^static void system_clock_hxtal(void)$/;"	f	file:
system_lowpower_reset	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_misc.c	/^void system_lowpower_reset(uint8_t lowpower_mode)$/;"	f
system_lowpower_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_misc.c	/^void system_lowpower_set(uint8_t lowpower_mode)$/;"	f
systick_clksource_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_misc.c	/^void systick_clksource_set(uint32_t systick_clksource)$/;"	f
systick_config	.\Project\systick.c	/^void systick_config(void)$/;"	f
table	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    state_table_struct*                  table;                 \/* the table entry to regist *\/$/;"	m	struct:__anon87
table	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    state_table_struct*                  table;                 \/* the table in state stack *\/$/;"	m	struct:__anon86
table_size	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              table_size;            \/* the table size in state stack *\/$/;"	m	struct:__anon86
table_size	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              table_size;            \/* the table size to regist *\/$/;"	m	struct:__anon87
tdc_filter	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t tdc_filter;                                                 \/*!< transmitter delay compensation filter *\/$/;"	m	struct:__anon30
tdc_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint32_t tdc_mode;                                                  \/*!< transmitter delay compensation mode *\/$/;"	m	struct:__anon30
tdc_offset	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t tdc_offset;                                                 \/*!< transmitter delay compensation offset *\/$/;"	m	struct:__anon30
time_1ms	.\Project\main.c	/^uint32_t time_1ms = 0;$/;"	v
time_segment_1	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t time_segment_1;                                             \/*!< time segment 1 *\/$/;"	m	struct:__anon32
time_segment_2	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t time_segment_2;                                             \/*!< time segment 2 *\/$/;"	m	struct:__anon32
time_triggered	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus time_triggered;                                       \/*!< time triggered communication mode *\/$/;"	m	struct:__anon32
timeout	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^static uint16_t timeout = 0U;$/;"	v	file:
timer	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint16_t              timer;       \/* the timer *\/$/;"	m	struct:__anon80
timer3_interrupt	.\Project\main.c	/^bool timer3_interrupt = true;$/;"	v
timer_auto_reload_shadow_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_auto_reload_shadow_disable(uint32_t timer_periph)$/;"	f
timer_auto_reload_shadow_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_auto_reload_shadow_enable(uint32_t timer_periph)$/;"	f
timer_automatic_output_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_automatic_output_disable(uint32_t timer_periph)$/;"	f
timer_automatic_output_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_automatic_output_enable(uint32_t timer_periph)$/;"	f
timer_autoreload_value_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)$/;"	f
timer_break_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)$/;"	f
timer_break_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_break_disable(uint32_t timer_periph)$/;"	f
timer_break_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_break_enable(uint32_t timer_periph)$/;"	f
timer_break_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^}timer_break_parameter_struct;$/;"	t	typeref:struct:__anon66
timer_break_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)$/;"	f
timer_channel_capture_value_register_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)$/;"	f
timer_channel_complementary_output_polarity_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocnpolarity)$/;"	f
timer_channel_complementary_output_state_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint16_t ocnstate)$/;"	f
timer_channel_control_shadow_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)$/;"	f
timer_channel_control_shadow_update_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint32_t ccuctl)$/;"	f
timer_channel_dma_request_source_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_dma_request_source_select(uint32_t timer_periph, uint32_t dma_request)$/;"	f
timer_channel_input_capture_prescaler_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t prescaler)$/;"	f
timer_channel_input_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)$/;"	f
timer_channel_output_clear_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)$/;"	f
timer_channel_output_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct* ocpara)$/;"	f
timer_channel_output_fast_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)$/;"	f
timer_channel_output_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)$/;"	f
timer_channel_output_polarity_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolarity)$/;"	f
timer_channel_output_pulse_value_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t pulse)$/;"	f
timer_channel_output_shadow_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)$/;"	f
timer_channel_output_state_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)$/;"	f
timer_channel_output_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)$/;"	f
timer_config	.\Bsp\timer.c	/^void timer_config(uint32_t timer_periph, uint32_t time_interval_100us)$/;"	f
timer_config2	.\Bsp\timer.c	/^void timer_config2(uint32_t timer_periph, uint32_t time_interval_100us)$/;"	f
timer_counter_alignment	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)$/;"	f
timer_counter_down_direction	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_counter_down_direction(uint32_t timer_periph)$/;"	f
timer_counter_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^uint32_t timer_counter_read(uint32_t timer_periph)$/;"	f
timer_counter_up_direction	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_counter_up_direction(uint32_t timer_periph)$/;"	f
timer_counter_value_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)$/;"	f
timer_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_deinit(uint32_t timer_periph)$/;"	f
timer_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_disable(uint32_t timer_periph)$/;"	f
timer_dma_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_dma_disable(uint32_t timer_periph, uint16_t dma)$/;"	f
timer_dma_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_dma_enable(uint32_t timer_periph, uint16_t dma)$/;"	f
timer_dma_transfer_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)$/;"	f
timer_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_enable(uint32_t timer_periph)$/;"	f
timer_event_software_generate	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_event_software_generate(uint32_t timer_periph, uint16_t event)$/;"	f
timer_external_clock_mode0_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolarity, uint32_t extfilter)$/;"	f
timer_external_clock_mode1_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolarity, uint32_t extfilter)$/;"	f
timer_external_clock_mode1_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_external_clock_mode1_disable(uint32_t timer_periph)$/;"	f
timer_external_trigger_as_external_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger, uint16_t extpolarity, uint32_t extfilter)$/;"	f
timer_external_trigger_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolarity, uint32_t extfilter)$/;"	f
timer_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_flag_clear(uint32_t timer_periph, uint32_t flag)$/;"	f
timer_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)$/;"	f
timer_hall_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)    $/;"	f
timer_ic_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^}timer_ic_parameter_struct;$/;"	t	typeref:struct:__anon68
timer_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)$/;"	f
timer_input_capture_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct* icpara)$/;"	f
timer_input_pwm_capture_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct* icpwm)$/;"	f
timer_input_trigger_source_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)$/;"	f
timer_internal_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_internal_clock_config(uint32_t timer_periph)$/;"	f
timer_internal_trigger_as_external_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)$/;"	f
timer_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)$/;"	f
timer_master_output_trigger_source_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)$/;"	f
timer_master_slave_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)$/;"	f
timer_oc_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^}timer_oc_parameter_struct;$/;"	t	typeref:struct:__anon67
timer_output_value_selection_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)$/;"	f
timer_parameter_struct	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_timer.h	/^}timer_parameter_struct;$/;"	t	typeref:struct:__anon65
timer_prescaler_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint32_t pscreload)$/;"	f
timer_prescaler_read	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^uint16_t timer_prescaler_read(uint32_t timer_periph)$/;"	f
timer_primary_output_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)$/;"	f
timer_quadrature_decoder_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode, uint16_t ic0polarity, uint16_t ic1polarity)$/;"	f
timer_repetition_value_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)$/;"	f
timer_single_pulse_mode_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)$/;"	f
timer_slave_mode_select	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)$/;"	f
timer_struct_para_init	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_struct_para_init(timer_parameter_struct* initpara)$/;"	f
timer_update_event_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_update_event_disable(uint32_t timer_periph)$/;"	f
timer_update_event_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_update_event_enable(uint32_t timer_periph)$/;"	f
timer_update_source_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_update_source_config(uint32_t timer_periph, uint32_t update)$/;"	f
timer_write_chxval_register_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_timer.c	/^void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)$/;"	f
timing_pts	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_can.c	/^static const uint32_t timing_pts[23][2] = {$/;"	v	file:
tran_type	.\Project\main.c	/^    uint8_t tran_type;$/;"	m	struct:__anon115	file:
trans_fifo_order	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    ControlStatus trans_fifo_order;                                     \/*!< transmit FIFO order *\/$/;"	m	struct:__anon32
trans_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_spi.h	/^    uint32_t trans_mode;                                                        \/*!< SPI transtype *\/$/;"	m	struct:__anon64
tx_data	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t tx_data[64];                                                \/*!< transmit data *\/$/;"	m	struct:__anon33
tx_dlen	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t tx_dlen;                                                    \/*!< data length *\/$/;"	m	struct:__anon33
tx_efid	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint32_t tx_efid;                                                   \/*!< extended format frame identifier *\/$/;"	m	struct:__anon33
tx_ff	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t tx_ff;                                                      \/*!< format of frame, standard or extended format *\/$/;"	m	struct:__anon33
tx_ft	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t tx_ft;                                                      \/*!< type of frame, data or remote *\/$/;"	m	struct:__anon33
tx_sfid	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint32_t tx_sfid;                                                   \/*!< standard format frame identifier *\/$/;"	m	struct:__anon33
type	.\Project\main.c	/^    uint8_t type;$/;"	m	struct:__anon115	file:
type_a_rank	.\Bsp\74HC4051BQ.c	/^uint8_t type_a_rank[8] = {6, 5, 4, 7, 0, 3, 1, 2};$/;"	v
type_b_rank	.\Bsp\74HC4051BQ.c	/^uint8_t type_b_rank[8] = {5, 6, 7, 4, 3, 0, 2, 1};$/;"	v
u16	.\Firmware\CMSIS\core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon17::__anon18
u32	.\Firmware\CMSIS\core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon17::__anon18
u8	.\Bsp\i2c.h	9;"	d
u8	.\Firmware\CMSIS\core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon17::__anon18
udelay	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    void (*udelay) (const uint32_t usec);$/;"	m	struct:__anon105
unrecovered_error	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    void (*unrecovered_error)           (void);                 \/* the user callback unrecovered error function *\/$/;"	m	struct:__anon82
urb_state	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    urb_state_enum  urb_state;    \/* URB state *\/$/;"	m	struct:__anon102
urb_state_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}urb_state_enum;$/;"	t	typeref:enum:__anon94
usart0_init	.\Bsp\uart.c	/^void usart0_init(void)$/;"	f
usart_address_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_address_config(uint32_t usart_periph, uint8_t addr)$/;"	f
usart_baudrate_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)$/;"	f
usart_block_length_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_block_length_config(uint32_t usart_periph, uint32_t bl)$/;"	f
usart_data_first_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_data_first_config(uint32_t usart_periph, uint32_t msbf)$/;"	f
usart_data_receive	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^uint16_t usart_data_receive(uint32_t usart_periph)$/;"	f
usart_data_transmit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_data_transmit(uint32_t usart_periph, uint32_t data)$/;"	f
usart_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_deinit(uint32_t usart_periph)$/;"	f
usart_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_disable(uint32_t usart_periph)$/;"	f
usart_dma_receive_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)$/;"	f
usart_dma_transmit_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)$/;"	f
usart_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_enable(uint32_t usart_periph)$/;"	f
usart_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)$/;"	f
usart_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^}usart_flag_enum;$/;"	t	typeref:enum:__anon69
usart_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)$/;"	f
usart_guard_time_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_guard_time_config(uint32_t usart_periph, uint32_t guat)$/;"	f
usart_halfduplex_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_halfduplex_disable(uint32_t usart_periph)$/;"	f
usart_halfduplex_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_halfduplex_enable(uint32_t usart_periph)$/;"	f
usart_hardware_flow_coherence_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_hardware_flow_coherence_config(uint32_t usart_periph, uint32_t hcm)$/;"	f
usart_hardware_flow_cts_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_hardware_flow_cts_config(uint32_t usart_periph, uint32_t ctsconfig)$/;"	f
usart_hardware_flow_rts_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_hardware_flow_rts_config(uint32_t usart_periph, uint32_t rtsconfig)$/;"	f
usart_interrupt_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_interrupt_disable(uint32_t usart_periph, usart_interrupt_enum interrupt)$/;"	f
usart_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)$/;"	f
usart_interrupt_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^}usart_interrupt_enum;$/;"	t	typeref:enum:__anon71
usart_interrupt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)$/;"	f
usart_interrupt_flag_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^}usart_interrupt_flag_enum;$/;"	t	typeref:enum:__anon70
usart_interrupt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)$/;"	f
usart_invert_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_invert_config(uint32_t usart_periph, usart_invert_enum invertpara)$/;"	f
usart_invert_enum	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_usart.h	/^}usart_invert_enum;$/;"	t	typeref:enum:__anon72
usart_irda_lowpower_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_irda_lowpower_config(uint32_t usart_periph, uint32_t irlp)$/;"	f
usart_irda_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_irda_mode_disable(uint32_t usart_periph)$/;"	f
usart_irda_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_irda_mode_enable(uint32_t usart_periph)$/;"	f
usart_lin_break_detection_length_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_lin_break_detection_length_config(uint32_t usart_periph, uint32_t lblen)$/;"	f
usart_lin_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_lin_mode_disable(uint32_t usart_periph)$/;"	f
usart_lin_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_lin_mode_enable(uint32_t usart_periph)$/;"	f
usart_mute_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_mute_mode_disable(uint32_t usart_periph)$/;"	f
usart_mute_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_mute_mode_enable(uint32_t usart_periph)$/;"	f
usart_mute_mode_wakeup_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_mute_mode_wakeup_config(uint32_t usart_periph, uint32_t wmethod)$/;"	f
usart_parity_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)$/;"	f
usart_prescaler_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_prescaler_config(uint32_t usart_periph, uint8_t psc)$/;"	f
usart_receive_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)$/;"	f
usart_receiver_timeout_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_receiver_timeout_disable(uint32_t usart_periph)$/;"	f
usart_receiver_timeout_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_receiver_timeout_enable(uint32_t usart_periph)$/;"	f
usart_receiver_timeout_threshold_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_receiver_timeout_threshold_config(uint32_t usart_periph, uint32_t rtimeout)$/;"	f
usart_send_break	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_send_break(uint32_t usart_periph)$/;"	f
usart_smartcard_autoretry_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_smartcard_autoretry_config(uint32_t usart_periph, uint32_t scrtnum)$/;"	f
usart_smartcard_mode_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_smartcard_mode_disable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_smartcard_mode_enable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_nack_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_smartcard_mode_nack_disable(uint32_t usart_periph)$/;"	f
usart_smartcard_mode_nack_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_smartcard_mode_nack_enable(uint32_t usart_periph)$/;"	f
usart_stop_bit_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)$/;"	f
usart_synchronous_clock_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_synchronous_clock_config(uint32_t usart_periph, uint32_t clen, uint32_t cph, uint32_t cpl)$/;"	f
usart_synchronous_clock_disable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_synchronous_clock_disable(uint32_t usart_periph)$/;"	f
usart_synchronous_clock_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_synchronous_clock_enable(uint32_t usart_periph)$/;"	f
usart_transmit_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)$/;"	f
usart_word_length_set	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_usart.c	/^void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)$/;"	f
usb_clock_ungate	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^void usb_clock_ungate(usb_core_handle_struct *pudev)$/;"	f
usb_commonint_enable	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^static void usb_commonint_enable (usb_core_handle_struct *pudev)$/;"	f	file:
usb_core_cfgs_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usb_core_cfgs_struct;$/;"	t	typeref:struct:__anon95
usb_core_handle_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usb_core_handle_struct;$/;"	t	typeref:struct:__anon105
usb_core_id_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^}usb_core_id_enum;$/;"	t	typeref:enum:__anon106
usb_core_init	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_core_init (usb_core_handle_struct *pudev)$/;"	f
usb_core_reset	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^static usb_status_enum usb_core_reset (usb_core_handle_struct *pudev)$/;"	f	file:
usb_core_select	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_core_select (usb_core_handle_struct *pudev, usb_core_id_enum core_id)$/;"	f
usb_descriptor_configuration_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^} usb_descriptor_configuration_struct;$/;"	t	typeref:struct:__anon111
usb_descriptor_device_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^} usb_descriptor_device_struct;$/;"	t	typeref:struct:__anon110
usb_descriptor_endpoint_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^} usb_descriptor_endpoint_struct;$/;"	t	typeref:struct:__anon113
usb_descriptor_header_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^} usb_descriptor_header_struct;$/;"	t	typeref:struct:__anon109
usb_descriptor_interface_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^} usb_descriptor_interface_struct;$/;"	t	typeref:struct:__anon112
usb_descriptor_language_id_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^}usb_descriptor_language_id_struct;$/;"	t	typeref:struct:__anon114
usb_devcore_init	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_devcore_init (usb_core_handle_struct *pudev)$/;"	f
usb_device_req_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usb_device_req_struct;$/;"	t	typeref:struct:__anon100
usb_device_stop	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^void usb_device_stop (usb_core_handle_struct *pudev)$/;"	f
usb_devint_enable	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^static usb_status_enum usb_devint_enable(usb_core_handle_struct *pudev)$/;"	f	file:
usb_dir_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usb_dir_enum;$/;"	t	typeref:enum:__anon98
usb_ep0_startout	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^void usb_ep0_startout(usb_core_handle_struct *pudev)$/;"	f
usb_ep_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usb_ep_struct;$/;"	t	typeref:struct:__anon99
usb_fifo_read	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^void *usb_fifo_read (uint8_t *dest, uint16_t len)$/;"	f
usb_fifo_write	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_fifo_write (uint8_t *src, uint8_t chep_num, uint16_t len)$/;"	f
usb_host_stop	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^void usb_host_stop(usb_core_handle_struct *pudev)$/;"	f
usb_hostchannel_halt	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_hostchannel_halt(usb_core_handle_struct *pudev, uint8_t hc_num)$/;"	f
usb_hostchannel_init	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_hostchannel_init(usb_core_handle_struct *pudev, uint8_t hc_num)$/;"	f
usb_hostchannel_startxfer	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_hostchannel_startxfer(usb_core_handle_struct *pudev, uint8_t hc_num)$/;"	f
usb_hostchannel_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usb_hostchannel_struct;$/;"	t	typeref:struct:__anon102
usb_hostcore_init	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_hostcore_init (usb_core_handle_struct *pudev)$/;"	f
usb_hostint_enable	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_hostint_enable (usb_core_handle_struct *pudev)$/;"	f
usb_mode_set	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_mode_set (usb_core_handle_struct *pudev, uint8_t mode)$/;"	f
usb_port_reset	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^uint32_t usb_port_reset (usb_core_handle_struct *pudev)$/;"	f
usb_remotewakeup_active	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^void usb_remotewakeup_active(usb_core_handle_struct *pudev)$/;"	f
usb_rxfifo_flush	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_rxfifo_flush (usb_core_handle_struct *pudev)$/;"	f
usb_setup_union	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^}usb_setup_union;$/;"	t	typeref:union:__anon108
usb_speed_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_defines.h	/^}usb_speed_enum;$/;"	t	typeref:enum:__anon107
usb_status_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usb_status_enum;$/;"	t	typeref:enum:__anon92
usb_txfifo_flush	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^usb_status_enum usb_txfifo_flush (usb_core_handle_struct *pudev, uint8_t fifo_num)$/;"	f
usb_vbus_drive	.\Firmware\GD32E10x_usbfs_driver\Source\usb_core.c	/^void usb_vbus_drive (usb_core_handle_struct *pudev, uint8_t state)$/;"	f
usbd_clrfeature	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_clrfeature (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_configuration_descriptor_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static uint8_t* usbd_configuration_descriptor_get (usb_core_handle_struct *pudev, uint8_t index, uint16_t *plen)$/;"	f	file:
usbd_control_state_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usbd_control_state_enum;$/;"	t	typeref:enum:__anon97
usbd_ctlrx	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^usbd_status_enum  usbd_ctlrx (usb_core_handle_struct *pudev, uint8_t *pbuf, uint16_t len)$/;"	f
usbd_ctlstatus_rx	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^usbd_status_enum  usbd_ctlstatus_rx (usb_core_handle_struct *pudev)$/;"	f
usbd_ctlstatus_tx	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^usbd_status_enum  usbd_ctlstatus_tx (usb_core_handle_struct *pudev)$/;"	f
usbd_ctltx	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^usbd_status_enum  usbd_ctltx (usb_core_handle_struct *pudev, uint8_t *pbuf, uint16_t len)$/;"	f
usbd_device_class_request	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static usbd_status_enum usbd_device_class_request (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_device_descriptor_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static uint8_t* usbd_device_descriptor_get (usb_core_handle_struct *pudev, uint8_t index, uint16_t *plen)$/;"	f	file:
usbd_emptytxfifo_write	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_emptytxfifo_write(usb_core_handle_struct *pudev, uint8_t ep_num)$/;"	f	file:
usbd_enum_error	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^void usbd_enum_error(usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f
usbd_ep_clear_stall	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void usbd_ep_clear_stall (usb_core_handle_struct *pudev, uint8_t ep_addr)$/;"	f
usbd_ep_deinit	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void usbd_ep_deinit (usb_core_handle_struct *pudev, uint8_t ep_addr)$/;"	f
usbd_ep_fifo_flush	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void  usbd_ep_fifo_flush (usb_core_handle_struct *pudev, uint8_t ep_addr)$/;"	f
usbd_ep_init	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void usbd_ep_init (usb_core_handle_struct *pudev, const usb_descriptor_endpoint_struct *ep_desc)$/;"	f
usbd_ep_rx	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void usbd_ep_rx (usb_core_handle_struct *pudev, uint8_t ep_addr, uint8_t *pbuf, uint16_t buf_len)$/;"	f
usbd_ep_stall	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void  usbd_ep_stall (usb_core_handle_struct *pudev, uint8_t ep_addr)$/;"	f
usbd_ep_tx	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void  usbd_ep_tx (usb_core_handle_struct *pudev, uint8_t ep_addr, uint8_t *pbuf, uint32_t buf_len)$/;"	f
usbd_getconfig	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_getconfig (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_getdescriptor	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_getdescriptor (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_getinterface	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_getinterface (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_getstatus	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_getstatus (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_in_transaction	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^usbd_status_enum usbd_in_transaction (usb_core_handle_struct *pudev, uint8_t endp_num)$/;"	f
usbd_init	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^void usbd_init (usb_core_handle_struct *pudev, usb_core_id_enum core_id)$/;"	f
usbd_int_cb_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbd_int.h	/^}usbd_int_cb_struct;$/;"	t	typeref:struct:__anon73
usbd_intf_earlysuspend	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_earlysuspend (usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_enumfinish	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_enumfinish(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_inep	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_inep(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_isoinincomplete	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_isoinincomplete(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_isooutincomplete	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_isooutincomplete(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_otg	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_otg(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_outep	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_outep (usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_reset	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_reset(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_resume	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_resume (usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_rxfifo	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_rxfifo (usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_sessionrequest	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_sessionrequest(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_sof	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_sof(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_intf_suspend	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^static uint32_t usbd_intf_suspend(usb_core_handle_struct *pudev)$/;"	f	file:
usbd_isr	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_int.c	/^uint32_t usbd_isr (usb_core_handle_struct *pudev)$/;"	f
usbd_out_transaction	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^usbd_status_enum usbd_out_transaction (usb_core_handle_struct *pudev, uint8_t endp_num)$/;"	f
usbd_reserved	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_reserved (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_rxcount_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_core.c	/^uint16_t  usbd_rxcount_get (usb_core_handle_struct *pudev, uint8_t ep_num)$/;"	f
usbd_setaddress	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_setaddress (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_setconfig	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_setconfig (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_setdescriptor	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_setdescriptor (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_setfeature	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_setfeature (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_setinterface	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_setinterface (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_setup_request_parse	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void usbd_setup_request_parse(usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_setup_transaction	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^usbd_status_enum usbd_setup_transaction(usb_core_handle_struct *pudev)$/;"	f
usbd_standard_request	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static usbd_status_enum  usbd_standard_request (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_status_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^}usbd_status_enum;$/;"	t	typeref:enum:__anon96
usbd_string_descriptor_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static uint8_t* usbd_string_descriptor_get (usb_core_handle_struct *pudev, uint8_t index, uint16_t *plen)$/;"	f	file:
usbd_synchframe	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static void  usbd_synchframe (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbd_vendor_request	.\Firmware\GD32E10x_usbfs_driver\Source\usbd_std.c	/^static usbd_status_enum  usbd_vendor_request (usb_core_handle_struct *pudev, usb_device_req_struct *req)$/;"	f	file:
usbh_allchannel_dealloc	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_hcs.c	/^uint8_t usbh_allchannel_dealloc (usb_core_handle_struct *pudev)$/;"	f
usbh_backup_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    backup_state_struct                  usbh_backup_state;                            \/* the usbh backup state variable *\/$/;"	m	struct:__anon84
usbh_cfg_desc	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^uint8_t usbh_cfg_desc[512];$/;"	v
usbh_cfg_desc_parse	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void  usbh_cfg_desc_parse (usb_descriptor_configuration_struct *cfg_desc,$/;"	f
usbh_channel_alloc	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_hcs.c	/^uint8_t usbh_channel_alloc (usb_core_handle_struct *pudev, uint8_t ep_addr)$/;"	f
usbh_channel_free	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_hcs.c	/^uint8_t usbh_channel_free (usb_core_handle_struct *pudev, uint8_t index)$/;"	f
usbh_channel_modify	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_hcs.c	/^uint8_t usbh_channel_modify (usb_core_handle_struct *pudev,$/;"	f
usbh_channel_open	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_hcs.c	/^uint8_t usbh_channel_open (usb_core_handle_struct *pudev, $/;"	f
usbh_connected	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^uint8_t usbh_connected (usb_core_handle_struct *pudev)$/;"	f
usbh_ctltx_setup	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^usbh_status_enum usbh_ctltx_setup (usb_core_handle_struct *pudev, uint8_t *buf, uint8_t  hc_num)$/;"	f
usbh_ctrl_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}usbh_ctrl_struct;$/;"	t	typeref:struct:__anon80
usbh_current_state	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              usbh_current_state;                                 \/* current state *\/$/;"	m	struct:__anon88
usbh_current_state_stack_top	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    int8_t                               usbh_current_state_stack_top;                       \/* the current state top *\/$/;"	m	struct:__anon88
usbh_current_state_table	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    state_table_struct*                  usbh_current_state_table;                           \/* current state table *\/$/;"	m	struct:__anon88
usbh_current_state_table_size	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              usbh_current_state_table_size;                      \/* current state table size *\/$/;"	m	struct:__anon88
usbh_deinit	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^usbh_status_enum usbh_deinit(usb_core_handle_struct *pudev, $/;"	f
usbh_device_desc_parse	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void usbh_device_desc_parse (usb_descriptor_device_struct *dev_desc, uint8_t *buf, uint16_t len)$/;"	f
usbh_device_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}usbh_device_struct;$/;"	t	typeref:struct:__anon81
usbh_disconnected	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^uint8_t usbh_disconnected (usb_core_handle_struct *pudev)$/;"	f
usbh_endpoint_desc_parse	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void  usbh_endpoint_desc_parse (usb_descriptor_endpoint_struct *ep_desc, uint8_t *buf)$/;"	f
usbh_enum_addr_set	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void usbh_enum_addr_set(usb_core_handle_struct *pudev, $/;"	f
usbh_enum_cfg_set	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void usbh_enum_cfg_set(usb_core_handle_struct *pudev, $/;"	f
usbh_enum_desc_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void usbh_enum_desc_get(usb_core_handle_struct *pudev, $/;"	f
usbh_freechannel_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_hcs.c	/^static uint16_t usbh_freechannel_get (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_hcd_int_cb	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^usbh_hcd_int_cb_struct usbh_hcd_int_cb = $/;"	v
usbh_hcd_int_cb_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_int.h	/^}usbh_hcd_int_cb_struct;$/;"	t	typeref:struct:__anon90
usbh_hcd_int_fops	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^usbh_hcd_int_cb_struct  *usbh_hcd_int_fops = &usbh_hcd_int_cb;$/;"	v
usbh_host_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}usbh_host_struct;$/;"	t	typeref:struct:__anon84
usbh_interface_desc_parse	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void  usbh_interface_desc_parse (usb_descriptor_interface_struct *itf_desc, uint8_t *buf)$/;"	f
usbh_intf_disconnect	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_disconnect (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_intf_hc	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_hc (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_intf_hc_in	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_hc_in (usb_core_handle_struct *pudev, uint8_t channel_num)$/;"	f	file:
usbh_intf_hc_out	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_hc_out (usb_core_handle_struct *pudev, uint8_t channel_num)$/;"	f	file:
usbh_intf_iso_incomplete_xfer	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_iso_incomplete_xfer (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_intf_nptxfifo_empty	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_nptxfifo_empty (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_intf_port	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_port (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_intf_ptxfifo_empty	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_ptxfifo_empty (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_intf_rxfifo_noempty	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_rxfifo_noempty (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_intf_sof	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^static uint32_t usbh_intf_sof (usb_core_handle_struct *pudev)$/;"	f	file:
usbh_isr	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_int.c	/^uint32_t usbh_isr (usb_core_handle_struct *pudev)$/;"	f
usbh_next_desc_get	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^usb_descriptor_header_struct *usbh_next_desc_get (uint8_t *pbuf, uint16_t *ptr)$/;"	f
usbh_regist_state_table	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usbh_state_regist_table_struct       usbh_regist_state_table[MAX_USBH_STATE_TABLE_NUM];  \/* the array of regist state table *\/$/;"	m	struct:__anon88
usbh_regist_state_table_num	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    uint8_t                              usbh_regist_state_table_num;                        \/* the number of regist state table *\/$/;"	m	struct:__anon88
usbh_sof	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_core.c	/^uint8_t usbh_sof (usb_core_handle_struct *pudev)$/;"	f
usbh_state_handle_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^} usbh_state_handle_struct;$/;"	t	typeref:struct:__anon88
usbh_state_regist_table_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^} usbh_state_regist_table_struct;$/;"	t	typeref:struct:__anon87
usbh_state_stack_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^} usbh_state_stack_struct;$/;"	t	typeref:struct:__anon86
usbh_status_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}usbh_status_enum;$/;"	t	typeref:enum:__anon78
usbh_string_desc_parse	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_std.c	/^void usbh_string_desc_parse (uint8_t* psrc, uint8_t* pdest, uint16_t len)$/;"	f
usbh_user_callback_struct	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}usbh_user_callback_struct;$/;"	t	typeref:struct:__anon82
usbh_user_status_enum	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^}usbh_user_status_enum;$/;"	t	typeref:enum:__anon79
usbh_xfer	.\Firmware\GD32E10x_usbfs_driver\Source\usbh_ctrl.c	/^usbh_status_enum usbh_xfer (usb_core_handle_struct *pudev, $/;"	f
user_application	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    int  (*user_application)            (usb_core_handle_struct *pudev, uint8_t id);          $/;"	m	struct:__anon82
user_input	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usbh_user_status_enum (*user_input) (void);                 \/* the user callback user input function *\/$/;"	m	struct:__anon82
usr_cb	.\Firmware\GD32E10x_usbfs_driver\Include\usbh_core.h	/^    usbh_user_callback_struct           *usr_cb;                                       \/* the user callback function *\/$/;"	m	struct:__anon84
value	.\Bsp\math_filter.h	/^    uint8_t value;$/;"	m	struct:value_pos
value_pos	.\Bsp\math_filter.h	/^typedef struct value_pos {$/;"	s
value_pos_aggregate	.\Bsp\math_filter.h	/^typedef struct value_pos_aggregate{$/;"	s
value_pos_aggregate_t	.\Bsp\math_filter.h	/^} value_pos_aggregate_t;$/;"	t	typeref:struct:value_pos_aggregate
value_pos_t	.\Bsp\math_filter.h	/^} value_pos_t;$/;"	t	typeref:struct:value_pos
vbus_drive	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    void (*vbus_drive)     (void *pudev, uint8_t state);   \/* the vbus driver function *\/$/;"	m	struct:__anon103
w	.\Firmware\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon11
w	.\Firmware\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon5
w	.\Firmware\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon7
w	.\Firmware\CMSIS\core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon9
wIndex	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint16_t        wIndex;         \/* USB device request index *\/$/;"	m	struct:__anon100
wIndex	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^        uint16_t          wIndex;         \/*!< index of setup packet *\/$/;"	m	struct:__anon108::_setup_packet_struct
wLANGID	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint16_t wLANGID;                     \/*!< LANGID code *\/$/;"	m	struct:__anon114
wLength	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint16_t        wLength;        \/* USB device request length *\/$/;"	m	struct:__anon100
wLength	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^        uint16_t          wLength;        \/*!< length of setup packet *\/$/;"	m	struct:__anon108::_setup_packet_struct
wMaxPacketSize	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint16_t wMaxPacketSize;              \/*!< size of the endpoint bank, in bytes *\/$/;"	m	struct:__anon113
wTotalLength	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^    uint16_t wTotalLength;                \/*!< size of the configuration descriptor header,and all sub descriptors inside the configuration *\/$/;"	m	struct:__anon111
wValue	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint16_t        wValue;         \/* USB device request value *\/$/;"	m	struct:__anon100
wValue	.\Firmware\GD32E10x_usbfs_driver\Include\usb_std.h	/^        uint16_t          wValue;         \/*!< value of setup packet *\/$/;"	m	struct:__anon108::_setup_packet_struct
working_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_can.h	/^    uint8_t working_mode;                                               \/*!< CAN working mode *\/ $/;"	m	struct:__anon32
wrap_burst_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t wrap_burst_mode;                                           \/*!< enable or disable the wrap burst mode *\/$/;"	m	struct:__anon44
write_mode	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    uint32_t write_mode;                                                \/*!< the write mode, synchronous mode or asynchronous mode *\/$/;"	m	struct:__anon44
write_timing	.\Firmware\GD32E10x_standard_peripheral\Include\gd32e10x_exmc.h	/^    exmc_norsram_timing_parameter_struct* write_timing;                 \/*!< timing parameters for write when the extended mode is used *\/$/;"	m	struct:__anon44
wwdgt_config	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	/^void wwdgt_config(uint16_t counter, uint16_t window, uint32_t prescaler)$/;"	f
wwdgt_counter_update	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	/^void wwdgt_counter_update(uint16_t counter_value)$/;"	f
wwdgt_deinit	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	/^void wwdgt_deinit(void)$/;"	f
wwdgt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	/^void wwdgt_enable(void)$/;"	f
wwdgt_flag_clear	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	/^void wwdgt_flag_clear(void)$/;"	f
wwdgt_flag_get	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	/^FlagStatus wwdgt_flag_get(void)$/;"	f
wwdgt_interrupt_enable	.\Firmware\GD32E10x_standard_peripheral\Source\gd32e10x_wwdgt.c	/^void wwdgt_interrupt_enable(void)$/;"	f
xPSR_Type	.\Firmware\CMSIS\core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon9
x_max	.\Bsp\74HC4051BQ.h	/^    uint8_t x_max;$/;"	m	struct:__anon2
xfer_buff	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        *xfer_buff;    \/* transfer buffer *\/$/;"	m	struct:__anon102
xfer_buff	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint8_t        *xfer_buff;   \/* USB transfer buffer *\/$/;"	m	struct:__anon99
xfer_count	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        xfer_count;   \/* trasnfer count *\/$/;"	m	struct:__anon102
xfer_count	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        xfer_count;  \/* USB transfer count *\/$/;"	m	struct:__anon99
xfer_len	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        xfer_len;     \/* transfer length *\/$/;"	m	struct:__anon102
xfer_len	.\Firmware\GD32E10x_usbfs_driver\Include\usb_core.h	/^    uint32_t        xfer_len;    \/* USB transfer length *\/$/;"	m	struct:__anon99
y_max	.\Bsp\74HC4051BQ.h	/^    uint8_t y_max;$/;"	m	struct:__anon2
