-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Fri Nov 30 12:15:35 2018
-- Host        : L3712-13 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               X:/Bureau/HDMI_3610/3610_4/1490679_1771119/lab4_vivado/lab4_vivado.srcs/sources_1/bd/design_1/ip/design_1_sobel_filter_0_0/design_1_sobel_filter_0_0_sim_netlist.vhdl
-- Design      : design_1_sobel_filter_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_getVal is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    addr0 : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \fullIndex_1_reg_168_reg[12]_0\ : out STD_LOGIC;
    \fullIndex_1_reg_168_reg[12]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_getVal_fu_444_ap_start_reg_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_13_cast_reg_1650_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \exitcond_flatten_reg_1587_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    \tmp_15_reg_1666_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_470_reg[13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    grp_getVal_fu_444_ap_ce : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_getVal : entity is "getVal";
end design_1_sobel_filter_0_0_getVal;

architecture STRUCTURE of design_1_sobel_filter_0_0_getVal is
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \^ap_reg_ioackin_gmem1_wready_reg\ : STD_LOGIC;
  signal fullIndex_1_fu_152_p3 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal \fullIndex_1_reg_168[11]_i_10_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_11_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_12_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_13_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_14_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_15_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_16_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_17_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_5_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_6_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_7_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_8_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[11]_i_9_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_12_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_13_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_14_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_15_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_17_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_18_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_19_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_20_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_21_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_22_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_23_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_24_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_25_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_26_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_27_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_10_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_11_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_12_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_13_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_14_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_15_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_16_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_17_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_2_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_3_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_4_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_5_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_6_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_7_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_8_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[3]_i_9_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_10_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_2_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_3_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_4_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_5_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_6_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_7_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_8_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[7]_i_9_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_3_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_3_n_7\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_3_n_8\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_3_n_9\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_4_n_8\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[11]_i_4_n_9\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[12]_i_6_n_7\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[12]_i_6_n_9\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[12]_i_7_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[12]_i_7_n_7\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[12]_i_7_n_8\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[12]_i_7_n_9\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \fullIndex_1_reg_168_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal fullIndex_2_cast_fu_124_p1 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal fullIndex_3_fu_134_p2 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal fullIndex_fu_104_p2 : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal \fullIndex_fu_104_p2__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_getVal_fu_444_Y_address0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_fullIndex_1_reg_168_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_fullIndex_1_reg_168_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_fullIndex_1_reg_168_reg[12]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fullIndex_1_reg_168_reg[12]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fullIndex_1_reg_168_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fullIndex_1_reg_168_reg[12]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_fullIndex_1_reg_168_reg[12]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fullIndex_1_reg_168_reg[12]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fullIndex_1_reg_168[12]_i_26\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \fullIndex_1_reg_168[12]_i_27\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \fullIndex_1_reg_168[3]_i_17\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \fullIndex_1_reg_168[3]_i_8\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \fullIndex_1_reg_168[7]_i_10\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \fullIndex_1_reg_168[7]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of mem_reg_i_33 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of mem_reg_i_34 : label is "soft_lutpair1";
begin
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  ap_reg_ioackin_gmem1_WREADY_reg <= \^ap_reg_ioackin_gmem1_wready_reg\;
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_reg[0]\,
      I1 => \or_cond_mid2_reg_1613_reg[0]\,
      O => \ap_CS_fsm_reg[4]\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_getVal_fu_444_ap_start_reg_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\fullIndex_1_reg_168[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => fullIndex_fu_104_p2(10),
      I1 => \fullIndex_1_reg_168_reg[12]_i_7_n_6\,
      I2 => fullIndex_3_fu_134_p2(10),
      I3 => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      I4 => fullIndex_2_cast_fu_124_p1(10),
      O => fullIndex_1_fu_152_p3(10)
    );
\fullIndex_1_reg_168[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => fullIndex_fu_104_p2(11),
      I1 => \fullIndex_1_reg_168_reg[12]_i_7_n_6\,
      I2 => fullIndex_3_fu_134_p2(11),
      I3 => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      I4 => fullIndex_2_cast_fu_124_p1(11),
      O => fullIndex_1_fu_152_p3(11)
    );
\fullIndex_1_reg_168[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC939393C9"
    )
        port map (
      I0 => \reg_470_reg[13]\(8),
      I1 => \reg_470_reg[13]\(10),
      I2 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I3 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I4 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I5 => \reg_470_reg[13]\(9),
      O => \fullIndex_1_reg_168[11]_i_10_n_6\
    );
\fullIndex_1_reg_168[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C9C96C939393C9"
    )
        port map (
      I0 => \fullIndex_1_reg_168[11]_i_17_n_6\,
      I1 => \reg_470_reg[13]\(9),
      I2 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I3 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I4 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I5 => \reg_470_reg[13]\(8),
      O => \fullIndex_1_reg_168[11]_i_11_n_6\
    );
\fullIndex_1_reg_168[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6999"
    )
        port map (
      I0 => \reg_470_reg[13]\(8),
      I1 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I2 => \reg_470_reg[13]\(7),
      I3 => \reg_470_reg[13]\(6),
      O => \fullIndex_1_reg_168[11]_i_12_n_6\
    );
\fullIndex_1_reg_168[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fullIndex_fu_104_p2(9),
      O => \fullIndex_1_reg_168[11]_i_13_n_6\
    );
\fullIndex_1_reg_168[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fullIndex_fu_104_p2(11),
      O => \fullIndex_1_reg_168[11]_i_14_n_6\
    );
\fullIndex_1_reg_168[11]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fullIndex_fu_104_p2(10),
      O => \fullIndex_1_reg_168[11]_i_15_n_6\
    );
\fullIndex_1_reg_168[11]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fullIndex_fu_104_p2(9),
      O => \fullIndex_1_reg_168[11]_i_16_n_6\
    );
\fullIndex_1_reg_168[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \reg_470_reg[13]\(7),
      I1 => \reg_470_reg[13]\(6),
      O => \fullIndex_1_reg_168[11]_i_17_n_6\
    );
\fullIndex_1_reg_168[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \reg_470_reg[13]\(9),
      I1 => \fullIndex_1_reg_168[12]_i_27_n_6\,
      I2 => \reg_470_reg[13]\(10),
      O => \fullIndex_1_reg_168[11]_i_5_n_6\
    );
\fullIndex_1_reg_168[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FCAB02"
    )
        port map (
      I0 => \reg_470_reg[13]\(8),
      I1 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I2 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I3 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I4 => \reg_470_reg[13]\(9),
      O => \fullIndex_1_reg_168[11]_i_6_n_6\
    );
\fullIndex_1_reg_168[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008888088800008"
    )
        port map (
      I0 => \reg_470_reg[13]\(6),
      I1 => \reg_470_reg[13]\(7),
      I2 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I3 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I4 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I5 => \reg_470_reg[13]\(8),
      O => \fullIndex_1_reg_168[11]_i_7_n_6\
    );
\fullIndex_1_reg_168[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8887777877788887"
    )
        port map (
      I0 => \reg_470_reg[13]\(6),
      I1 => \reg_470_reg[13]\(7),
      I2 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I3 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I4 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I5 => \reg_470_reg[13]\(8),
      O => \fullIndex_1_reg_168[11]_i_8_n_6\
    );
\fullIndex_1_reg_168[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C3C69C3"
    )
        port map (
      I0 => \reg_470_reg[13]\(9),
      I1 => \reg_470_reg[13]\(11),
      I2 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I3 => \fullIndex_1_reg_168[12]_i_27_n_6\,
      I4 => \reg_470_reg[13]\(10),
      O => \fullIndex_1_reg_168[11]_i_9_n_6\
    );
\fullIndex_1_reg_168[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(18),
      I1 => Q(15),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(1),
      I5 => Q(3),
      O => \fullIndex_1_reg_168_reg[12]_1\
    );
\fullIndex_1_reg_168[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fullIndex_1_reg_168[12]_i_24_n_6\,
      I1 => \fullIndex_1_reg_168[12]_i_25_n_6\,
      I2 => Q(5),
      I3 => Q(2),
      I4 => Q(16),
      I5 => Q(0),
      O => \fullIndex_1_reg_168_reg[12]_0\
    );
\fullIndex_1_reg_168[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF51F500"
    )
        port map (
      I0 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I2 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I3 => \reg_470_reg[13]\(12),
      I4 => \reg_470_reg[13]\(11),
      O => \fullIndex_1_reg_168[12]_i_12_n_6\
    );
\fullIndex_1_reg_168[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8338"
    )
        port map (
      I0 => \reg_470_reg[13]\(10),
      I1 => \fullIndex_1_reg_168[12]_i_27_n_6\,
      I2 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I3 => \reg_470_reg[13]\(11),
      O => \fullIndex_1_reg_168[12]_i_13_n_6\
    );
\fullIndex_1_reg_168[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8ECEE37371311"
    )
        port map (
      I0 => \reg_470_reg[13]\(11),
      I1 => \reg_470_reg[13]\(12),
      I2 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I3 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I4 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I5 => \reg_470_reg[13]\(13),
      O => \fullIndex_1_reg_168[12]_i_14_n_6\
    );
\fullIndex_1_reg_168[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C9C3C3C3C3C6369"
    )
        port map (
      I0 => \reg_470_reg[13]\(10),
      I1 => \reg_470_reg[13]\(12),
      I2 => \fullIndex_1_reg_168[12]_i_26_n_6\,
      I3 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I4 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I5 => \reg_470_reg[13]\(11),
      O => \fullIndex_1_reg_168[12]_i_15_n_6\
    );
\fullIndex_1_reg_168[12]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      O => fullIndex_fu_104_p2(14)
    );
\fullIndex_1_reg_168[12]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fullIndex_fu_104_p2(12),
      I1 => fullIndex_fu_104_p2(13),
      O => \fullIndex_1_reg_168[12]_i_17_n_6\
    );
\fullIndex_1_reg_168[12]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => fullIndex_fu_104_p2(10),
      I1 => fullIndex_fu_104_p2(11),
      O => \fullIndex_1_reg_168[12]_i_18_n_6\
    );
\fullIndex_1_reg_168[12]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fullIndex_fu_104_p2(9),
      O => \fullIndex_1_reg_168[12]_i_19_n_6\
    );
\fullIndex_1_reg_168[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => fullIndex_fu_104_p2(12),
      I1 => \fullIndex_1_reg_168_reg[12]_i_7_n_6\,
      I2 => fullIndex_3_fu_134_p2(12),
      I3 => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      I4 => fullIndex_2_cast_fu_124_p1(12),
      O => fullIndex_1_fu_152_p3(12)
    );
\fullIndex_1_reg_168[12]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fullIndex_fu_104_p2(12),
      I1 => fullIndex_fu_104_p2(13),
      O => \fullIndex_1_reg_168[12]_i_20_n_6\
    );
\fullIndex_1_reg_168[12]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fullIndex_fu_104_p2(10),
      I1 => fullIndex_fu_104_p2(11),
      O => \fullIndex_1_reg_168[12]_i_21_n_6\
    );
\fullIndex_1_reg_168[12]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fullIndex_fu_104_p2(9),
      I1 => fullIndex_2_cast_fu_124_p1(8),
      O => \fullIndex_1_reg_168[12]_i_22_n_6\
    );
\fullIndex_1_reg_168[12]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fullIndex_fu_104_p2(12),
      O => \fullIndex_1_reg_168[12]_i_23_n_6\
    );
\fullIndex_1_reg_168[12]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(12),
      I2 => Q(20),
      I3 => Q(17),
      O => \fullIndex_1_reg_168[12]_i_24_n_6\
    );
\fullIndex_1_reg_168[12]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(19),
      I1 => Q(11),
      I2 => Q(4),
      I3 => Q(10),
      O => \fullIndex_1_reg_168[12]_i_25_n_6\
    );
\fullIndex_1_reg_168[12]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fullIndex_1_reg_168[7]_i_8_n_6\,
      I1 => \fullIndex_1_reg_168[7]_i_9_n_6\,
      O => \fullIndex_1_reg_168[12]_i_26_n_6\
    );
\fullIndex_1_reg_168[12]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F070"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_9_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_10_n_6\,
      I2 => \fullIndex_1_reg_168[7]_i_9_n_6\,
      I3 => \fullIndex_1_reg_168[7]_i_8_n_6\,
      O => \fullIndex_1_reg_168[12]_i_27_n_6\
    );
\fullIndex_1_reg_168[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022202220222"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_16_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_17_n_6\,
      I2 => \^ap_reg_ioackin_gmem1_wready_reg\,
      I3 => Q(3),
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => Q(2),
      O => \fullIndex_1_reg_168[3]_i_10_n_6\
    );
\fullIndex_1_reg_168[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008800C0"
    )
        port map (
      I0 => Q(9),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(8),
      I3 => \exitcond_flatten_reg_1587_reg[0]\,
      I4 => \or_cond_mid2_reg_1613_reg[0]\,
      I5 => \tmp_1_mid2_reg_1603_reg[0]\,
      O => \fullIndex_1_reg_168[3]_i_11_n_6\
    );
\fullIndex_1_reg_168[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080C00000800"
    )
        port map (
      I0 => Q(14),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \tmp_1_mid2_reg_1603_reg[0]\,
      I3 => \or_cond_mid2_reg_1613_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => Q(13),
      O => \fullIndex_1_reg_168[3]_i_12_n_6\
    );
\fullIndex_1_reg_168[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080C00000800"
    )
        port map (
      I0 => Q(12),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \tmp_1_mid2_reg_1603_reg[0]\,
      I3 => \or_cond_mid2_reg_1613_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => Q(11),
      O => \fullIndex_1_reg_168[3]_i_13_n_6\
    );
\fullIndex_1_reg_168[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080C00000800"
    )
        port map (
      I0 => Q(20),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \tmp_1_mid2_reg_1603_reg[0]\,
      I3 => \or_cond_mid2_reg_1613_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => Q(19),
      O => \fullIndex_1_reg_168[3]_i_14_n_6\
    );
\fullIndex_1_reg_168[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080C00000800"
    )
        port map (
      I0 => Q(17),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \tmp_1_mid2_reg_1603_reg[0]\,
      I3 => \or_cond_mid2_reg_1613_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => Q(16),
      O => \fullIndex_1_reg_168[3]_i_15_n_6\
    );
\fullIndex_1_reg_168[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777770777"
    )
        port map (
      I0 => \^ap_reg_ioackin_gmem1_wready_reg\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => \tmp_1_mid2_reg_1603_reg[0]\,
      I5 => \or_cond_mid2_reg_1613_reg[0]\,
      O => \fullIndex_1_reg_168[3]_i_16_n_6\
    );
\fullIndex_1_reg_168[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32000200"
    )
        port map (
      I0 => Q(5),
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => Q(6),
      O => \fullIndex_1_reg_168[3]_i_17_n_6\
    );
\fullIndex_1_reg_168[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      O => \fullIndex_1_reg_168[3]_i_2_n_6\
    );
\fullIndex_1_reg_168[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_9_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_10_n_6\,
      O => \fullIndex_1_reg_168[3]_i_3_n_6\
    );
\fullIndex_1_reg_168[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_470_reg[13]\(2),
      I1 => \reg_470_reg[13]\(3),
      O => \fullIndex_1_reg_168[3]_i_4_n_6\
    );
\fullIndex_1_reg_168[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I1 => \reg_470_reg[13]\(2),
      O => \fullIndex_1_reg_168[3]_i_5_n_6\
    );
\fullIndex_1_reg_168[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_8_n_6\,
      I1 => \reg_470_reg[13]\(1),
      O => \fullIndex_1_reg_168[3]_i_6_n_6\
    );
\fullIndex_1_reg_168[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \reg_470_reg[13]\(0),
      I1 => \fullIndex_1_reg_168[3]_i_10_n_6\,
      I2 => \fullIndex_1_reg_168[3]_i_9_n_6\,
      O => \fullIndex_1_reg_168[3]_i_7_n_6\
    );
\fullIndex_1_reg_168[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_9_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_10_n_6\,
      O => \fullIndex_1_reg_168[3]_i_8_n_6\
    );
\fullIndex_1_reg_168[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_11_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_12_n_6\,
      I2 => \fullIndex_1_reg_168[3]_i_13_n_6\,
      I3 => \fullIndex_1_reg_168[3]_i_14_n_6\,
      I4 => \fullIndex_1_reg_168[3]_i_15_n_6\,
      O => \fullIndex_1_reg_168[3]_i_9_n_6\
    );
\fullIndex_1_reg_168[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23002000"
    )
        port map (
      I0 => Q(3),
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => Q(2),
      O => \fullIndex_1_reg_168[7]_i_10_n_6\
    );
\fullIndex_1_reg_168[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      O => \fullIndex_1_reg_168[7]_i_2_n_6\
    );
\fullIndex_1_reg_168[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fullIndex_1_reg_168[7]_i_7_n_6\,
      I1 => \reg_470_reg[13]\(7),
      I2 => \reg_470_reg[13]\(6),
      O => \fullIndex_1_reg_168[7]_i_3_n_6\
    );
\fullIndex_1_reg_168[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_470_reg[13]\(5),
      I1 => \reg_470_reg[13]\(6),
      O => \fullIndex_1_reg_168[7]_i_4_n_6\
    );
\fullIndex_1_reg_168[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_470_reg[13]\(4),
      I1 => \reg_470_reg[13]\(5),
      O => \fullIndex_1_reg_168[7]_i_5_n_6\
    );
\fullIndex_1_reg_168[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_470_reg[13]\(3),
      I1 => \reg_470_reg[13]\(4),
      O => \fullIndex_1_reg_168[7]_i_6_n_6\
    );
\fullIndex_1_reg_168[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \fullIndex_1_reg_168[7]_i_8_n_6\,
      I1 => \fullIndex_1_reg_168[7]_i_9_n_6\,
      O => \fullIndex_1_reg_168[7]_i_7_n_6\
    );
\fullIndex_1_reg_168[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FB"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_15_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_16_n_6\,
      I2 => \fullIndex_1_reg_168[3]_i_11_n_6\,
      I3 => \fullIndex_1_reg_168[3]_i_13_n_6\,
      I4 => \fullIndex_1_reg_168[7]_i_10_n_6\,
      O => \fullIndex_1_reg_168[7]_i_8_n_6\
    );
\fullIndex_1_reg_168[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110111"
    )
        port map (
      I0 => \fullIndex_1_reg_168[3]_i_14_n_6\,
      I1 => \fullIndex_1_reg_168[3]_i_12_n_6\,
      I2 => \^ap_cs_fsm_reg[10]\,
      I3 => Q(5),
      I4 => \^ap_reg_ioackin_gmem1_wready_reg\,
      I5 => Q(6),
      O => \fullIndex_1_reg_168[7]_i_9_n_6\
    );
\fullIndex_1_reg_168[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \fullIndex_1_reg_168_reg[12]_i_7_n_6\,
      I1 => fullIndex_3_fu_134_p2(8),
      I2 => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      I3 => fullIndex_2_cast_fu_124_p1(8),
      O => fullIndex_1_fu_152_p3(8)
    );
\fullIndex_1_reg_168[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => fullIndex_fu_104_p2(9),
      I1 => \fullIndex_1_reg_168_reg[12]_i_7_n_6\,
      I2 => fullIndex_3_fu_134_p2(9),
      I3 => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      I4 => fullIndex_2_cast_fu_124_p1(9),
      O => fullIndex_1_fu_152_p3(9)
    );
\fullIndex_1_reg_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(0),
      Q => grp_getVal_fu_444_Y_address0(0),
      R => '0'
    );
\fullIndex_1_reg_168_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => fullIndex_1_fu_152_p3(10),
      Q => grp_getVal_fu_444_Y_address0(10),
      R => '0'
    );
\fullIndex_1_reg_168_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => fullIndex_1_fu_152_p3(11),
      Q => grp_getVal_fu_444_Y_address0(11),
      R => '0'
    );
\fullIndex_1_reg_168_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_1_reg_168_reg[7]_i_1_n_6\,
      CO(3) => \fullIndex_1_reg_168_reg[11]_i_2_n_6\,
      CO(2) => \fullIndex_1_reg_168_reg[11]_i_2_n_7\,
      CO(1) => \fullIndex_1_reg_168_reg[11]_i_2_n_8\,
      CO(0) => \fullIndex_1_reg_168_reg[11]_i_2_n_9\,
      CYINIT => '0',
      DI(3) => \fullIndex_1_reg_168[11]_i_5_n_6\,
      DI(2) => \fullIndex_1_reg_168[11]_i_6_n_6\,
      DI(1) => \fullIndex_1_reg_168[11]_i_7_n_6\,
      DI(0) => \fullIndex_1_reg_168[11]_i_8_n_6\,
      O(3 downto 1) => fullIndex_fu_104_p2(11 downto 9),
      O(0) => fullIndex_2_cast_fu_124_p1(8),
      S(3) => \fullIndex_1_reg_168[11]_i_9_n_6\,
      S(2) => \fullIndex_1_reg_168[11]_i_10_n_6\,
      S(1) => \fullIndex_1_reg_168[11]_i_11_n_6\,
      S(0) => \fullIndex_1_reg_168[11]_i_12_n_6\
    );
\fullIndex_1_reg_168_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fullIndex_1_reg_168_reg[11]_i_3_n_6\,
      CO(2) => \fullIndex_1_reg_168_reg[11]_i_3_n_7\,
      CO(1) => \fullIndex_1_reg_168_reg[11]_i_3_n_8\,
      CO(0) => \fullIndex_1_reg_168_reg[11]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fullIndex_fu_104_p2(9),
      DI(0) => '0',
      O(3 downto 0) => fullIndex_3_fu_134_p2(11 downto 8),
      S(3 downto 2) => fullIndex_fu_104_p2(11 downto 10),
      S(1) => \fullIndex_1_reg_168[11]_i_13_n_6\,
      S(0) => fullIndex_2_cast_fu_124_p1(8)
    );
\fullIndex_1_reg_168_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fullIndex_1_reg_168_reg[11]_i_4_n_6\,
      CO(2) => \fullIndex_1_reg_168_reg[11]_i_4_n_7\,
      CO(1) => \fullIndex_1_reg_168_reg[11]_i_4_n_8\,
      CO(0) => \fullIndex_1_reg_168_reg[11]_i_4_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => fullIndex_fu_104_p2(11 downto 9),
      DI(0) => '0',
      O(3 downto 1) => fullIndex_2_cast_fu_124_p1(11 downto 9),
      O(0) => \NLW_fullIndex_1_reg_168_reg[11]_i_4_O_UNCONNECTED\(0),
      S(3) => \fullIndex_1_reg_168[11]_i_14_n_6\,
      S(2) => \fullIndex_1_reg_168[11]_i_15_n_6\,
      S(1) => \fullIndex_1_reg_168[11]_i_16_n_6\,
      S(0) => fullIndex_2_cast_fu_124_p1(8)
    );
\fullIndex_1_reg_168_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => fullIndex_1_fu_152_p3(12),
      Q => grp_getVal_fu_444_Y_address0(12),
      R => '0'
    );
\fullIndex_1_reg_168_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_1_reg_168_reg[11]_i_2_n_6\,
      CO(3) => \NLW_fullIndex_1_reg_168_reg[12]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      CO(1) => \NLW_fullIndex_1_reg_168_reg[12]_i_6_CO_UNCONNECTED\(1),
      CO(0) => \fullIndex_1_reg_168_reg[12]_i_6_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \fullIndex_1_reg_168[12]_i_12_n_6\,
      DI(0) => \fullIndex_1_reg_168[12]_i_13_n_6\,
      O(3 downto 2) => \NLW_fullIndex_1_reg_168_reg[12]_i_6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => fullIndex_fu_104_p2(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \fullIndex_1_reg_168[12]_i_14_n_6\,
      S(0) => \fullIndex_1_reg_168[12]_i_15_n_6\
    );
\fullIndex_1_reg_168_reg[12]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fullIndex_1_reg_168_reg[12]_i_7_n_6\,
      CO(2) => \fullIndex_1_reg_168_reg[12]_i_7_n_7\,
      CO(1) => \fullIndex_1_reg_168_reg[12]_i_7_n_8\,
      CO(0) => \fullIndex_1_reg_168_reg[12]_i_7_n_9\,
      CYINIT => '0',
      DI(3) => fullIndex_fu_104_p2(14),
      DI(2) => \fullIndex_1_reg_168[12]_i_17_n_6\,
      DI(1) => \fullIndex_1_reg_168[12]_i_18_n_6\,
      DI(0) => \fullIndex_1_reg_168[12]_i_19_n_6\,
      O(3 downto 0) => \NLW_fullIndex_1_reg_168_reg[12]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \fullIndex_1_reg_168_reg[12]_i_6_n_7\,
      S(2) => \fullIndex_1_reg_168[12]_i_20_n_6\,
      S(1) => \fullIndex_1_reg_168[12]_i_21_n_6\,
      S(0) => \fullIndex_1_reg_168[12]_i_22_n_6\
    );
\fullIndex_1_reg_168_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_1_reg_168_reg[11]_i_3_n_6\,
      CO(3 downto 0) => \NLW_fullIndex_1_reg_168_reg[12]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_fullIndex_1_reg_168_reg[12]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => fullIndex_3_fu_134_p2(12),
      S(3 downto 1) => B"000",
      S(0) => fullIndex_fu_104_p2(12)
    );
\fullIndex_1_reg_168_reg[12]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_1_reg_168_reg[11]_i_4_n_6\,
      CO(3 downto 0) => \NLW_fullIndex_1_reg_168_reg[12]_i_9_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_fullIndex_1_reg_168_reg[12]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => fullIndex_2_cast_fu_124_p1(12),
      S(3 downto 1) => B"000",
      S(0) => \fullIndex_1_reg_168[12]_i_23_n_6\
    );
\fullIndex_1_reg_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(1),
      Q => grp_getVal_fu_444_Y_address0(1),
      R => '0'
    );
\fullIndex_1_reg_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(2),
      Q => grp_getVal_fu_444_Y_address0(2),
      R => '0'
    );
\fullIndex_1_reg_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(3),
      Q => grp_getVal_fu_444_Y_address0(3),
      R => '0'
    );
\fullIndex_1_reg_168_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fullIndex_1_reg_168_reg[3]_i_1_n_6\,
      CO(2) => \fullIndex_1_reg_168_reg[3]_i_1_n_7\,
      CO(1) => \fullIndex_1_reg_168_reg[3]_i_1_n_8\,
      CO(0) => \fullIndex_1_reg_168_reg[3]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \reg_470_reg[13]\(2),
      DI(2) => \fullIndex_1_reg_168[3]_i_2_n_6\,
      DI(1) => \fullIndex_1_reg_168[3]_i_3_n_6\,
      DI(0) => \reg_470_reg[13]\(0),
      O(3 downto 0) => \fullIndex_fu_104_p2__0\(3 downto 0),
      S(3) => \fullIndex_1_reg_168[3]_i_4_n_6\,
      S(2) => \fullIndex_1_reg_168[3]_i_5_n_6\,
      S(1) => \fullIndex_1_reg_168[3]_i_6_n_6\,
      S(0) => \fullIndex_1_reg_168[3]_i_7_n_6\
    );
\fullIndex_1_reg_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(4),
      Q => grp_getVal_fu_444_Y_address0(4),
      R => '0'
    );
\fullIndex_1_reg_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(5),
      Q => grp_getVal_fu_444_Y_address0(5),
      R => '0'
    );
\fullIndex_1_reg_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(6),
      Q => grp_getVal_fu_444_Y_address0(6),
      R => '0'
    );
\fullIndex_1_reg_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => \fullIndex_fu_104_p2__0\(7),
      Q => grp_getVal_fu_444_Y_address0(7),
      R => '0'
    );
\fullIndex_1_reg_168_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fullIndex_1_reg_168_reg[3]_i_1_n_6\,
      CO(3) => \fullIndex_1_reg_168_reg[7]_i_1_n_6\,
      CO(2) => \fullIndex_1_reg_168_reg[7]_i_1_n_7\,
      CO(1) => \fullIndex_1_reg_168_reg[7]_i_1_n_8\,
      CO(0) => \fullIndex_1_reg_168_reg[7]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \fullIndex_1_reg_168[7]_i_2_n_6\,
      DI(2 downto 0) => \reg_470_reg[13]\(5 downto 3),
      O(3 downto 0) => \fullIndex_fu_104_p2__0\(7 downto 4),
      S(3) => \fullIndex_1_reg_168[7]_i_3_n_6\,
      S(2) => \fullIndex_1_reg_168[7]_i_4_n_6\,
      S(1) => \fullIndex_1_reg_168[7]_i_5_n_6\,
      S(0) => \fullIndex_1_reg_168[7]_i_6_n_6\
    );
\fullIndex_1_reg_168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => fullIndex_1_fu_152_p3(8),
      Q => grp_getVal_fu_444_Y_address0(8),
      R => '0'
    );
\fullIndex_1_reg_168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_ce,
      D => fullIndex_1_fu_152_p3(9),
      Q => grp_getVal_fu_444_Y_address0(9),
      R => '0'
    );
mem_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I1 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => \^ap_reg_ioackin_gmem1_wready_reg\
    );
mem_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I1 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => \^ap_cs_fsm_reg[10]\
    );
ram_reg_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(4),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(4),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(4),
      O => addr0(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(3),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(3),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(3),
      O => addr0(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(2),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(2),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(2),
      O => addr0(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(1),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(1),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(1),
      O => addr0(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(0),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(0),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(0),
      O => addr0(0)
    );
ram_reg_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(12),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(12),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(12),
      O => addr0(12)
    );
ram_reg_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(11),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(11),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(11),
      O => addr0(11)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(10),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(10),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(10),
      O => addr0(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(9),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(9),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(9),
      O => addr0(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(8),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(8),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(8),
      O => addr0(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(7),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(7),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(7),
      O => addr0(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(6),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(6),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(6),
      O => addr0(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tmp_13_cast_reg_1650_reg[12]\(5),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => grp_getVal_fu_444_Y_address0(5),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \tmp_15_reg_1666_reg[12]\(5),
      O => addr0(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_AXILiteS_s_axi is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_NS_fsm1187_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_pix : out STD_LOGIC_VECTOR ( 29 downto 0 );
    inter_pix : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \indvar_flatten_next_reg_1591_reg[8]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gmem1_BVALID : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    ap_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_AXILiteS_s_axi : entity is "sobel_filter_AXILiteS_s_axi";
end design_1_sobel_filter_0_0_sobel_filter_AXILiteS_s_axi;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_6\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_6\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_6_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_rstate_reg_n_6_[0]\ : signal is "yes";
  signal \FSM_onehot_wstate[1]_i_1_n_6\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_6\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_6\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_6_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_6_[0]\ : signal is "yes";
  signal \^ap_ns_fsm1187_out\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_6 : STD_LOGIC;
  signal int_ap_done_i_2_n_6 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_6 : STD_LOGIC;
  signal int_auto_restart_i_1_n_6 : STD_LOGIC;
  signal int_gie_i_1_n_6 : STD_LOGIC;
  signal int_gie_i_2_n_6 : STD_LOGIC;
  signal int_gie_reg_n_6 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_6\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_6\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_6\ : STD_LOGIC;
  signal \int_ier_reg_n_6_[0]\ : STD_LOGIC;
  signal int_inter_pix0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_inter_pix[31]_i_1_n_6\ : STD_LOGIC;
  signal \int_inter_pix[31]_i_3_n_6\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_6\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_6\ : STD_LOGIC;
  signal \int_isr_reg_n_6_[0]\ : STD_LOGIC;
  signal int_out_pix0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_out_pix[31]_i_1_n_6\ : STD_LOGIC;
  signal \int_out_pix_reg_n_6_[0]\ : STD_LOGIC;
  signal \int_out_pix_reg_n_6_[1]\ : STD_LOGIC;
  signal \^inter_pix\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \^out_pix\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \rdata[0]_i_1_n_6\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_6\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_6\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_6\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_6\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_6\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_6\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_6\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_6\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^s_axi_axilites_bvalid\ : signal is "yes";
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_6_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_6_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_6_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_6_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_6_[4]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[0]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_rstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_356[20]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_inter_pix[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_inter_pix[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_inter_pix[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_inter_pix[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_inter_pix[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_inter_pix[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_inter_pix[15]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_inter_pix[16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_inter_pix[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_inter_pix[18]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_inter_pix[19]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_inter_pix[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_inter_pix[20]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_inter_pix[21]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_inter_pix[22]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_inter_pix[23]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_inter_pix[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_inter_pix[25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_inter_pix[26]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_inter_pix[27]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_inter_pix[28]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_inter_pix[29]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_inter_pix[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_inter_pix[30]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_inter_pix[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_inter_pix[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_inter_pix[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_inter_pix[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_inter_pix[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_inter_pix[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_inter_pix[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_inter_pix[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_out_pix[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_out_pix[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_out_pix[11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_out_pix[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_out_pix[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_out_pix[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_out_pix[15]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_out_pix[16]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_out_pix[17]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_out_pix[18]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_out_pix[19]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_out_pix[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_out_pix[20]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_out_pix[21]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_out_pix[22]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_out_pix[23]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_out_pix[24]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_out_pix[25]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_out_pix[26]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_out_pix[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_out_pix[28]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_out_pix[29]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_out_pix[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_out_pix[30]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_out_pix[31]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_out_pix[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_out_pix[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_out_pix[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_out_pix[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_out_pix[7]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_out_pix[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_out_pix[9]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1581[31]_i_1\ : label is "soft_lutpair4";
begin
  ap_NS_fsm1187_out <= \^ap_ns_fsm1187_out\;
  ap_start <= \^ap_start\;
  inter_pix(31 downto 0) <= \^inter_pix\(31 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  out_pix(29 downto 0) <= \^out_pix\(29 downto 0);
  s_axi_AXILiteS_BVALID(2 downto 0) <= \^s_axi_axilites_bvalid\(2 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_6\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^out\(1),
      O => \FSM_onehot_rstate[2]_i_1_n_6\
    );
\FSM_onehot_rstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_rstate_reg_n_6_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_6\,
      Q => \^out\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_6\,
      Q => \^out\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^s_axi_axilites_bvalid\(2),
      I4 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[1]_i_1_n_6\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^s_axi_axilites_bvalid\(0),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      O => \FSM_onehot_wstate[2]_i_1_n_6\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(1),
      I1 => s_axi_AXILiteS_WVALID,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\(2),
      O => \FSM_onehot_wstate[3]_i_1_n_6\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_6_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_6\,
      Q => \^s_axi_axilites_bvalid\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_6\,
      Q => \^s_axi_axilites_bvalid\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_6\,
      Q => \^s_axi_axilites_bvalid\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => Q(2),
      O => D(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777700000000000"
    )
        port map (
      I0 => \indvar_flatten_next_reg_1591_reg[8]\,
      I1 => Q(1),
      I2 => \^ap_start\,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C550C0000000000"
    )
        port map (
      I0 => \^ap_ns_fsm1187_out\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \indvar_flatten_next_reg_1591_reg[8]\,
      I3 => \ap_CS_fsm_reg[25]\,
      I4 => ap_enable_reg_pp0_iter1_reg_0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
\indvar_flatten_reg_356[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880888"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      O => SR(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFAAAAAAAA"
    )
        port map (
      I0 => ap_done,
      I1 => int_ap_done_i_2_n_6,
      I2 => ar_hs,
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_6
    );
int_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      O => int_ap_done_i_2_n_6
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_6,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => data0(7),
      I1 => Q(3),
      I2 => gmem1_BVALID,
      I3 => int_ap_start3_out,
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_6
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_6_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_6\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_6,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \int_ier[1]_i_2_n_6\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_6_[3]\,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_6
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_6,
      Q => data0(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_gie_i_2_n_6,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \waddr_reg_n_6_[3]\,
      I4 => int_gie_reg_n_6,
      O => int_gie_i_1_n_6
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_6_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_6_[1]\,
      I4 => \waddr_reg_n_6_[0]\,
      I5 => \waddr_reg_n_6_[4]\,
      O => int_gie_i_2_n_6
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_6,
      Q => int_gie_reg_n_6,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_6\,
      I2 => \waddr_reg_n_6_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => \int_ier_reg_n_6_[0]\,
      O => \int_ier[0]_i_1_n_6\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_6\,
      I2 => \waddr_reg_n_6_[3]\,
      I3 => s_axi_AXILiteS_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_6\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_6_[2]\,
      I1 => \^s_axi_axilites_bvalid\(1),
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \waddr_reg_n_6_[1]\,
      I4 => \waddr_reg_n_6_[0]\,
      I5 => \waddr_reg_n_6_[4]\,
      O => \int_ier[1]_i_2_n_6\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_6\,
      Q => \int_ier_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_6\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_inter_pix[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(0),
      O => int_inter_pix0(0)
    );
\int_inter_pix[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(10),
      O => int_inter_pix0(10)
    );
\int_inter_pix[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(11),
      O => int_inter_pix0(11)
    );
\int_inter_pix[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(12),
      O => int_inter_pix0(12)
    );
\int_inter_pix[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(13),
      O => int_inter_pix0(13)
    );
\int_inter_pix[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(14),
      O => int_inter_pix0(14)
    );
\int_inter_pix[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(15),
      O => int_inter_pix0(15)
    );
\int_inter_pix[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(16),
      O => int_inter_pix0(16)
    );
\int_inter_pix[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(17),
      O => int_inter_pix0(17)
    );
\int_inter_pix[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(18),
      O => int_inter_pix0(18)
    );
\int_inter_pix[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(19),
      O => int_inter_pix0(19)
    );
\int_inter_pix[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(1),
      O => int_inter_pix0(1)
    );
\int_inter_pix[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(20),
      O => int_inter_pix0(20)
    );
\int_inter_pix[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(21),
      O => int_inter_pix0(21)
    );
\int_inter_pix[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(22),
      O => int_inter_pix0(22)
    );
\int_inter_pix[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^inter_pix\(23),
      O => int_inter_pix0(23)
    );
\int_inter_pix[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(24),
      O => int_inter_pix0(24)
    );
\int_inter_pix[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(25),
      O => int_inter_pix0(25)
    );
\int_inter_pix[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(26),
      O => int_inter_pix0(26)
    );
\int_inter_pix[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(27),
      O => int_inter_pix0(27)
    );
\int_inter_pix[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(28),
      O => int_inter_pix0(28)
    );
\int_inter_pix[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(29),
      O => int_inter_pix0(29)
    );
\int_inter_pix[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(2),
      O => int_inter_pix0(2)
    );
\int_inter_pix[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(30),
      O => int_inter_pix0(30)
    );
\int_inter_pix[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_6_[3]\,
      I1 => \int_inter_pix[31]_i_3_n_6\,
      O => \int_inter_pix[31]_i_1_n_6\
    );
\int_inter_pix[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^inter_pix\(31),
      O => int_inter_pix0(31)
    );
\int_inter_pix[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_6_[0]\,
      I1 => \waddr_reg_n_6_[1]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^s_axi_axilites_bvalid\(1),
      I4 => \waddr_reg_n_6_[4]\,
      I5 => \waddr_reg_n_6_[2]\,
      O => \int_inter_pix[31]_i_3_n_6\
    );
\int_inter_pix[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(3),
      O => int_inter_pix0(3)
    );
\int_inter_pix[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(4),
      O => int_inter_pix0(4)
    );
\int_inter_pix[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(5),
      O => int_inter_pix0(5)
    );
\int_inter_pix[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(6),
      O => int_inter_pix0(6)
    );
\int_inter_pix[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^inter_pix\(7),
      O => int_inter_pix0(7)
    );
\int_inter_pix[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(8),
      O => int_inter_pix0(8)
    );
\int_inter_pix[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^inter_pix\(9),
      O => int_inter_pix0(9)
    );
\int_inter_pix_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(0),
      Q => \^inter_pix\(0),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(10),
      Q => \^inter_pix\(10),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(11),
      Q => \^inter_pix\(11),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(12),
      Q => \^inter_pix\(12),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(13),
      Q => \^inter_pix\(13),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(14),
      Q => \^inter_pix\(14),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(15),
      Q => \^inter_pix\(15),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(16),
      Q => \^inter_pix\(16),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(17),
      Q => \^inter_pix\(17),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(18),
      Q => \^inter_pix\(18),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(19),
      Q => \^inter_pix\(19),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(1),
      Q => \^inter_pix\(1),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(20),
      Q => \^inter_pix\(20),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(21),
      Q => \^inter_pix\(21),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(22),
      Q => \^inter_pix\(22),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(23),
      Q => \^inter_pix\(23),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(24),
      Q => \^inter_pix\(24),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(25),
      Q => \^inter_pix\(25),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(26),
      Q => \^inter_pix\(26),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(27),
      Q => \^inter_pix\(27),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(28),
      Q => \^inter_pix\(28),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(29),
      Q => \^inter_pix\(29),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(2),
      Q => \^inter_pix\(2),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(30),
      Q => \^inter_pix\(30),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(31),
      Q => \^inter_pix\(31),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(3),
      Q => \^inter_pix\(3),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(4),
      Q => \^inter_pix\(4),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(5),
      Q => \^inter_pix\(5),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(6),
      Q => \^inter_pix\(6),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(7),
      Q => \^inter_pix\(7),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(8),
      Q => \^inter_pix\(8),
      R => ap_rst_n_inv
    );
\int_inter_pix_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_inter_pix[31]_i_1_n_6\,
      D => int_inter_pix0(9),
      Q => \^inter_pix\(9),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_6_[0]\,
      I3 => gmem1_BVALID,
      I4 => Q(3),
      I5 => \int_isr_reg_n_6_[0]\,
      O => \int_isr[0]_i_1_n_6\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_6,
      I1 => \waddr_reg_n_6_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => gmem1_BVALID,
      I4 => Q(3),
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_6\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_6\,
      Q => \int_isr_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_6\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_out_pix[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_out_pix_reg_n_6_[0]\,
      O => int_out_pix0(0)
    );
\int_out_pix[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(8),
      O => int_out_pix0(10)
    );
\int_out_pix[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(9),
      O => int_out_pix0(11)
    );
\int_out_pix[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(10),
      O => int_out_pix0(12)
    );
\int_out_pix[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(11),
      O => int_out_pix0(13)
    );
\int_out_pix[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(12),
      O => int_out_pix0(14)
    );
\int_out_pix[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(13),
      O => int_out_pix0(15)
    );
\int_out_pix[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(14),
      O => int_out_pix0(16)
    );
\int_out_pix[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(15),
      O => int_out_pix0(17)
    );
\int_out_pix[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(16),
      O => int_out_pix0(18)
    );
\int_out_pix[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(17),
      O => int_out_pix0(19)
    );
\int_out_pix[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_out_pix_reg_n_6_[1]\,
      O => int_out_pix0(1)
    );
\int_out_pix[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(18),
      O => int_out_pix0(20)
    );
\int_out_pix[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(19),
      O => int_out_pix0(21)
    );
\int_out_pix[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(20),
      O => int_out_pix0(22)
    );
\int_out_pix[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^out_pix\(21),
      O => int_out_pix0(23)
    );
\int_out_pix[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(22),
      O => int_out_pix0(24)
    );
\int_out_pix[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(23),
      O => int_out_pix0(25)
    );
\int_out_pix[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(24),
      O => int_out_pix0(26)
    );
\int_out_pix[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(25),
      O => int_out_pix0(27)
    );
\int_out_pix[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(26),
      O => int_out_pix0(28)
    );
\int_out_pix[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(27),
      O => int_out_pix0(29)
    );
\int_out_pix[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(0),
      O => int_out_pix0(2)
    );
\int_out_pix[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(28),
      O => int_out_pix0(30)
    );
\int_out_pix[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_6_[3]\,
      I1 => \int_inter_pix[31]_i_3_n_6\,
      O => \int_out_pix[31]_i_1_n_6\
    );
\int_out_pix[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^out_pix\(29),
      O => int_out_pix0(31)
    );
\int_out_pix[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(1),
      O => int_out_pix0(3)
    );
\int_out_pix[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(2),
      O => int_out_pix0(4)
    );
\int_out_pix[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(3),
      O => int_out_pix0(5)
    );
\int_out_pix[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(4),
      O => int_out_pix0(6)
    );
\int_out_pix[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^out_pix\(5),
      O => int_out_pix0(7)
    );
\int_out_pix[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(6),
      O => int_out_pix0(8)
    );
\int_out_pix[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^out_pix\(7),
      O => int_out_pix0(9)
    );
\int_out_pix_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(0),
      Q => \int_out_pix_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\int_out_pix_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(10),
      Q => \^out_pix\(8),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(11),
      Q => \^out_pix\(9),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(12),
      Q => \^out_pix\(10),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(13),
      Q => \^out_pix\(11),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(14),
      Q => \^out_pix\(12),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(15),
      Q => \^out_pix\(13),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(16),
      Q => \^out_pix\(14),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(17),
      Q => \^out_pix\(15),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(18),
      Q => \^out_pix\(16),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(19),
      Q => \^out_pix\(17),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(1),
      Q => \int_out_pix_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\int_out_pix_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(20),
      Q => \^out_pix\(18),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(21),
      Q => \^out_pix\(19),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(22),
      Q => \^out_pix\(20),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(23),
      Q => \^out_pix\(21),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(24),
      Q => \^out_pix\(22),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(25),
      Q => \^out_pix\(23),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(26),
      Q => \^out_pix\(24),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(27),
      Q => \^out_pix\(25),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(28),
      Q => \^out_pix\(26),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(29),
      Q => \^out_pix\(27),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(2),
      Q => \^out_pix\(0),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(30),
      Q => \^out_pix\(28),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(31),
      Q => \^out_pix\(29),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(3),
      Q => \^out_pix\(1),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(4),
      Q => \^out_pix\(2),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(5),
      Q => \^out_pix\(3),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(6),
      Q => \^out_pix\(4),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(7),
      Q => \^out_pix\(5),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(8),
      Q => \^out_pix\(6),
      R => ap_rst_n_inv
    );
\int_out_pix_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_pix[31]_i_1_n_6\,
      D => int_out_pix0(9),
      Q => \^out_pix\(7),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_6,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_6_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45404540FFFF0000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => \int_out_pix_reg_n_6_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^inter_pix\(0),
      I4 => \rdata[0]_i_2_n_6\,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[0]_i_1_n_6\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_6_[0]\,
      I1 => int_gie_reg_n_6,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_ier_reg_n_6_[0]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_2_n_6\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(8),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(10),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(9),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(11),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(10),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(12),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(11),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(13),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(12),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(14),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(13),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(15),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(14),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(16),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(15),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(17),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(16),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(18),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(17),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(19),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAEAEAAAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_6\,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => \int_out_pix_reg_n_6_[1]\,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^inter_pix\(1),
      O => \rdata[1]_i_1_n_6\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => int_ap_done,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => p_0_in,
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => p_1_in,
      I5 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_2_n_6\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(18),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(20),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(19),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(21),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(20),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(22),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(21),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(23),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(22),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(24),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(23),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(25),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(24),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(26),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(25),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(27),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(26),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(28),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(27),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(29),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(0),
      I1 => \^inter_pix\(2),
      I2 => int_ap_idle,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[2]_i_1_n_6\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(28),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(30),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^out\(0),
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(29),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(31),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[31]_i_3_n_6\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(1),
      I1 => \^inter_pix\(3),
      I2 => int_ap_ready,
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[3]_i_1_n_6\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(2),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(4),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(3),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(5),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(6),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(1),
      I3 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_1_n_6\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA00CCF0"
    )
        port map (
      I0 => \^out_pix\(5),
      I1 => \^inter_pix\(7),
      I2 => data0(7),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[7]_i_2_n_6\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(6),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(8),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA08AA"
    )
        port map (
      I0 => \^out_pix\(7),
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => \^inter_pix\(9),
      I5 => \rdata[31]_i_3_n_6\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_6\,
      Q => s_axi_AXILiteS_RDATA(0),
      R => \rdata[7]_i_1_n_6\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_AXILiteS_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_AXILiteS_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_AXILiteS_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_AXILiteS_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_AXILiteS_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_AXILiteS_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_AXILiteS_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_AXILiteS_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_AXILiteS_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_AXILiteS_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_6\,
      Q => s_axi_AXILiteS_RDATA(1),
      R => \rdata[7]_i_1_n_6\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_AXILiteS_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_AXILiteS_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_AXILiteS_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_AXILiteS_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_AXILiteS_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_AXILiteS_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_AXILiteS_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_AXILiteS_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_AXILiteS_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_AXILiteS_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_6\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => \rdata[7]_i_1_n_6\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_AXILiteS_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_AXILiteS_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_6\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => \rdata[7]_i_1_n_6\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_AXILiteS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_AXILiteS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_AXILiteS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_6\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => \rdata[7]_i_1_n_6\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_AXILiteS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_AXILiteS_RDATA(9),
      R => '0'
    );
\tmp_5_cast_reg_1581[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => \^ap_ns_fsm1187_out\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_axilites_bvalid\(0),
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_6_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_6_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_6_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_6_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_6_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem0_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[8]\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \bus_wide_gen.data_buf_reg[9]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[14]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem0_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \q_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf1__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_buffer__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_buffer";
end \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_6\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_6\ : STD_LOGIC;
  signal dout_valid_i_1_n_6 : STD_LOGIC;
  signal empty_n_i_1_n_6 : STD_LOGIC;
  signal \empty_n_i_2__0_n_6\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_6\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal empty_n_reg_n_6 : STD_LOGIC;
  signal full_n_i_1_n_6 : STD_LOGIC;
  signal full_n_i_3_n_6 : STD_LOGIC;
  signal \^m_axi_gmem0_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_6 : STD_LOGIC;
  signal mem_reg_i_11_n_6 : STD_LOGIC;
  signal mem_reg_i_12_n_6 : STD_LOGIC;
  signal mem_reg_i_13_n_6 : STD_LOGIC;
  signal mem_reg_i_14_n_6 : STD_LOGIC;
  signal mem_reg_i_9_n_6 : STD_LOGIC;
  signal mem_reg_n_38 : STD_LOGIC;
  signal mem_reg_n_39 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_6 : STD_LOGIC;
  signal \usedw[0]_i_1_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_6\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_6\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_6\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_6\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_6\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_6\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_6\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair45";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of mem_reg_i_9 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair62";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  empty_n_reg_0(32 downto 0) <= \^empty_n_reg_0\(32 downto 0);
  m_axi_gmem0_RREADY <= \^m_axi_gmem0_rready\;
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(0),
      I1 => \^empty_n_reg_0\(16),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(24),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(8),
      O => \bus_wide_gen.data_buf01_in\(0)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(18),
      I1 => \^empty_n_reg_0\(26),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(10),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[10]\
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(19),
      I1 => \^empty_n_reg_0\(27),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(11),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[11]\
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(20),
      I1 => \^empty_n_reg_0\(28),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(12),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[12]\
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(21),
      I1 => \^empty_n_reg_0\(29),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(13),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[13]\
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(22),
      I1 => \^empty_n_reg_0\(30),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(14),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[14]\
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(23),
      I1 => \^empty_n_reg_0\(31),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(15),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[15]\
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(1),
      I1 => \^empty_n_reg_0\(17),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(25),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(9),
      O => \bus_wide_gen.data_buf01_in\(1)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(2),
      I1 => \^empty_n_reg_0\(18),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(26),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(10),
      O => \bus_wide_gen.data_buf01_in\(2)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(3),
      I1 => \^empty_n_reg_0\(19),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(27),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(11),
      O => \bus_wide_gen.data_buf01_in\(3)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(4),
      I1 => \^empty_n_reg_0\(20),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(28),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(12),
      O => \bus_wide_gen.data_buf01_in\(4)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(5),
      I1 => \^empty_n_reg_0\(21),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(29),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(13),
      O => \bus_wide_gen.data_buf01_in\(5)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(6),
      I1 => \^empty_n_reg_0\(22),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(30),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(14),
      O => \bus_wide_gen.data_buf01_in\(6)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \^empty_n_reg_0\(7),
      I1 => \^empty_n_reg_0\(23),
      I2 => \q_reg[11]\(0),
      I3 => \^empty_n_reg_0\(31),
      I4 => \q_reg[11]\(1),
      I5 => \^empty_n_reg_0\(15),
      O => \bus_wide_gen.data_buf01_in\(7)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(16),
      I1 => \^empty_n_reg_0\(24),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(8),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[8]\
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0000CFC00000"
    )
        port map (
      I0 => \^empty_n_reg_0\(17),
      I1 => \^empty_n_reg_0\(25),
      I2 => \q_reg[11]\(1),
      I3 => \^empty_n_reg_0\(9),
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => \q_reg[11]\(0),
      O => \bus_wide_gen.data_buf_reg[9]\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_6\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_6\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_6\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_6\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_6\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_6\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_6\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_6\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_6\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_6\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_6\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_6\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_6\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_6\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_6\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_6\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_6\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_6\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_6\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_6\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_6\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_6\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_6\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_6\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_6\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_6,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_6\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_6\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_6\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_6\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_6\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_6\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_6\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_6\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_6\,
      Q => \^empty_n_reg_0\(0),
      R => ap_rst_n_inv
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_6\,
      Q => \^empty_n_reg_0\(10),
      R => ap_rst_n_inv
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_6\,
      Q => \^empty_n_reg_0\(11),
      R => ap_rst_n_inv
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_6\,
      Q => \^empty_n_reg_0\(12),
      R => ap_rst_n_inv
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_6\,
      Q => \^empty_n_reg_0\(13),
      R => ap_rst_n_inv
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_6\,
      Q => \^empty_n_reg_0\(14),
      R => ap_rst_n_inv
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_6\,
      Q => \^empty_n_reg_0\(15),
      R => ap_rst_n_inv
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_6\,
      Q => \^empty_n_reg_0\(16),
      R => ap_rst_n_inv
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_6\,
      Q => \^empty_n_reg_0\(17),
      R => ap_rst_n_inv
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_6\,
      Q => \^empty_n_reg_0\(18),
      R => ap_rst_n_inv
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_6\,
      Q => \^empty_n_reg_0\(19),
      R => ap_rst_n_inv
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_6\,
      Q => \^empty_n_reg_0\(1),
      R => ap_rst_n_inv
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_6\,
      Q => \^empty_n_reg_0\(20),
      R => ap_rst_n_inv
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_6\,
      Q => \^empty_n_reg_0\(21),
      R => ap_rst_n_inv
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_6\,
      Q => \^empty_n_reg_0\(22),
      R => ap_rst_n_inv
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_6\,
      Q => \^empty_n_reg_0\(23),
      R => ap_rst_n_inv
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_6\,
      Q => \^empty_n_reg_0\(24),
      R => ap_rst_n_inv
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_6\,
      Q => \^empty_n_reg_0\(25),
      R => ap_rst_n_inv
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_6\,
      Q => \^empty_n_reg_0\(26),
      R => ap_rst_n_inv
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_6\,
      Q => \^empty_n_reg_0\(27),
      R => ap_rst_n_inv
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_6\,
      Q => \^empty_n_reg_0\(28),
      R => ap_rst_n_inv
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_6\,
      Q => \^empty_n_reg_0\(29),
      R => ap_rst_n_inv
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_6\,
      Q => \^empty_n_reg_0\(2),
      R => ap_rst_n_inv
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_6\,
      Q => \^empty_n_reg_0\(30),
      R => ap_rst_n_inv
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_6\,
      Q => \^empty_n_reg_0\(31),
      R => ap_rst_n_inv
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_6\,
      Q => \^empty_n_reg_0\(32),
      R => ap_rst_n_inv
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_6\,
      Q => \^empty_n_reg_0\(3),
      R => ap_rst_n_inv
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_6\,
      Q => \^empty_n_reg_0\(4),
      R => ap_rst_n_inv
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_6\,
      Q => \^empty_n_reg_0\(5),
      R => ap_rst_n_inv
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_6\,
      Q => \^empty_n_reg_0\(6),
      R => ap_rst_n_inv
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_6\,
      Q => \^empty_n_reg_0\(7),
      R => ap_rst_n_inv
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_6\,
      Q => \^empty_n_reg_0\(8),
      R => ap_rst_n_inv
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_6\,
      Q => \^empty_n_reg_0\(9),
      R => ap_rst_n_inv
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_6,
      I1 => \^beat_valid\,
      I2 => \bus_wide_gen.last_split\,
      O => dout_valid_i_1_n_6
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_6,
      Q => \^beat_valid\,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_6\,
      I1 => \^q\(4),
      I2 => \empty_n_i_3__0_n_6\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_6,
      O => empty_n_i_1_n_6
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \empty_n_i_2__0_n_6\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \empty_n_i_3__0_n_6\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_6,
      Q => empty_n_reg_n_6,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => m_axi_gmem0_RVALID,
      I3 => \^m_axi_gmem0_rready\,
      I4 => pop,
      O => full_n_i_1_n_6
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      I4 => full_n_i_3_n_6,
      O => p_1_in
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => full_n_i_3_n_6
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_6,
      Q => \^m_axi_gmem0_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_gmem0_RLAST(15 downto 0),
      DIBDI(15 downto 0) => m_axi_gmem0_RLAST(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_gmem0_RLAST(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_38,
      DOPADOP(0) => mem_reg_n_39,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem0_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem0_RVALID,
      WEBWE(2) => m_axi_gmem0_RVALID,
      WEBWE(1) => m_axi_gmem0_RVALID,
      WEBWE(0) => m_axi_gmem0_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666AAAAAAA2AAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_6,
      I3 => mem_reg_i_10_n_6,
      I4 => pop,
      I5 => mem_reg_i_11_n_6,
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(4),
      I3 => raddr(5),
      O => mem_reg_i_10_n_6
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_11_n_6
    );
mem_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => mem_reg_i_14_n_6,
      O => mem_reg_i_12_n_6
    );
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_13_n_6
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_14_n_6
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333CCCCCCC4CCCC"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_6,
      I3 => mem_reg_i_10_n_6,
      I4 => pop,
      I5 => mem_reg_i_11_n_6,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"38B0"
    )
        port map (
      I0 => mem_reg_i_12_n_6,
      I1 => pop,
      I2 => raddr(5),
      I3 => mem_reg_i_13_n_6,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B038B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_6,
      I1 => pop,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_9_n_6,
      I5 => raddr(3),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38B0B0B0B0B0B0B0"
    )
        port map (
      I0 => mem_reg_i_12_n_6,
      I1 => pop,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFFF0F070000"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => mem_reg_i_9_n_6,
      I3 => mem_reg_i_10_n_6,
      I4 => pop,
      I5 => raddr(2),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => pop,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_9_n_6
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_gmem0_RVALID,
      I1 => \^m_axi_gmem0_rready\,
      I2 => pop,
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => \^m_axi_gmem0_rready\,
      I3 => m_axi_gmem0_RVALID,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(0),
      Q => q_tmp(0),
      R => ap_rst_n_inv
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(10),
      Q => q_tmp(10),
      R => ap_rst_n_inv
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(11),
      Q => q_tmp(11),
      R => ap_rst_n_inv
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(12),
      Q => q_tmp(12),
      R => ap_rst_n_inv
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(13),
      Q => q_tmp(13),
      R => ap_rst_n_inv
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(14),
      Q => q_tmp(14),
      R => ap_rst_n_inv
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(15),
      Q => q_tmp(15),
      R => ap_rst_n_inv
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(16),
      Q => q_tmp(16),
      R => ap_rst_n_inv
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(17),
      Q => q_tmp(17),
      R => ap_rst_n_inv
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(18),
      Q => q_tmp(18),
      R => ap_rst_n_inv
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(19),
      Q => q_tmp(19),
      R => ap_rst_n_inv
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(1),
      Q => q_tmp(1),
      R => ap_rst_n_inv
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(20),
      Q => q_tmp(20),
      R => ap_rst_n_inv
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(21),
      Q => q_tmp(21),
      R => ap_rst_n_inv
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(22),
      Q => q_tmp(22),
      R => ap_rst_n_inv
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(23),
      Q => q_tmp(23),
      R => ap_rst_n_inv
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(24),
      Q => q_tmp(24),
      R => ap_rst_n_inv
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(25),
      Q => q_tmp(25),
      R => ap_rst_n_inv
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(26),
      Q => q_tmp(26),
      R => ap_rst_n_inv
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(27),
      Q => q_tmp(27),
      R => ap_rst_n_inv
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(28),
      Q => q_tmp(28),
      R => ap_rst_n_inv
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(29),
      Q => q_tmp(29),
      R => ap_rst_n_inv
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(2),
      Q => q_tmp(2),
      R => ap_rst_n_inv
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(30),
      Q => q_tmp(30),
      R => ap_rst_n_inv
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(31),
      Q => q_tmp(31),
      R => ap_rst_n_inv
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(32),
      Q => q_tmp(34),
      R => ap_rst_n_inv
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(3),
      Q => q_tmp(3),
      R => ap_rst_n_inv
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(4),
      Q => q_tmp(4),
      R => ap_rst_n_inv
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(5),
      Q => q_tmp(5),
      R => ap_rst_n_inv
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(6),
      Q => q_tmp(6),
      R => ap_rst_n_inv
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(7),
      Q => q_tmp(7),
      R => ap_rst_n_inv
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(8),
      Q => q_tmp(8),
      R => ap_rst_n_inv
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem0_RLAST(9),
      Q => q_tmp(9),
      R => ap_rst_n_inv
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => ap_rst_n_inv
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => ap_rst_n_inv
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => ap_rst_n_inv
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => ap_rst_n_inv
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => ap_rst_n_inv
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => ap_rst_n_inv
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => ap_rst_n_inv
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => ap_rst_n_inv
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => show_ahead_i_2_n_6,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^m_axi_gmem0_rready\,
      I3 => m_axi_gmem0_RVALID,
      I4 => \usedw_reg__0\(6),
      I5 => \usedw_reg__0\(7),
      O => show_ahead_i_2_n_6
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => ap_rst_n_inv
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_6\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^m_axi_gmem0_rready\,
      I1 => m_axi_gmem0_RVALID,
      I2 => pop,
      O => \usedw[7]_i_1_n_6\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => \usedw[0]_i_1_n_6\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => D(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => D(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => D(2),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => D(3),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => D(4),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => ap_rst_n_inv
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_6\,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => ap_rst_n_inv
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_6\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_6\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_6\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_6\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_6\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_6\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_6\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_6\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_6\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_gmem0_rready\,
      I1 => m_axi_gmem0_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_6\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_6\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_6\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_6\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_6\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_6\,
      Q => waddr(0),
      R => ap_rst_n_inv
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_6\,
      Q => waddr(1),
      R => ap_rst_n_inv
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_6\,
      Q => waddr(2),
      R => ap_rst_n_inv
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_6\,
      Q => waddr(3),
      R => ap_rst_n_inv
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_6\,
      Q => waddr(4),
      R => ap_rst_n_inv
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_6\,
      Q => waddr(5),
      R => ap_rst_n_inv
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_6\,
      Q => waddr(6),
      R => ap_rst_n_inv
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_6\,
      Q => waddr(7),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo is
  port (
    fifo_burst_ready : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bus_wide_gen.data_buf1__0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    pout17_out : out STD_LOGIC;
    push : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC;
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_buf_reg[23]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \dout_buf_reg[22]\ : in STD_LOGIC;
    \dout_buf_reg[21]\ : in STD_LOGIC;
    \dout_buf_reg[20]\ : in STD_LOGIC;
    \dout_buf_reg[19]\ : in STD_LOGIC;
    \dout_buf_reg[18]\ : in STD_LOGIC;
    \dout_buf_reg[17]\ : in STD_LOGIC;
    \dout_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf01_in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_wide_gen.data_buf_reg[24]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[25]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[26]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[27]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[28]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[29]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[30]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[1]\ : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo : entity is "sobel_filter_gmem0_m_axi_fifo";
end design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo is
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_3_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_5_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_6_n_6\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[23]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat__0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.next_split__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt__1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_6_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC;
  signal data_vld_i_1_n_6 : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal empty_n_i_3_n_6 : STD_LOGIC;
  signal empty_n_i_4_n_6 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__0_n_6\ : STD_LOGIC;
  signal full_n_i_2_n_6 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_6\ : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1_n_6\ : STD_LOGIC;
  signal \pout_reg_n_6_[0]\ : STD_LOGIC;
  signal \pout_reg_n_6_[1]\ : STD_LOGIC;
  signal \pout_reg_n_6_[2]\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \q_reg_n_6_[0]\ : STD_LOGIC;
  signal \q_reg_n_6_[1]\ : STD_LOGIC;
  signal \q_reg_n_6_[2]\ : STD_LOGIC;
  signal \q_reg_n_6_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_5\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_6\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair66";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair70";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair70";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair68";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair68";
begin
  \bus_wide_gen.data_buf1__0\ <= \^bus_wide_gen.data_buf1__0\;
  \bus_wide_gen.data_buf_reg[23]\(1 downto 0) <= \^bus_wide_gen.data_buf_reg[23]\(1 downto 0);
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  \could_multi_bursts.arlen_buf_reg[3]\ <= \^could_multi_bursts.arlen_buf_reg[3]\;
  \could_multi_bursts.arlen_buf_reg[3]_0\ <= \^could_multi_bursts.arlen_buf_reg[3]_0\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  push <= \^push\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(0),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(0),
      I5 => \bus_wide_gen.data_buf01_in\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[18]\,
      I3 => Q(10),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(10),
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[19]\,
      I3 => Q(11),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(11),
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[20]\,
      I3 => Q(12),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(12),
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[21]\,
      I3 => Q(13),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(13),
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[22]\,
      I3 => Q(14),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(14),
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[23]\,
      I3 => Q(15),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(15),
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044007400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_5_n_6\,
      I1 => p_27_in,
      I2 => beat_valid,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.split_cnt__1\(1),
      I5 => \bus_wide_gen.split_cnt__1\(0),
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => p_27_in,
      I2 => \bus_wide_gen.data_buf[15]_i_5_n_6\,
      O => \^bus_wide_gen.data_buf1__0\
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7BD07BDE7BDE7BDE"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I1 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.len_cnt_reg[1]\,
      I5 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_6\,
      O => \bus_wide_gen.data_buf[15]_i_5_n_6\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[24]_0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(16),
      I4 => \dout_buf_reg[34]\(24),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(16)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[25]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(17),
      I4 => \dout_buf_reg[34]\(25),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(17)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[26]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(18),
      I4 => \dout_buf_reg[34]\(26),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(18)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[27]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(19),
      I4 => \dout_buf_reg[34]\(27),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(19)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(1),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(1),
      I5 => \bus_wide_gen.data_buf01_in\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[28]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(20),
      I4 => \dout_buf_reg[34]\(28),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(20)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[29]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(21),
      I4 => \dout_buf_reg[34]\(29),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(21)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[30]\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(22),
      I4 => \dout_buf_reg[34]\(30),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(22)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.data_buf_reg[24]\
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      I3 => \dout_buf_reg[34]\(23),
      I4 => \dout_buf_reg[34]\(31),
      I5 => \bus_wide_gen.data_buf[23]_i_6_n_6\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf1__0\,
      I1 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_3_n_6\
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7DF0FF7000000000"
    )
        port map (
      I0 => p_27_in,
      I1 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I5 => \bus_wide_gen.ready_for_data__0\,
      O => \bus_wide_gen.next_split__0\
    );
\bus_wide_gen.data_buf[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I2 => \^bus_wide_gen.data_buf1__0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.data_buf[23]_i_5_n_6\
    );
\bus_wide_gen.data_buf[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \^bus_wide_gen.data_buf_reg[23]\(1),
      O => \bus_wide_gen.data_buf[23]_i_6_n_6\
    );
\bus_wide_gen.data_buf[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_6\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => p_27_in
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(2),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(2),
      I5 => \bus_wide_gen.data_buf01_in\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I2 => \bus_wide_gen.data_buf[23]_i_5_n_6\,
      O => \bus_wide_gen.data_buf_reg[31]\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(3),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(3),
      I5 => \bus_wide_gen.data_buf01_in\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(4),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(4),
      I5 => \bus_wide_gen.data_buf01_in\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(5),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(5),
      I5 => \bus_wide_gen.data_buf01_in\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(6),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(6),
      I5 => \bus_wide_gen.data_buf01_in\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFECCFC22F200F0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => Q(7),
      I3 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I4 => \dout_buf_reg[34]\(7),
      I5 => \bus_wide_gen.data_buf01_in\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[16]\,
      I3 => Q(8),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(8),
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2FFF2F0F0FFF0"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \^bus_wide_gen.data_buf1__0\,
      I2 => \dout_buf_reg[17]\,
      I3 => Q(9),
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_6\,
      I5 => \dout_buf_reg[34]\(9),
      O => D(9)
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => ap_rst_n,
      O => SR(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C408000044008008"
    )
        port map (
      I0 => \bus_wide_gen.last_beat__0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => \bus_wide_gen.tail_split\(0),
      I3 => \bus_wide_gen.split_cnt__1\(0),
      I4 => \bus_wide_gen.split_cnt__1\(1),
      I5 => \bus_wide_gen.tail_split\(1),
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \bus_wide_gen.next_split__0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_6\,
      I2 => \bus_wide_gen.split_cnt__1\(0),
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_6\,
      I2 => \bus_wide_gen.split_cnt__1\(1),
      I3 => \bus_wide_gen.split_cnt__1\(0),
      I4 => ap_rst_n,
      I5 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => \bus_wide_gen.next_split__0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_6\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CECCCCCC"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_6\,
      O => \bus_wide_gen.split_cnt__1\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0F0"
    )
        port map (
      I0 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I3 => \bus_wide_gen.len_cnt_reg[1]\,
      I4 => \bus_wide_gen.split_cnt_buf[1]_i_6_n_6\,
      O => \bus_wide_gen.split_cnt__1\(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.split_cnt_buf[1]_i_6_n_6\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_len_buf_reg[9]\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(8),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I2 => \sect_len_buf_reg[9]\(7),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \^could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => \sect_len_buf_reg[9]\(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \^could_multi_bursts.arlen_buf_reg[3]_0\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_6_[0]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => \^push\,
      O => data_vld_i_1_n_6
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_6,
      Q => data_vld_reg_n_6,
      R => ap_rst_n_inv
    );
empty_n_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \bus_wide_gen.last_beat__0\,
      I2 => burst_valid,
      O => pop0
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => burst_valid,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => empty_n_i_3_n_6,
      I5 => empty_n_i_4_n_6,
      O => \bus_wide_gen.last_beat__0\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I1 => \q_reg_n_6_[2]\,
      I2 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I3 => \q_reg_n_6_[1]\,
      O => empty_n_i_3_n_6
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_6_[3]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I2 => \q_reg_n_6_[0]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I5 => \bus_wide_gen.len_cnt_reg[7]\(5),
      O => empty_n_i_4_n_6
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_6,
      Q => burst_valid,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_6,
      I2 => pop0,
      I3 => data_vld_reg_n_6,
      I4 => \^fifo_burst_ready\,
      O => \full_n_i_1__0_n_6\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => \pout_reg_n_6_[2]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_burst_ready\,
      O => full_n_i_2_n_6
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_6\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_6\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_gmem0_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \^fifo_burst_ready\,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => fifo_rctl_ready,
      O => \^push\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(10),
      Q => \mem_reg[4][10]_srl5_n_6\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(11),
      Q => \mem_reg[4][11]_srl5_n_6\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(1),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_6\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_6\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_6\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_6\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_end_buf_reg[0]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_6\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.arlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\,
      I2 => \sect_end_buf_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => \^push\,
      I1 => pop0,
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \pout_reg_n_6_[2]\,
      I5 => \pout_reg_n_6_[0]\,
      O => \pout[0]_i_1_n_6\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => \^push\,
      O => \pout[1]_i_1_n_6\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => \^push\,
      O => \pout[2]_i_1_n_6\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA000000000000"
    )
        port map (
      I0 => \^push\,
      I1 => \^bus_wide_gen.last_split\,
      I2 => \dout_buf_reg[34]\(32),
      I3 => beat_valid,
      I4 => empty_n_reg_0,
      I5 => data_vld_reg_0,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_6\,
      Q => \pout_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_6\,
      Q => \pout_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_6\,
      Q => \pout_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_6\,
      Q => \q_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_6\,
      Q => \^bus_wide_gen.data_buf_reg[23]\(0),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_6\,
      Q => \^bus_wide_gen.data_buf_reg[23]\(1),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_6\,
      Q => \q_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_6\,
      Q => \q_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_6\,
      Q => \q_reg_n_6_[3]\,
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_6\,
      Q => \bus_wide_gen.tail_split\(0),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_6\,
      Q => \bus_wide_gen.tail_split\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    next_rreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    align_len0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_fifo";
end \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_6\ : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_6\ : STD_LOGIC;
  signal \full_n_i_2__0_n_6\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_6\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1_n_6\ : STD_LOGIC;
  signal \pout_reg_n_6_[0]\ : STD_LOGIC;
  signal \pout_reg_n_6_[1]\ : STD_LOGIC;
  signal \pout_reg_n_6_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair88";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair82";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_data(32),
      O => align_len0(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_6_[0]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__0_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_6\,
      Q => data_vld_reg_n_6,
      R => ap_rst_n_inv
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_6,
      Q => \^fifo_rreq_valid\,
      R => ap_rst_n_inv
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => p_20_in,
      I4 => rreq_handling_reg,
      O => \^next_rreq\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_6\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_6,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__2_n_6\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg_n_6_[2]\,
      I4 => \pout_reg_n_6_[0]\,
      I5 => \pout_reg_n_6_[1]\,
      O => \full_n_i_2__0_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_6\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_data(32),
      O => invalid_len_event0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \end_addr_buf_reg[31]_0\(18),
      I2 => \end_addr_buf_reg[31]_0\(19),
      I3 => \sect_cnt_reg[19]\(19),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]_0\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]_0\(15),
      I4 => \end_addr_buf_reg[31]_0\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \end_addr_buf_reg[31]_0\(13),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]_0\(12),
      I4 => \end_addr_buf_reg[31]_0\(14),
      I5 => \sect_cnt_reg[19]\(14),
      O => \end_addr_buf_reg[31]\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \end_addr_buf_reg[31]_0\(10),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]_0\(9),
      I4 => \end_addr_buf_reg[31]_0\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => S(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \end_addr_buf_reg[31]_0\(7),
      I2 => \sect_cnt_reg[19]\(6),
      I3 => \end_addr_buf_reg[31]_0\(6),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => S(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]_0\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]_0\(3),
      I4 => \end_addr_buf_reg[31]_0\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => S(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]_0\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]_0\(0),
      I4 => \end_addr_buf_reg[31]_0\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(0),
      Q => \mem_reg[4][0]_srl5_n_6\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(10),
      Q => \mem_reg[4][10]_srl5_n_6\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(11),
      Q => \mem_reg[4][11]_srl5_n_6\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(12),
      Q => \mem_reg[4][12]_srl5_n_6\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(13),
      Q => \mem_reg[4][13]_srl5_n_6\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(14),
      Q => \mem_reg[4][14]_srl5_n_6\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(15),
      Q => \mem_reg[4][15]_srl5_n_6\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(16),
      Q => \mem_reg[4][16]_srl5_n_6\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(17),
      Q => \mem_reg[4][17]_srl5_n_6\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(18),
      Q => \mem_reg[4][18]_srl5_n_6\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(19),
      Q => \mem_reg[4][19]_srl5_n_6\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(1),
      Q => \mem_reg[4][1]_srl5_n_6\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(20),
      Q => \mem_reg[4][20]_srl5_n_6\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(21),
      Q => \mem_reg[4][21]_srl5_n_6\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(22),
      Q => \mem_reg[4][22]_srl5_n_6\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(23),
      Q => \mem_reg[4][23]_srl5_n_6\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(24),
      Q => \mem_reg[4][24]_srl5_n_6\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(25),
      Q => \mem_reg[4][25]_srl5_n_6\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(26),
      Q => \mem_reg[4][26]_srl5_n_6\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(27),
      Q => \mem_reg[4][27]_srl5_n_6\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(28),
      Q => \mem_reg[4][28]_srl5_n_6\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(29),
      Q => \mem_reg[4][29]_srl5_n_6\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(2),
      Q => \mem_reg[4][2]_srl5_n_6\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(30),
      Q => \mem_reg[4][30]_srl5_n_6\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(31),
      Q => \mem_reg[4][31]_srl5_n_6\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_6\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(3),
      Q => \mem_reg[4][3]_srl5_n_6\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(4),
      Q => \mem_reg[4][4]_srl5_n_6\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(5),
      Q => \mem_reg[4][5]_srl5_n_6\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(6),
      Q => \mem_reg[4][6]_srl5_n_6\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(7),
      Q => \mem_reg[4][7]_srl5_n_6\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(8),
      Q => \mem_reg[4][8]_srl5_n_6\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[31]\(9),
      Q => \mem_reg[4][9]_srl5_n_6\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \pout_reg_n_6_[2]\,
      I5 => \pout_reg_n_6_[0]\,
      O => \pout[0]_i_1_n_6\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_6\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_6\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_6\,
      Q => \pout_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_6\,
      Q => \pout_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_6\,
      Q => \pout_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_6\,
      Q => \start_addr_reg[31]\(0),
      R => ap_rst_n_inv
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_6\,
      Q => \start_addr_reg[31]\(10),
      R => ap_rst_n_inv
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_6\,
      Q => \start_addr_reg[31]\(11),
      R => ap_rst_n_inv
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_6\,
      Q => \start_addr_reg[31]\(12),
      R => ap_rst_n_inv
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_6\,
      Q => \start_addr_reg[31]\(13),
      R => ap_rst_n_inv
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_6\,
      Q => \start_addr_reg[31]\(14),
      R => ap_rst_n_inv
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_6\,
      Q => \start_addr_reg[31]\(15),
      R => ap_rst_n_inv
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_6\,
      Q => \start_addr_reg[31]\(16),
      R => ap_rst_n_inv
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_6\,
      Q => \start_addr_reg[31]\(17),
      R => ap_rst_n_inv
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_6\,
      Q => \start_addr_reg[31]\(18),
      R => ap_rst_n_inv
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_6\,
      Q => \start_addr_reg[31]\(19),
      R => ap_rst_n_inv
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_6\,
      Q => \start_addr_reg[31]\(1),
      R => ap_rst_n_inv
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_6\,
      Q => \start_addr_reg[31]\(20),
      R => ap_rst_n_inv
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_6\,
      Q => \start_addr_reg[31]\(21),
      R => ap_rst_n_inv
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_6\,
      Q => \start_addr_reg[31]\(22),
      R => ap_rst_n_inv
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_6\,
      Q => \start_addr_reg[31]\(23),
      R => ap_rst_n_inv
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_6\,
      Q => \start_addr_reg[31]\(24),
      R => ap_rst_n_inv
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_6\,
      Q => \start_addr_reg[31]\(25),
      R => ap_rst_n_inv
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_6\,
      Q => \start_addr_reg[31]\(26),
      R => ap_rst_n_inv
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_6\,
      Q => \start_addr_reg[31]\(27),
      R => ap_rst_n_inv
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_6\,
      Q => \start_addr_reg[31]\(28),
      R => ap_rst_n_inv
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_6\,
      Q => \start_addr_reg[31]\(29),
      R => ap_rst_n_inv
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_6\,
      Q => \start_addr_reg[31]\(2),
      R => ap_rst_n_inv
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_6\,
      Q => \start_addr_reg[31]\(30),
      R => ap_rst_n_inv
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][31]_srl5_n_6\,
      Q => \start_addr_reg[31]\(31),
      R => ap_rst_n_inv
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_6\,
      Q => fifo_rreq_data(32),
      R => ap_rst_n_inv
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_6\,
      Q => \start_addr_reg[31]\(3),
      R => ap_rst_n_inv
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_6\,
      Q => \start_addr_reg[31]\(4),
      R => ap_rst_n_inv
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_6\,
      Q => \start_addr_reg[31]\(5),
      R => ap_rst_n_inv
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_6\,
      Q => \start_addr_reg[31]\(6),
      R => ap_rst_n_inv
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_6\,
      Q => \start_addr_reg[31]\(7),
      R => ap_rst_n_inv
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_6\,
      Q => \start_addr_reg[31]\(8),
      R => ap_rst_n_inv
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_6\,
      Q => \start_addr_reg[31]\(9),
      R => ap_rst_n_inv
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \^fifo_rreq_valid\,
      I3 => p_20_in,
      O => E(0)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    \sect_addr_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    push : in STD_LOGIC;
    pout17_out : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_rreq_valid : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized1\ : entity is "sobel_filter_gmem0_m_axi_fifo";
end \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized1\ is
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal data_vld1 : STD_LOGIC;
  signal \data_vld_i_1__1_n_6\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_6\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_6\ : STD_LOGIC;
  signal \full_n_i_2__1_n_6\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \pout[0]_i_1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1_n_6\ : STD_LOGIC;
  signal \pout[3]_i_1_n_6\ : STD_LOGIC;
  signal \pout[3]_i_2_n_6\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair73";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  p_20_in <= \^p_20_in\;
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\bus_wide_gen.split_cnt_buf[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[3]\(1),
      I1 => \bus_wide_gen.len_cnt_reg[3]\(0),
      I2 => \bus_wide_gen.len_cnt_reg[3]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[3]\(2),
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_gmem0_ARREADY,
      I2 => ap_rst_n,
      I3 => invalid_len_event_reg2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_gmem0_ARREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => ap_rst_n,
      O => SR(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \data_vld_i_1__1_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_6\,
      Q => \^data_vld_reg_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_20_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_rreq_valid,
      O => pop0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \bus_wide_gen.last_split\,
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__1_n_6\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_6\,
      Q => \^empty_n_reg_0\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__1_n_6\,
      I4 => p_10_in,
      O => \full_n_i_1__1_n_6\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => \^data_vld_reg_0\,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__1_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_6\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_6\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_6\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => push,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1_n_6\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => data_vld1,
      I1 => p_10_in,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => \^data_vld_reg_0\,
      O => \pout[3]_i_1_n_6\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_6\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => data_vld1
    );
\pout[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2222222"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \^empty_n_reg_0\,
      I2 => beat_valid,
      I3 => \dout_buf_reg[34]\(0),
      I4 => \bus_wide_gen.last_split\,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_6\,
      D => \pout[0]_i_1_n_6\,
      Q => \pout_reg__0\(0),
      R => ap_rst_n_inv
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_6\,
      D => \pout[1]_i_1_n_6\,
      Q => \pout_reg__0\(1),
      R => ap_rst_n_inv
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_6\,
      D => \pout[2]_i_1_n_6\,
      Q => \pout_reg__0\(2),
      R => ap_rst_n_inv
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_6\,
      D => \pout[3]_i_2_n_6\,
      Q => \pout_reg__0\(3),
      R => ap_rst_n_inv
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      I4 => fifo_rreq_valid_buf_reg,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_20_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[0]\(0)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => Q(0),
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => Q(1),
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_20_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^p_20_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice : entity is "sobel_filter_gmem0_m_axi_reg_slice";
end design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond_flatten_reg_1587_reg[0]_0\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]_0\ : in STD_LOGIC;
    \gmem0_addr_reg_1655_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem0_addr_1_reg_1638_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice_3 : entity is "sobel_filter_gmem0_m_axi_reg_slice";
end design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice_3;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice_3 is
  signal \data_p1[0]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_6\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_6\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_p2[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[13]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[14]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[17]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[18]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[1]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[21]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[22]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[25]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[26]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[29]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p2[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[30]_i_1_n_6\ : STD_LOGIC;
  signal \data_p2[31]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p2[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p2[9]_i_1__0_n_6\ : STD_LOGIC;
  signal gmem0_ARREADY : STD_LOGIC;
  signal gmem0_ARVALID : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p1_from_p2 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_6 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_6\ : STD_LOGIC;
  signal \state[1]_i_1_n_6\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => gmem0_ARREADY,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_rreq_ack,
      I4 => gmem0_ARVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010100000000000"
    )
        port map (
      I0 => ap_reg_ioackin_gmem0_ARREADY,
      I1 => \exitcond_flatten_reg_1587_reg[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \or_cond_mid2_reg_1613_reg[0]\,
      I4 => \tmp_1_mid2_reg_1603_reg[0]\,
      I5 => Q(1),
      O => gmem0_ARVALID
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I2 => ap_reg_ioackin_gmem0_ARREADY,
      I3 => gmem0_ARREADY,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => Q(1),
      I1 => gmem0_ARREADY,
      I2 => ap_reg_ioackin_gmem0_ARREADY,
      I3 => \exitcond_flatten_reg_1587_reg[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \tmp_1_mid2_reg_1603_reg[0]_0\,
      O => D(1)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(0),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(0),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(0),
      O => \data_p1[0]_i_1_n_6\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(10),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(10),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(10),
      O => \data_p1[10]_i_1_n_6\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(11),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(11),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(11),
      O => \data_p1[11]_i_1_n_6\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(12),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(12),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(12),
      O => \data_p1[12]_i_1_n_6\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(13),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(13),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(13),
      O => \data_p1[13]_i_1_n_6\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(14),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(14),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(14),
      O => \data_p1[14]_i_1_n_6\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(15),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(15),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(15),
      O => \data_p1[15]_i_1_n_6\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(16),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(16),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(16),
      O => \data_p1[16]_i_1_n_6\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(17),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(17),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(17),
      O => \data_p1[17]_i_1_n_6\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(18),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(18),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(18),
      O => \data_p1[18]_i_1_n_6\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(19),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(19),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(19),
      O => \data_p1[19]_i_1_n_6\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(1),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(1),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(1),
      O => \data_p1[1]_i_1_n_6\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(20),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(20),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(20),
      O => \data_p1[20]_i_1_n_6\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(21),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(21),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(21),
      O => \data_p1[21]_i_1_n_6\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(22),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(22),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(22),
      O => \data_p1[22]_i_1_n_6\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(23),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(23),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(23),
      O => \data_p1[23]_i_1_n_6\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(24),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(24),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(24),
      O => \data_p1[24]_i_1_n_6\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(25),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(25),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(25),
      O => \data_p1[25]_i_1_n_6\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(26),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(26),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(26),
      O => \data_p1[26]_i_1_n_6\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(27),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(27),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(27),
      O => \data_p1[27]_i_1_n_6\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(28),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(28),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(28),
      O => \data_p1[28]_i_1_n_6\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(29),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(29),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(29),
      O => \data_p1[29]_i_1_n_6\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(2),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(2),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(2),
      O => \data_p1[2]_i_1_n_6\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(30),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(30),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(30),
      O => \data_p1[30]_i_1_n_6\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(31),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(31),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(31),
      O => \data_p1[31]_i_2_n_6\
    );
\data_p1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => load_p1_from_p2
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(3),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(3),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(3),
      O => \data_p1[3]_i_1_n_6\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(4),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(4),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(4),
      O => \data_p1[4]_i_1_n_6\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(5),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(5),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(5),
      O => \data_p1[5]_i_1_n_6\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(6),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(6),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(6),
      O => \data_p1[6]_i_1_n_6\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(7),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(7),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(7),
      O => \data_p1[7]_i_1_n_6\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(8),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(8),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(8),
      O => \data_p1[8]_i_1_n_6\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => data_p2(9),
      I1 => load_p1_from_p2,
      I2 => \gmem0_addr_reg_1655_reg[31]\(9),
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      I5 => \gmem0_addr_1_reg_1638_reg[31]\(9),
      O => \data_p1[9]_i_1_n_6\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_6\,
      Q => \q_reg[31]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_6\,
      Q => \q_reg[31]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_6\,
      Q => \q_reg[31]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_6\,
      Q => \q_reg[31]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_6\,
      Q => \q_reg[31]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_6\,
      Q => \q_reg[31]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_6\,
      Q => \q_reg[31]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_6\,
      Q => \q_reg[31]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_6\,
      Q => \q_reg[31]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_6\,
      Q => \q_reg[31]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_6\,
      Q => \q_reg[31]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_6\,
      Q => \q_reg[31]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_6\,
      Q => \q_reg[31]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_6\,
      Q => \q_reg[31]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_6\,
      Q => \q_reg[31]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_6\,
      Q => \q_reg[31]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_6\,
      Q => \q_reg[31]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_6\,
      Q => \q_reg[31]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_6\,
      Q => \q_reg[31]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_6\,
      Q => \q_reg[31]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_6\,
      Q => \q_reg[31]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_6\,
      Q => \q_reg[31]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_6\,
      Q => \q_reg[31]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_6\,
      Q => \q_reg[31]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_6\,
      Q => \q_reg[31]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_6\,
      Q => \q_reg[31]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_6\,
      Q => \q_reg[31]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_6\,
      Q => \q_reg[31]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_6\,
      Q => \q_reg[31]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_6\,
      Q => \q_reg[31]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_6\,
      Q => \q_reg[31]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_6\,
      Q => \q_reg[31]\(9),
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(0),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(0),
      O => \data_p2[0]_i_1__0_n_6\
    );
\data_p2[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(10),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(10),
      O => \data_p2[10]_i_1__0_n_6\
    );
\data_p2[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(11),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(11),
      O => \data_p2[11]_i_1__0_n_6\
    );
\data_p2[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(12),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(12),
      O => \data_p2[12]_i_1__0_n_6\
    );
\data_p2[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(13),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(13),
      O => \data_p2[13]_i_1__0_n_6\
    );
\data_p2[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(14),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(14),
      O => \data_p2[14]_i_1__0_n_6\
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(15),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(15),
      O => \data_p2[15]_i_1__0_n_6\
    );
\data_p2[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(16),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(16),
      O => \data_p2[16]_i_1__0_n_6\
    );
\data_p2[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(17),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(17),
      O => \data_p2[17]_i_1__0_n_6\
    );
\data_p2[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(18),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(18),
      O => \data_p2[18]_i_1__0_n_6\
    );
\data_p2[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(19),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(19),
      O => \data_p2[19]_i_1__0_n_6\
    );
\data_p2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(1),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(1),
      O => \data_p2[1]_i_1__0_n_6\
    );
\data_p2[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(20),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(20),
      O => \data_p2[20]_i_1__0_n_6\
    );
\data_p2[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(21),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(21),
      O => \data_p2[21]_i_1__0_n_6\
    );
\data_p2[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(22),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(22),
      O => \data_p2[22]_i_1__0_n_6\
    );
\data_p2[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(23),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(23),
      O => \data_p2[23]_i_1__0_n_6\
    );
\data_p2[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(24),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(24),
      O => \data_p2[24]_i_1__0_n_6\
    );
\data_p2[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(25),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(25),
      O => \data_p2[25]_i_1__0_n_6\
    );
\data_p2[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(26),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(26),
      O => \data_p2[26]_i_1__0_n_6\
    );
\data_p2[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(27),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(27),
      O => \data_p2[27]_i_1__0_n_6\
    );
\data_p2[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(28),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(28),
      O => \data_p2[28]_i_1__0_n_6\
    );
\data_p2[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(29),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(29),
      O => \data_p2[29]_i_1__1_n_6\
    );
\data_p2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(2),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(2),
      O => \data_p2[2]_i_1__0_n_6\
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(30),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(30),
      O => \data_p2[30]_i_1_n_6\
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => gmem0_ARREADY,
      O => load_p2
    );
\data_p2[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(31),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(31),
      O => \data_p2[31]_i_2_n_6\
    );
\data_p2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(3),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(3),
      O => \data_p2[3]_i_1__0_n_6\
    );
\data_p2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(4),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(4),
      O => \data_p2[4]_i_1__0_n_6\
    );
\data_p2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(5),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(5),
      O => \data_p2[5]_i_1__0_n_6\
    );
\data_p2[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(6),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(6),
      O => \data_p2[6]_i_1__0_n_6\
    );
\data_p2[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(7),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(7),
      O => \data_p2[7]_i_1__2_n_6\
    );
\data_p2[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(8),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(8),
      O => \data_p2[8]_i_1__0_n_6\
    );
\data_p2[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \gmem0_addr_reg_1655_reg[31]\(9),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \gmem0_addr_1_reg_1638_reg[31]\(9),
      O => \data_p2[9]_i_1__0_n_6\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1__0_n_6\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1__0_n_6\,
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1__0_n_6\,
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1__0_n_6\,
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1__0_n_6\,
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1__0_n_6\,
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1__0_n_6\,
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1__0_n_6\,
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1__0_n_6\,
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1__0_n_6\,
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1__0_n_6\,
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1__0_n_6\,
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1__0_n_6\,
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1__0_n_6\,
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1__0_n_6\,
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1__0_n_6\,
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1__0_n_6\,
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1__0_n_6\,
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1__0_n_6\,
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1__0_n_6\,
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1__0_n_6\,
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1__1_n_6\,
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1__0_n_6\,
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[30]_i_1_n_6\,
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[31]_i_2_n_6\,
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1__0_n_6\,
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1__0_n_6\,
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1__0_n_6\,
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1__0_n_6\,
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1__2_n_6\,
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1__0_n_6\,
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1__0_n_6\,
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => gmem0_ARVALID,
      I1 => rs2f_rreq_ack,
      I2 => gmem0_ARREADY,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_6
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_6,
      Q => gmem0_ARREADY,
      R => ap_rst_n_inv
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => gmem0_ARREADY,
      I1 => gmem0_ARVALID,
      I2 => rs2f_rreq_ack,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1_n_6\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => gmem0_ARVALID,
      O => \state[1]_i_1_n_6\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_6\,
      Q => \^state_reg[0]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_6\,
      Q => state(1),
      S => ap_rst_n_inv
    );
\tmp_55_reg_1726[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD000000"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587_reg[0]_0\,
      I1 => ap_reg_ioackin_gmem0_ARREADY,
      I2 => gmem0_ARREADY,
      I3 => Q(1),
      I4 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    gmem0_RREADY : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ : entity is "sobel_filter_gmem0_m_axi_reg_slice";
end \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_6\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_6\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair89";
begin
  rdata_ack_t <= \^rdata_ack_t\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => gmem0_RREADY,
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5DFF"
    )
        port map (
      I0 => Q(0),
      I1 => \exitcond_flatten_reg_1587_reg[0]\,
      I2 => \^state_reg[0]_0\(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I5 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      O => ap_reg_ioackin_gmem1_AWREADY_reg
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \bus_wide_gen.ready_for_data__0\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__0_n_6\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__0_n_6\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__0_n_6\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__0_n_6\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__0_n_6\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__0_n_6\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__0_n_6\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2_n_6\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_6\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_6\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_6\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_6\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_6\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_6\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_6\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_6\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_6_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_6_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_6_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_6_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_6_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_6_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_6_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_6_[7]\,
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => gmem0_RREADY,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_6\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_6\,
      Q => \^rdata_ack_t\,
      R => ap_rst_n_inv
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => gmem0_RREADY,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__0_n_6\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => state(1),
      I2 => gmem0_RREADY,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[1]_i_1__0_n_6\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_6\,
      Q => \^state_reg[0]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_6\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer is
  port (
    gmem1_WREADY : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp2_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[49]\ : out STD_LOGIC;
    \i2_reg_400_reg[0]\ : out STD_LOGIC;
    i1_reg_389_reg_1_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_9_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_10_sp_1 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    i2_reg_4000 : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    \exitcond2_reg_1838_reg[0]\ : out STD_LOGIC;
    \tmp_10_reg_1818_reg[0]\ : out STD_LOGIC;
    i1_reg_389_reg_0_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_2_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_3_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_4_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_5_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_6_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_7_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_8_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\ : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_equal_gen.strb_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_ioackin_gmem1_WREADY_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[32]\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg_1 : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp5_iter0 : in STD_LOGIC;
    exitcond1_fu_1532_p2 : in STD_LOGIC;
    i1_reg_389_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg : in STD_LOGIC;
    gmem1_AWREADY : in STD_LOGIC;
    \i1_reg_389_reg[6]_0\ : in STD_LOGIC;
    \tmp_10_reg_1818_reg[0]_0\ : in STD_LOGIC;
    \exitcond2_reg_1838_reg[0]_0\ : in STD_LOGIC;
    exitcond2_fu_1448_p2 : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer : entity is "sobel_filter_gmem1_m_axi_buffer";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[27]_i_2_n_6\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[49]\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_2_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_2_n_6 : STD_LOGIC;
  signal \^ap_enable_reg_pp2_iter1_reg_0\ : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_6\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_6\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_6\ : STD_LOGIC;
  signal empty_n_i_1_n_6 : STD_LOGIC;
  signal \empty_n_i_2__1_n_6\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_6\ : STD_LOGIC;
  signal empty_n_reg_n_6 : STD_LOGIC;
  signal \full_n_i_1__3_n_6\ : STD_LOGIC;
  signal \full_n_i_2__9_n_6\ : STD_LOGIC;
  signal \full_n_i_3__1_n_6\ : STD_LOGIC;
  signal \^gmem1_wready\ : STD_LOGIC;
  signal \i1_reg_389[10]_i_2_n_6\ : STD_LOGIC;
  signal \i1_reg_389[1]_i_2_n_6\ : STD_LOGIC;
  signal \i1_reg_389[6]_i_2_n_6\ : STD_LOGIC;
  signal i1_reg_389_reg_0_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_10_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_1_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_2_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_3_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_4_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_5_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_6_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_7_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_8_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_9_sn_1 : STD_LOGIC;
  signal \^i2_reg_400_reg[0]\ : STD_LOGIC;
  signal mem_reg_i_26_n_6 : STD_LOGIC;
  signal mem_reg_i_27_n_6 : STD_LOGIC;
  signal mem_reg_i_28_n_6 : STD_LOGIC;
  signal mem_reg_i_29_n_6 : STD_LOGIC;
  signal mem_reg_i_36_n_6 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__1_n_6\ : STD_LOGIC;
  signal show_ahead_i_3_n_6 : STD_LOGIC;
  signal show_ahead_i_4_n_6 : STD_LOGIC;
  signal show_ahead_i_5_n_6 : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_3__0_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_4__0_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_5__0_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_6_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_3_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_4__0_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_5__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_6\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_6\ : STD_LOGIC;
  signal \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \ap_CS_fsm[33]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter0_i_1 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_2 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of ap_enable_reg_pp2_iter0_i_1 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of ap_enable_reg_pp2_iter1_i_2 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \bus_equal_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \full_n_i_2__9\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \i1_reg_389[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i1_reg_389[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i1_reg_389[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \i1_reg_389[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \i1_reg_389[8]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \i1_reg_389[9]_i_1\ : label is "soft_lutpair188";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of mem_reg_i_28 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of mem_reg_i_29 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \show_ahead_i_2__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of show_ahead_i_3 : label is "soft_lutpair189";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair217";
begin
  SR(0) <= \^sr\(0);
  \ap_CS_fsm_reg[49]\ <= \^ap_cs_fsm_reg[49]\;
  ap_enable_reg_pp2_iter1_reg_0 <= \^ap_enable_reg_pp2_iter1_reg_0\;
  data_valid <= \^data_valid\;
  gmem1_WREADY <= \^gmem1_wready\;
  i1_reg_389_reg_0_sp_1 <= i1_reg_389_reg_0_sn_1;
  i1_reg_389_reg_10_sp_1 <= i1_reg_389_reg_10_sn_1;
  i1_reg_389_reg_1_sp_1 <= i1_reg_389_reg_1_sn_1;
  i1_reg_389_reg_2_sp_1 <= i1_reg_389_reg_2_sn_1;
  i1_reg_389_reg_3_sp_1 <= i1_reg_389_reg_3_sn_1;
  i1_reg_389_reg_4_sp_1 <= i1_reg_389_reg_4_sn_1;
  i1_reg_389_reg_5_sp_1 <= i1_reg_389_reg_5_sn_1;
  i1_reg_389_reg_6_sp_1 <= i1_reg_389_reg_6_sn_1;
  i1_reg_389_reg_7_sp_1 <= i1_reg_389_reg_7_sn_1;
  i1_reg_389_reg_8_sp_1 <= i1_reg_389_reg_8_sn_1;
  i1_reg_389_reg_9_sp_1 <= i1_reg_389_reg_9_sn_1;
  \i2_reg_400_reg[0]\ <= \^i2_reg_400_reg[0]\;
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
        port map (
      I0 => Q(0),
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => \^gmem1_wready\,
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF008A8A8A8A"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[27]_i_2_n_6\,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => gmem1_AWREADY,
      I4 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[27]\(0)
    );
\ap_CS_fsm[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0004"
    )
        port map (
      I0 => \tmp_10_reg_1818_reg[0]_0\,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \^gmem1_wready\,
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      I4 => \i1_reg_389_reg[6]_0\,
      O => \ap_CS_fsm[27]_i_2_n_6\
    );
\ap_CS_fsm[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => \exitcond2_reg_1838_reg[0]_0\,
      I1 => ap_enable_reg_pp2_iter1_reg_1,
      I2 => \^gmem1_wready\,
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      I4 => exitcond2_fu_1448_p2,
      O => \^ap_enable_reg_pp2_iter1_reg_0\
    );
\ap_CS_fsm[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F0F2FFF2FFF2FF"
    )
        port map (
      I0 => \^i2_reg_400_reg[0]\,
      I1 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      I2 => ap_enable_reg_pp5_iter1_reg,
      I3 => ap_enable_reg_pp5_iter2_reg,
      I4 => ap_enable_reg_pp5_iter0,
      I5 => exitcond1_fu_1532_p2,
      O => \^ap_cs_fsm_reg[49]\
    );
\ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[27]_i_2_n_6\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ap_enable_reg_pp2_iter1_reg_0\,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => Q(3),
      O => \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\
    );
\ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => \^ap_cs_fsm_reg[49]\,
      O => ap_NS_fsm(2)
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[27]_i_2_n_6\,
      I2 => \ap_CS_fsm_reg[26]\,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_reg
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[26]\,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => ap_enable_reg_pp1_iter1_i_2_n_6,
      I3 => \ap_CS_fsm[27]_i_2_n_6\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_reg
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      I1 => \^gmem1_wready\,
      I2 => ap_enable_reg_pp1_iter1_reg_0,
      I3 => \tmp_10_reg_1818_reg[0]_0\,
      O => ap_enable_reg_pp1_iter1_i_2_n_6
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => Q(3),
      I1 => \^ap_enable_reg_pp2_iter1_reg_0\,
      I2 => \ap_CS_fsm_reg[32]\,
      I3 => ap_enable_reg_pp2_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp2_iter0_reg
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[32]\,
      I1 => ap_enable_reg_pp2_iter1_reg_1,
      I2 => ap_enable_reg_pp2_iter1_i_2_n_6,
      I3 => \^ap_enable_reg_pp2_iter1_reg_0\,
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp2_iter1_reg
    );
ap_enable_reg_pp2_iter1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      I1 => \^gmem1_wready\,
      I2 => ap_enable_reg_pp2_iter1_reg_1,
      I3 => \exitcond2_reg_1838_reg[0]_0\,
      O => ap_enable_reg_pp2_iter1_i_2_n_6
    );
ap_reg_ioackin_gmem1_WREADY_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \tmp_10_reg_1818_reg[0]_0\,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => Q(2),
      I3 => \exitcond2_reg_1838_reg[0]_0\,
      I4 => ap_enable_reg_pp2_iter1_reg_1,
      I5 => Q(3),
      O => ap_reg_ioackin_gmem1_WREADY_reg
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg[7]\(1),
      I1 => \bus_equal_gen.len_cnt_reg[7]\(0),
      I2 => m_axi_gmem1_WREADY,
      I3 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I4 => \^data_valid\,
      I5 => burst_valid,
      O => \q_reg[0]\
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^data_valid\,
      I1 => burst_valid,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_gmem1_WREADY,
      O => \bus_equal_gen.WVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_6\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_6\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_6\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_6\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_6\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_6\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_6\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_6\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_6\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_6\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_6\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_6\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_6\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_6\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_6\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_6\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_6\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_6\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_6\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_6\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_6\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_6\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_6\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_6\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_6\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_6\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_6\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_6\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB3B0000"
    )
        port map (
      I0 => burst_valid,
      I1 => \^data_valid\,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => m_axi_gmem1_WREADY,
      I4 => empty_n_reg_n_6,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_6\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_6\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_6\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_6\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_6\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_6\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_6\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_6\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(33),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(34),
      R => \^sr\(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(35),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_6\,
      Q => \bus_equal_gen.strb_buf_reg[3]\(9),
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_6,
      I1 => m_axi_gmem1_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => \^data_valid\,
      I4 => burst_valid,
      O => \dout_valid_i_1__0_n_6\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_6\,
      Q => \^data_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__1_n_6\,
      I1 => pop,
      I2 => \^gmem1_wready\,
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => empty_n_reg_n_6,
      O => empty_n_i_1_n_6
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(0),
      I2 => \usedw_reg__0\(5),
      I3 => show_ahead_i_4_n_6,
      I4 => \usedw_reg__0\(4),
      I5 => \empty_n_i_3__2_n_6\,
      O => \empty_n_i_2__1_n_6\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \empty_n_i_3__2_n_6\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_6,
      Q => empty_n_reg_n_6,
      R => \^sr\(0)
    );
\exitcond2_reg_1838[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B0B8"
    )
        port map (
      I0 => exitcond2_fu_1448_p2,
      I1 => Q(3),
      I2 => \exitcond2_reg_1838_reg[0]_0\,
      I3 => ap_enable_reg_pp2_iter1_reg_1,
      I4 => \^gmem1_wready\,
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => \exitcond2_reg_1838_reg[0]\
    );
\fullIndex_1_reg_168[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmem1_wready\,
      I1 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => \^i2_reg_400_reg[0]\
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__9_n_6\,
      I2 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I3 => \^gmem1_wready\,
      I4 => pop,
      O => \full_n_i_1__3_n_6\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      I4 => \full_n_i_3__1_n_6\,
      O => \full_n_i_2__9_n_6\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__1_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_6\,
      Q => \^gmem1_wready\,
      R => '0'
    );
\i1_reg_389[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i1_reg_389_reg(0),
      I1 => \i1_reg_389[1]_i_2_n_6\,
      O => i1_reg_389_reg_0_sn_1
    );
\i1_reg_389[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => i1_reg_389_reg(10),
      I1 => i1_reg_389_reg(9),
      I2 => i1_reg_389_reg(8),
      I3 => i1_reg_389_reg(7),
      I4 => \i1_reg_389[10]_i_2_n_6\,
      I5 => \ap_CS_fsm_reg[26]\,
      O => i1_reg_389_reg_10_sn_1
    );
\i1_reg_389[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => i1_reg_389_reg(6),
      I1 => i1_reg_389_reg(5),
      I2 => i1_reg_389_reg(3),
      I3 => \i1_reg_389[6]_i_2_n_6\,
      I4 => i1_reg_389_reg(2),
      I5 => i1_reg_389_reg(4),
      O => \i1_reg_389[10]_i_2_n_6\
    );
\i1_reg_389[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D200D200D2D2D2"
    )
        port map (
      I0 => i1_reg_389_reg(0),
      I1 => \i1_reg_389[1]_i_2_n_6\,
      I2 => i1_reg_389_reg(1),
      I3 => Q(1),
      I4 => ap_reg_ioackin_gmem1_AWREADY_reg,
      I5 => gmem1_AWREADY,
      O => i1_reg_389_reg_1_sn_1
    );
\i1_reg_389[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \tmp_10_reg_1818_reg[0]_0\,
      I2 => ap_enable_reg_pp1_iter1_reg_0,
      I3 => \^i2_reg_400_reg[0]\,
      I4 => Q(2),
      I5 => \i1_reg_389_reg[6]_0\,
      O => \i1_reg_389[1]_i_2_n_6\
    );
\i1_reg_389[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i1_reg_389_reg(2),
      I1 => \i1_reg_389[6]_i_2_n_6\,
      O => i1_reg_389_reg_2_sn_1
    );
\i1_reg_389[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => i1_reg_389_reg(3),
      I1 => i1_reg_389_reg(2),
      I2 => \i1_reg_389[6]_i_2_n_6\,
      O => i1_reg_389_reg_3_sn_1
    );
\i1_reg_389[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => i1_reg_389_reg(4),
      I1 => i1_reg_389_reg(3),
      I2 => \i1_reg_389[6]_i_2_n_6\,
      I3 => i1_reg_389_reg(2),
      O => i1_reg_389_reg_4_sn_1
    );
\i1_reg_389[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => i1_reg_389_reg(5),
      I1 => i1_reg_389_reg(4),
      I2 => i1_reg_389_reg(2),
      I3 => \i1_reg_389[6]_i_2_n_6\,
      I4 => i1_reg_389_reg(3),
      O => i1_reg_389_reg_5_sn_1
    );
\i1_reg_389[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => i1_reg_389_reg(6),
      I1 => i1_reg_389_reg(5),
      I2 => i1_reg_389_reg(3),
      I3 => \i1_reg_389[6]_i_2_n_6\,
      I4 => i1_reg_389_reg(2),
      I5 => i1_reg_389_reg(4),
      O => i1_reg_389_reg_6_sn_1
    );
\i1_reg_389[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => i1_reg_389_reg(0),
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_enable_reg_pp1_iter1_i_2_n_6,
      I3 => Q(2),
      I4 => \i1_reg_389_reg[6]_0\,
      I5 => i1_reg_389_reg(1),
      O => \i1_reg_389[6]_i_2_n_6\
    );
\i1_reg_389[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i1_reg_389_reg(7),
      I1 => \i1_reg_389[10]_i_2_n_6\,
      O => i1_reg_389_reg_7_sn_1
    );
\i1_reg_389[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i1_reg_389_reg(8),
      I1 => i1_reg_389_reg(7),
      I2 => \i1_reg_389[10]_i_2_n_6\,
      O => i1_reg_389_reg_8_sn_1
    );
\i1_reg_389[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => i1_reg_389_reg(7),
      I1 => \i1_reg_389[10]_i_2_n_6\,
      I2 => i1_reg_389_reg(8),
      I3 => i1_reg_389_reg(9),
      I4 => \ap_CS_fsm_reg[26]\,
      O => i1_reg_389_reg_9_sn_1
    );
\i2_reg_400[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080888888"
    )
        port map (
      I0 => ap_enable_reg_pp2_iter0,
      I1 => Q(3),
      I2 => \exitcond2_reg_1838_reg[0]_0\,
      I3 => ap_enable_reg_pp2_iter1_reg_1,
      I4 => \^i2_reg_400_reg[0]\,
      I5 => exitcond2_fu_1448_p2,
      O => i2_reg_4000
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 8) => D(15 downto 8),
      DIBDI(7 downto 0) => D(15 downto 8),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1 downto 0) => q_buf(33 downto 32),
      DOPBDOP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => \^gmem1_wready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ap_reg_ioackin_gmem1_WREADY_reg_0,
      WEBWE(2) => ap_reg_ioackin_gmem1_WREADY_reg_0,
      WEBWE(1) => ap_reg_ioackin_gmem1_WREADY_reg_0,
      WEBWE(0) => ap_reg_ioackin_gmem1_WREADY_reg_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_26_n_6,
      I2 => mem_reg_i_27_n_6,
      I3 => raddr(6),
      I4 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => mem_reg_i_36_n_6,
      I1 => raddr(2),
      I2 => raddr(3),
      I3 => raddr(4),
      I4 => raddr(5),
      I5 => pop,
      O => mem_reg_i_26_n_6
    );
mem_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_27_n_6
    );
mem_reg_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_28_n_6
    );
mem_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_29_n_6
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_26_n_6,
      I2 => raddr(6),
      I3 => mem_reg_i_27_n_6,
      O => rnext(6)
    );
mem_reg_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      I1 => Q(0),
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I3 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg,
      O => mem_reg_0
    );
mem_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_36_n_6
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_26_n_6,
      I2 => raddr(5),
      I3 => mem_reg_i_28_n_6,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_26_n_6,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_29_n_6,
      I5 => raddr(3),
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_26_n_6,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_26_n_6,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => mem_reg_i_26_n_6,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => mem_reg_i_26_n_6,
      O => rnext(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => '1',
      Q => q_tmp(35),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \show_ahead_i_2__1_n_6\,
      I1 => show_ahead_i_3_n_6,
      I2 => \^gmem1_wready\,
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => show_ahead_i_4_n_6,
      I5 => show_ahead_i_5_n_6,
      O => show_ahead0
    );
\show_ahead_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      O => \show_ahead_i_2__1_n_6\
    );
show_ahead_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => show_ahead_i_3_n_6
    );
show_ahead_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      O => show_ahead_i_4_n_6
    );
show_ahead_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA00AA7555FF55"
    )
        port map (
      I0 => empty_n_reg_n_6,
      I1 => m_axi_gmem1_WREADY,
      I2 => \bus_equal_gen.WVALID_Dummy_reg_0\,
      I3 => \^data_valid\,
      I4 => burst_valid,
      I5 => \usedw_reg__0\(0),
      O => show_ahead_i_5_n_6
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\tmp_10_reg_1818[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFFFBAAAA"
    )
        port map (
      I0 => \tmp_10_reg_1818_reg[0]_0\,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \^gmem1_wready\,
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      I4 => Q(2),
      I5 => \i1_reg_389_reg[6]_0\,
      O => \tmp_10_reg_1818_reg[0]\
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__0_n_6\
    );
\usedw[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I1 => \^gmem1_wready\,
      I2 => pop,
      O => usedw19_out
    );
\usedw[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3__0_n_6\
    );
\usedw[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4__0_n_6\
    );
\usedw[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5__0_n_6\
    );
\usedw[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => \^gmem1_wready\,
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      O => \usedw[4]_i_6_n_6\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gmem1_wready\,
      I1 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I2 => pop,
      O => \usedw[7]_i_1__0_n_6\
    );
\usedw[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3_n_6\
    );
\usedw[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4__0_n_6\
    );
\usedw[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5__0_n_6\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw[0]_i_1__0_n_6\,
      Q => \usedw_reg__0\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw_reg[4]_i_1_n_13\,
      Q => \usedw_reg__0\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw_reg[4]_i_1_n_12\,
      Q => \usedw_reg__0\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw_reg[4]_i_1_n_11\,
      Q => \usedw_reg__0\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw_reg[4]_i_1_n_10\,
      Q => \usedw_reg__0\(4),
      R => \^sr\(0)
    );
\usedw_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1_n_6\,
      CO(2) => \usedw_reg[4]_i_1_n_7\,
      CO(1) => \usedw_reg[4]_i_1_n_8\,
      CO(0) => \usedw_reg[4]_i_1_n_9\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => \usedw_reg[4]_i_1_n_10\,
      O(2) => \usedw_reg[4]_i_1_n_11\,
      O(1) => \usedw_reg[4]_i_1_n_12\,
      O(0) => \usedw_reg[4]_i_1_n_13\,
      S(3) => \usedw[4]_i_3__0_n_6\,
      S(2) => \usedw[4]_i_4__0_n_6\,
      S(1) => \usedw[4]_i_5__0_n_6\,
      S(0) => \usedw[4]_i_6_n_6\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw_reg[7]_i_2_n_13\,
      Q => \usedw_reg__0\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw_reg[7]_i_2_n_12\,
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_6\,
      D => \usedw_reg[7]_i_2_n_11\,
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\usedw_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1_n_6\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2_n_8\,
      CO(0) => \usedw_reg[7]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2_n_11\,
      O(1) => \usedw_reg[7]_i_2_n_12\,
      O(0) => \usedw_reg[7]_i_2_n_13\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3_n_6\,
      S(1) => \usedw[7]_i_4__0_n_6\,
      S(0) => \usedw[7]_i_5__0_n_6\
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_6\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_6\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_6\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_6\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_6\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_6\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_6\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_6\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_6\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gmem1_wready\,
      I1 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_6\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_6\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_6\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_6\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_6\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_6\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_6\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_6\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_6\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_6\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_6\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_6\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_6\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer__parameterized0\ is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_buffer";
end \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer__parameterized0\ is
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_6\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_6\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_6\ : STD_LOGIC;
  signal \dout_valid_i_1__1_n_6\ : STD_LOGIC;
  signal empty_n_i_1_n_6 : STD_LOGIC;
  signal \empty_n_i_2__2_n_6\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_6\ : STD_LOGIC;
  signal empty_n_reg_n_6 : STD_LOGIC;
  signal \full_n_i_1__4_n_6\ : STD_LOGIC;
  signal \full_n_i_2__10_n_6\ : STD_LOGIC;
  signal \full_n_i_3__2_n_6\ : STD_LOGIC;
  signal \^m_axi_gmem1_rready\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_6\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_6\ : STD_LOGIC;
  signal \mem_reg_i_12__0_n_6\ : STD_LOGIC;
  signal \mem_reg_i_13__0_n_6\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_6\ : STD_LOGIC;
  signal mem_reg_n_10 : STD_LOGIC;
  signal mem_reg_n_11 : STD_LOGIC;
  signal mem_reg_n_12 : STD_LOGIC;
  signal mem_reg_n_13 : STD_LOGIC;
  signal mem_reg_n_22 : STD_LOGIC;
  signal mem_reg_n_23 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_26 : STD_LOGIC;
  signal mem_reg_n_27 : STD_LOGIC;
  signal mem_reg_n_28 : STD_LOGIC;
  signal mem_reg_n_29 : STD_LOGIC;
  signal mem_reg_n_30 : STD_LOGIC;
  signal mem_reg_n_31 : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal mem_reg_n_37 : STD_LOGIC;
  signal mem_reg_n_38 : STD_LOGIC;
  signal mem_reg_n_39 : STD_LOGIC;
  signal mem_reg_n_6 : STD_LOGIC;
  signal mem_reg_n_7 : STD_LOGIC;
  signal mem_reg_n_8 : STD_LOGIC;
  signal mem_reg_n_9 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \q_tmp_reg_n_6_[0]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_6_[7]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_6_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal \show_ahead_i_2__0_n_6\ : STD_LOGIC;
  signal show_ahead_reg_n_6 : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal \usedw[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_3_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_4_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_5_n_6\ : STD_LOGIC;
  signal \usedw[4]_i_6__0_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_3__0_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_4_n_6\ : STD_LOGIC;
  signal \usedw[7]_i_5_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_10\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[4]_i_1__0_n_9\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_11\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_12\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_13\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_8\ : STD_LOGIC;
  signal \usedw_reg[7]_i_2__0_n_9\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \waddr[1]_i_1__1_n_6\ : STD_LOGIC;
  signal \waddr[2]_i_1__1_n_6\ : STD_LOGIC;
  signal \waddr[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \waddr[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_6\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_6\ : STD_LOGIC;
  signal \waddr[6]_i_2__1_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_2__1_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_3__1_n_6\ : STD_LOGIC;
  signal \waddr[7]_i_4__1_n_6\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dout_valid_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \empty_n_i_2__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair129";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \mem_reg_i_11__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mem_reg_i_12__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__1\ : label is "soft_lutpair126";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \usedw_reg[7]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__1\ : label is "soft_lutpair135";
begin
  beat_valid <= \^beat_valid\;
  m_axi_gmem1_RREADY <= \^m_axi_gmem1_rready\;
\bus_equal_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      O => E(0)
    );
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      O => \bus_equal_gen.rdata_valid_t_reg\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[0]\,
      I1 => q_buf(0),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[0]_i_1_n_6\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[1]_i_1_n_6\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[2]_i_1_n_6\
    );
\dout_buf[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I2 => rdata_ack_t,
      I3 => empty_n_reg_n_6,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[34]_i_2_n_6\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[3]_i_1_n_6\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[4]_i_1_n_6\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[5]_i_1_n_6\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[6]_i_1_n_6\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_6_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_6,
      O => \dout_buf[7]_i_1_n_6\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_6\,
      Q => Q(0),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_6\,
      Q => Q(1),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_6\,
      Q => Q(2),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_6\,
      Q => Q(8),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_6\,
      Q => Q(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_6\,
      Q => Q(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_6\,
      Q => Q(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_6\,
      Q => Q(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_6\,
      Q => Q(7),
      R => SR(0)
    );
\dout_valid_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => empty_n_reg_n_6,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      O => \dout_valid_i_1__1_n_6\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__1_n_6\,
      Q => \^beat_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__2_n_6\,
      I1 => \usedw_reg__0\(4),
      I2 => \empty_n_i_3__1_n_6\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_6,
      O => empty_n_i_1_n_6
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \empty_n_i_2__2_n_6\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(0),
      I4 => \usedw_reg__0\(1),
      O => \empty_n_i_3__1_n_6\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_6,
      Q => empty_n_reg_n_6,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__10_n_6\,
      I2 => \full_n_i_3__2_n_6\,
      I3 => m_axi_gmem1_RVALID,
      I4 => \^m_axi_gmem1_rready\,
      I5 => pop,
      O => \full_n_i_1__4_n_6\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      I2 => \usedw_reg__0\(5),
      I3 => \usedw_reg__0\(4),
      O => \full_n_i_2__10_n_6\
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      I3 => \usedw_reg__0\(0),
      O => \full_n_i_3__2_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_6\,
      Q => \^m_axi_gmem1_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => m_axi_gmem1_RDATA(15 downto 0),
      DIBDI(15 downto 0) => m_axi_gmem1_RDATA(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => m_axi_gmem1_RLAST,
      DOADO(15) => mem_reg_n_6,
      DOADO(14) => mem_reg_n_7,
      DOADO(13) => mem_reg_n_8,
      DOADO(12) => mem_reg_n_9,
      DOADO(11) => mem_reg_n_10,
      DOADO(10) => mem_reg_n_11,
      DOADO(9) => mem_reg_n_12,
      DOADO(8) => mem_reg_n_13,
      DOADO(7 downto 0) => q_buf(7 downto 0),
      DOBDO(15) => mem_reg_n_22,
      DOBDO(14) => mem_reg_n_23,
      DOBDO(13) => mem_reg_n_24,
      DOBDO(12) => mem_reg_n_25,
      DOBDO(11) => mem_reg_n_26,
      DOBDO(10) => mem_reg_n_27,
      DOBDO(9) => mem_reg_n_28,
      DOBDO(8) => mem_reg_n_29,
      DOBDO(7) => mem_reg_n_30,
      DOBDO(6) => mem_reg_n_31,
      DOBDO(5) => mem_reg_n_32,
      DOBDO(4) => mem_reg_n_33,
      DOBDO(3) => mem_reg_n_34,
      DOBDO(2) => mem_reg_n_35,
      DOBDO(1) => mem_reg_n_36,
      DOBDO(0) => mem_reg_n_37,
      DOPADOP(1) => mem_reg_n_38,
      DOPADOP(0) => mem_reg_n_39,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_gmem1_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem1_RVALID,
      WEBWE(2) => m_axi_gmem1_RVALID,
      WEBWE(1) => m_axi_gmem1_RVALID,
      WEBWE(0) => m_axi_gmem1_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_n_6_[5]\,
      I1 => \raddr_reg_n_6_[3]\,
      I2 => \raddr_reg_n_6_[1]\,
      I3 => \raddr_reg_n_6_[0]\,
      I4 => \raddr_reg_n_6_[2]\,
      I5 => \raddr_reg_n_6_[4]\,
      O => \mem_reg_i_10__0_n_6\
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_n_6_[4]\,
      I1 => \raddr_reg_n_6_[2]\,
      I2 => \raddr_reg_n_6_[0]\,
      I3 => \raddr_reg_n_6_[1]\,
      I4 => \raddr_reg_n_6_[3]\,
      O => \mem_reg_i_11__0_n_6\
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \raddr_reg_n_6_[1]\,
      I1 => \raddr_reg_n_6_[0]\,
      O => \mem_reg_i_12__0_n_6\
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_n_6_[7]\,
      I1 => \raddr_reg_n_6_[6]\,
      I2 => \raddr_reg_n_6_[0]\,
      I3 => \raddr_reg_n_6_[1]\,
      O => \mem_reg_i_13__0_n_6\
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_6\,
      I2 => \mem_reg_i_10__0_n_6\,
      I3 => \raddr_reg_n_6_[6]\,
      I4 => \raddr_reg_n_6_[7]\,
      O => rnext(7)
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_6\,
      I2 => \raddr_reg_n_6_[6]\,
      I3 => \mem_reg_i_10__0_n_6\,
      O => rnext(6)
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_6\,
      I2 => \raddr_reg_n_6_[5]\,
      I3 => \mem_reg_i_11__0_n_6\,
      O => rnext(5)
    );
\mem_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_6\,
      I2 => \raddr_reg_n_6_[4]\,
      I3 => \raddr_reg_n_6_[2]\,
      I4 => \mem_reg_i_12__0_n_6\,
      I5 => \raddr_reg_n_6_[3]\,
      O => rnext(4)
    );
\mem_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_6\,
      I2 => \raddr_reg_n_6_[3]\,
      I3 => \raddr_reg_n_6_[1]\,
      I4 => \raddr_reg_n_6_[0]\,
      I5 => \raddr_reg_n_6_[2]\,
      O => rnext(3)
    );
\mem_reg_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => \mem_reg_i_9__0_n_6\,
      I2 => \raddr_reg_n_6_[2]\,
      I3 => \raddr_reg_n_6_[0]\,
      I4 => \raddr_reg_n_6_[1]\,
      O => rnext(2)
    );
\mem_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => \raddr_reg_n_6_[1]\,
      I2 => \raddr_reg_n_6_[0]\,
      I3 => \mem_reg_i_9__0_n_6\,
      O => rnext(1)
    );
\mem_reg_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"755500007555FFFF"
    )
        port map (
      I0 => empty_n_reg_n_6,
      I1 => rdata_ack_t,
      I2 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I3 => \^beat_valid\,
      I4 => \raddr_reg_n_6_[0]\,
      I5 => \mem_reg_i_9__0_n_6\,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \mem_reg_i_13__0_n_6\,
      I1 => \raddr_reg_n_6_[2]\,
      I2 => \raddr_reg_n_6_[3]\,
      I3 => \raddr_reg_n_6_[4]\,
      I4 => \raddr_reg_n_6_[5]\,
      I5 => pop,
      O => \mem_reg_i_9__0_n_6\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(0),
      Q => \q_tmp_reg_n_6_[0]\,
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(1),
      Q => \q_tmp_reg_n_6_[1]\,
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(2),
      Q => \q_tmp_reg_n_6_[2]\,
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RLAST,
      Q => \q_tmp_reg_n_6_[34]\,
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(3),
      Q => \q_tmp_reg_n_6_[3]\,
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(4),
      Q => \q_tmp_reg_n_6_[4]\,
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(5),
      Q => \q_tmp_reg_n_6_[5]\,
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(6),
      Q => \q_tmp_reg_n_6_[6]\,
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_gmem1_RDATA(7),
      Q => \q_tmp_reg_n_6_[7]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_6_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_6_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_6_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_6_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_6_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_6_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_6_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_6_[7]\,
      R => SR(0)
    );
\show_ahead_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(2),
      I2 => \usedw_reg__0\(1),
      I3 => \show_ahead_i_2__0_n_6\,
      I4 => \usedw_reg__0\(0),
      I5 => pop,
      O => show_ahead0
    );
\show_ahead_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      I2 => \^m_axi_gmem1_rready\,
      I3 => m_axi_gmem1_RVALID,
      I4 => \usedw_reg__0\(6),
      I5 => \usedw_reg__0\(7),
      O => \show_ahead_i_2__0_n_6\
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_6,
      R => SR(0)
    );
\usedw[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usedw_reg__0\(0),
      O => \usedw[0]_i_1__1_n_6\
    );
\usedw[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888080808080808"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \^m_axi_gmem1_rready\,
      I2 => empty_n_reg_n_6,
      I3 => rdata_ack_t,
      I4 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I5 => \^beat_valid\,
      O => usedw19_out
    );
\usedw[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(3),
      I1 => \usedw_reg__0\(4),
      O => \usedw[4]_i_3_n_6\
    );
\usedw[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(2),
      I1 => \usedw_reg__0\(3),
      O => \usedw[4]_i_4_n_6\
    );
\usedw[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => \usedw_reg__0\(2),
      O => \usedw[4]_i_5_n_6\
    );
\usedw[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \usedw_reg__0\(1),
      I1 => pop,
      I2 => \^m_axi_gmem1_rready\,
      I3 => m_axi_gmem1_RVALID,
      O => \usedw[4]_i_6__0_n_6\
    );
\usedw[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788888888"
    )
        port map (
      I0 => \^m_axi_gmem1_rready\,
      I1 => m_axi_gmem1_RVALID,
      I2 => \^beat_valid\,
      I3 => \bus_equal_gen.rdata_valid_t_reg_0\,
      I4 => rdata_ack_t,
      I5 => empty_n_reg_n_6,
      O => \usedw[7]_i_1__1_n_6\
    );
\usedw[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw[7]_i_3__0_n_6\
    );
\usedw[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw[7]_i_4_n_6\
    );
\usedw[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(4),
      I1 => \usedw_reg__0\(5),
      O => \usedw[7]_i_5_n_6\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw[0]_i_1__1_n_6\,
      Q => \usedw_reg__0\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw_reg[4]_i_1__0_n_13\,
      Q => \usedw_reg__0\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw_reg[4]_i_1__0_n_12\,
      Q => \usedw_reg__0\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw_reg[4]_i_1__0_n_11\,
      Q => \usedw_reg__0\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw_reg[4]_i_1__0_n_10\,
      Q => \usedw_reg__0\(4),
      R => SR(0)
    );
\usedw_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \usedw_reg[4]_i_1__0_n_6\,
      CO(2) => \usedw_reg[4]_i_1__0_n_7\,
      CO(1) => \usedw_reg[4]_i_1__0_n_8\,
      CO(0) => \usedw_reg[4]_i_1__0_n_9\,
      CYINIT => \usedw_reg__0\(0),
      DI(3 downto 1) => \usedw_reg__0\(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => \usedw_reg[4]_i_1__0_n_10\,
      O(2) => \usedw_reg[4]_i_1__0_n_11\,
      O(1) => \usedw_reg[4]_i_1__0_n_12\,
      O(0) => \usedw_reg[4]_i_1__0_n_13\,
      S(3) => \usedw[4]_i_3_n_6\,
      S(2) => \usedw[4]_i_4_n_6\,
      S(1) => \usedw[4]_i_5_n_6\,
      S(0) => \usedw[4]_i_6__0_n_6\
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw_reg[7]_i_2__0_n_13\,
      Q => \usedw_reg__0\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw_reg[7]_i_2__0_n_12\,
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__1_n_6\,
      D => \usedw_reg[7]_i_2__0_n_11\,
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\usedw_reg[7]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \usedw_reg[4]_i_1__0_n_6\,
      CO(3 downto 2) => \NLW_usedw_reg[7]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \usedw_reg[7]_i_2__0_n_8\,
      CO(0) => \usedw_reg[7]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \usedw_reg__0\(5 downto 4),
      O(3) => \NLW_usedw_reg[7]_i_2__0_O_UNCONNECTED\(3),
      O(2) => \usedw_reg[7]_i_2__0_n_11\,
      O(1) => \usedw_reg[7]_i_2__0_n_12\,
      O(0) => \usedw_reg[7]_i_2__0_n_13\,
      S(3) => '0',
      S(2) => \usedw[7]_i_3__0_n_6\,
      S(1) => \usedw[7]_i_4_n_6\,
      S(0) => \usedw[7]_i_5_n_6\
    );
\waddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__1_n_6\
    );
\waddr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__1_n_6\
    );
\waddr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__1_n_6\
    );
\waddr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__1_n_6\
    );
\waddr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__2_n_6\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_6\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__1_n_6\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_6\
    );
\waddr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__1_n_6\
    );
\waddr[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_gmem1_rready\,
      I1 => m_axi_gmem1_RVALID,
      O => push
    );
\waddr[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__1_n_6\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__1_n_6\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__1_n_6\
    );
\waddr[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__1_n_6\
    );
\waddr[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__1_n_6\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__1_n_6\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__1_n_6\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__1_n_6\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__1_n_6\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__2_n_6\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_6\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_6\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__1_n_6\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_equal_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[7]_0\ : in STD_LOGIC;
    \bus_equal_gen.len_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    data_valid : in STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_gmem1_WLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo : entity is "sobel_filter_gmem1_m_axi_fifo";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_6\ : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__5_n_6\ : STD_LOGIC;
  signal \full_n_i_2__8_n_6\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_6\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1_n_6\ : STD_LOGIC;
  signal \pout_reg_n_6_[0]\ : STD_LOGIC;
  signal \pout_reg_n_6_[1]\ : STD_LOGIC;
  signal \pout_reg_n_6_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair220";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.awlen_buf_reg[3]\ <= \^could_multi_bursts.awlen_buf_reg[3]\;
  \could_multi_bursts.awlen_buf_reg[3]_0\ <= \^could_multi_bursts.awlen_buf_reg[3]_0\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => next_burst,
      I1 => \bus_equal_gen.WVALID_Dummy_reg\,
      I2 => m_axi_gmem1_WREADY,
      I3 => m_axi_gmem1_WLAST,
      O => \bus_equal_gen.WLAST_Dummy_reg\
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg[7]_0\,
      I1 => \bus_equal_gen.len_cnt_reg[5]\(2),
      I2 => \^q\(2),
      I3 => \bus_equal_gen.len_cnt_reg[5]\(1),
      I4 => \^q\(1),
      I5 => \bus_equal_gen.WLAST_Dummy_i_4_n_6\,
      O => next_burst
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \bus_equal_gen.len_cnt_reg[5]\(3),
      I2 => \^q\(0),
      I3 => \bus_equal_gen.len_cnt_reg[5]\(0),
      I4 => \bus_equal_gen.len_cnt_reg[5]\(4),
      I5 => \bus_equal_gen.len_cnt_reg[5]\(5),
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_6\
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => data_valid,
      I2 => \bus_equal_gen.WVALID_Dummy_reg\,
      I3 => m_axi_gmem1_WREADY,
      O => E(0)
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => \bus_equal_gen.len_cnt_reg[7]\(0)
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(0),
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(1),
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(2),
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\,
      I2 => Q(3),
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(8),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I2 => Q(7),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => Q(9),
      O => \^could_multi_bursts.awlen_buf_reg[3]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(5),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => Q(4),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => Q(6),
      O => \^could_multi_bursts.awlen_buf_reg[3]_0\
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_6_[0]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => p_10_in,
      I4 => push,
      I5 => data_vld_reg_n_6,
      O => \data_vld_i_1__2_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_6\,
      Q => data_vld_reg_n_6,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_6,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDDFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_10_in,
      I2 => \full_n_i_2__8_n_6\,
      I3 => \could_multi_bursts.next_loop\,
      I4 => \^fifo_burst_ready\,
      I5 => invalid_len_event_reg2,
      O => \full_n_i_1__5_n_6\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \pout_reg_n_6_[1]\,
      I1 => \pout_reg_n_6_[0]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => data_vld_reg_n_6,
      O => \full_n_i_2__8_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_6\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_6\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \^fifo_burst_ready\,
      I2 => \could_multi_bursts.next_loop\,
      O => push
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_6\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_6\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_6\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B5B5B54A4A4A40"
    )
        port map (
      I0 => p_10_in,
      I1 => data_vld_reg_n_6,
      I2 => push,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \pout_reg_n_6_[2]\,
      I5 => \pout_reg_n_6_[0]\,
      O => \pout[0]_i_1_n_6\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2CCC23CCCCCCC"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_6,
      I5 => p_10_in,
      O => \pout[1]_i_1_n_6\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA86AAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_6,
      I5 => p_10_in,
      O => \pout[2]_i_1_n_6\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      I2 => data_vld_reg_n_6,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_6\,
      Q => \pout_reg_n_6_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_6\,
      Q => \pout_reg_n_6_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_6\,
      Q => \pout_reg_n_6_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_6\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_6\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_6\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_6\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \align_len_reg[22]\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \align_len_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[31]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[45]\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0\ is
  signal \^align_len_reg[22]\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \data_vld_i_1__3_n_6\ : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__6_n_6\ : STD_LOGIC;
  signal \full_n_i_2__3_n_6\ : STD_LOGIC;
  signal invalid_len_event_i_2_n_6 : STD_LOGIC;
  signal invalid_len_event_i_3_n_6 : STD_LOGIC;
  signal \^invalid_len_event_reg\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_6\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1_n_6\ : STD_LOGIC;
  signal \pout_reg_n_6_[0]\ : STD_LOGIC;
  signal \pout_reg_n_6_[1]\ : STD_LOGIC;
  signal \pout_reg_n_6_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair252";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair256";
begin
  \align_len_reg[22]\(41 downto 0) <= \^align_len_reg[22]\(41 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  invalid_len_event_reg <= \^invalid_len_event_reg\;
  next_wreq <= \^next_wreq\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F000000FFFFFFFF"
    )
        port map (
      I0 => p_26_in,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => wreq_handling_reg,
      I3 => \^invalid_len_event_reg\,
      I4 => \^fifo_wreq_valid\,
      I5 => ap_rst_n,
      O => \align_len_reg[31]\(0)
    );
\align_len[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => wreq_handling_reg,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => p_26_in,
      O => E(0)
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_6_[0]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__3_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_6\,
      Q => data_vld_reg_n_6,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_6,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => p_26_in,
      I3 => \sect_cnt_reg[18]\(0),
      I4 => wreq_handling_reg,
      O => \^next_wreq\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__3_n_6\,
      I2 => \^next_wreq\,
      I3 => \^fifo_wreq_valid\,
      I4 => data_vld_reg_n_6,
      I5 => \^rs2f_wreq_ack\,
      O => \full_n_i_1__6_n_6\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => \pout_reg_n_6_[2]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \state_reg[0]\(0),
      I5 => \^rs2f_wreq_ack\,
      O => \full_n_i_2__3_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_6\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(34),
      O => \align_len_reg[14]\(2)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(33),
      O => \align_len_reg[14]\(1)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(32),
      O => \align_len_reg[14]\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(37),
      O => \align_len_reg[18]\(2)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(36),
      O => \align_len_reg[18]\(1)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(35),
      O => \align_len_reg[18]\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(41),
      O => S(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(40),
      O => S(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(39),
      O => S(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(38),
      O => S(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(31),
      O => \align_len_reg[9]\(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(30),
      O => \align_len_reg[9]\(0)
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => invalid_len_event_i_2_n_6,
      I1 => \^align_len_reg[22]\(32),
      I2 => \^align_len_reg[22]\(31),
      I3 => \^align_len_reg[22]\(30),
      I4 => invalid_len_event_i_3_n_6,
      O => \^invalid_len_event_reg\
    );
invalid_len_event_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^align_len_reg[22]\(36),
      I1 => \^align_len_reg[22]\(35),
      I2 => \^align_len_reg[22]\(34),
      I3 => \^align_len_reg[22]\(33),
      O => invalid_len_event_i_2_n_6
    );
invalid_len_event_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^align_len_reg[22]\(37),
      I1 => \^align_len_reg[22]\(38),
      I2 => \^align_len_reg[22]\(39),
      I3 => \^align_len_reg[22]\(40),
      I4 => \^align_len_reg[22]\(41),
      I5 => \^fifo_wreq_valid\,
      O => invalid_len_event_i_3_n_6
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \end_addr_buf_reg[31]\(18),
      I2 => \end_addr_buf_reg[31]\(19),
      I3 => \sect_cnt_reg[19]\(19),
      O => \align_len_reg[31]_1\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => \end_addr_buf_reg[31]\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \align_len_reg[31]_1\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \end_addr_buf_reg[31]\(13),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => \end_addr_buf_reg[31]\(14),
      I5 => \sect_cnt_reg[19]\(14),
      O => \align_len_reg[31]_1\(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \end_addr_buf_reg[31]\(10),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \end_addr_buf_reg[31]\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => \align_len_reg[31]_0\(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \end_addr_buf_reg[31]\(7),
      I2 => \sect_cnt_reg[19]\(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \align_len_reg[31]_0\(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \end_addr_buf_reg[31]\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => \align_len_reg[31]_0\(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \end_addr_buf_reg[31]\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => \align_len_reg[31]_0\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(0),
      Q => \mem_reg[4][0]_srl5_n_6\
    );
\mem_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(10),
      Q => \mem_reg[4][10]_srl5_n_6\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(11),
      Q => \mem_reg[4][11]_srl5_n_6\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(12),
      Q => \mem_reg[4][12]_srl5_n_6\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(13),
      Q => \mem_reg[4][13]_srl5_n_6\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(14),
      Q => \mem_reg[4][14]_srl5_n_6\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(15),
      Q => \mem_reg[4][15]_srl5_n_6\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(16),
      Q => \mem_reg[4][16]_srl5_n_6\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(17),
      Q => \mem_reg[4][17]_srl5_n_6\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(18),
      Q => \mem_reg[4][18]_srl5_n_6\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(19),
      Q => \mem_reg[4][19]_srl5_n_6\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(1),
      Q => \mem_reg[4][1]_srl5_n_6\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(20),
      Q => \mem_reg[4][20]_srl5_n_6\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(21),
      Q => \mem_reg[4][21]_srl5_n_6\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(22),
      Q => \mem_reg[4][22]_srl5_n_6\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(23),
      Q => \mem_reg[4][23]_srl5_n_6\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(24),
      Q => \mem_reg[4][24]_srl5_n_6\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(25),
      Q => \mem_reg[4][25]_srl5_n_6\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(26),
      Q => \mem_reg[4][26]_srl5_n_6\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(27),
      Q => \mem_reg[4][27]_srl5_n_6\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(28),
      Q => \mem_reg[4][28]_srl5_n_6\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(29),
      Q => \mem_reg[4][29]_srl5_n_6\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(2),
      Q => \mem_reg[4][2]_srl5_n_6\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(30),
      Q => \mem_reg[4][32]_srl5_n_6\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(31),
      Q => \mem_reg[4][39]_srl5_n_6\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(3),
      Q => \mem_reg[4][3]_srl5_n_6\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(31),
      Q => \mem_reg[4][40]_srl5_n_6\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(31),
      Q => \mem_reg[4][41]_srl5_n_6\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(32),
      Q => \mem_reg[4][42]_srl5_n_6\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][45]_srl5_n_6\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][47]_srl5_n_6\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][48]_srl5_n_6\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][49]_srl5_n_6\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(4),
      Q => \mem_reg[4][4]_srl5_n_6\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][50]_srl5_n_6\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][51]_srl5_n_6\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(33),
      Q => \mem_reg[4][52]_srl5_n_6\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(5),
      Q => \mem_reg[4][5]_srl5_n_6\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(6),
      Q => \mem_reg[4][6]_srl5_n_6\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(7),
      Q => \mem_reg[4][7]_srl5_n_6\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(8),
      Q => \mem_reg[4][8]_srl5_n_6\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[45]\(9),
      Q => \mem_reg[4][9]_srl5_n_6\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \pout_reg_n_6_[2]\,
      I5 => \pout_reg_n_6_[0]\,
      O => \pout[0]_i_1_n_6\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_6\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_6\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_6\,
      Q => \pout_reg_n_6_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_6\,
      Q => \pout_reg_n_6_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_6\,
      Q => \pout_reg_n_6_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_6\,
      Q => \^align_len_reg[22]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_6\,
      Q => \^align_len_reg[22]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_6\,
      Q => \^align_len_reg[22]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_6\,
      Q => \^align_len_reg[22]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_6\,
      Q => \^align_len_reg[22]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_6\,
      Q => \^align_len_reg[22]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_6\,
      Q => \^align_len_reg[22]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_6\,
      Q => \^align_len_reg[22]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_6\,
      Q => \^align_len_reg[22]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_6\,
      Q => \^align_len_reg[22]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_6\,
      Q => \^align_len_reg[22]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_6\,
      Q => \^align_len_reg[22]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_6\,
      Q => \^align_len_reg[22]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_6\,
      Q => \^align_len_reg[22]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_6\,
      Q => \^align_len_reg[22]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_6\,
      Q => \^align_len_reg[22]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_6\,
      Q => \^align_len_reg[22]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_6\,
      Q => \^align_len_reg[22]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_6\,
      Q => \^align_len_reg[22]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_6\,
      Q => \^align_len_reg[22]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_6\,
      Q => \^align_len_reg[22]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_6\,
      Q => \^align_len_reg[22]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_6\,
      Q => \^align_len_reg[22]\(2),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_6\,
      Q => \^align_len_reg[22]\(30),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][39]_srl5_n_6\,
      Q => \^align_len_reg[22]\(31),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_6\,
      Q => \^align_len_reg[22]\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][40]_srl5_n_6\,
      Q => \^align_len_reg[22]\(32),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][41]_srl5_n_6\,
      Q => \^align_len_reg[22]\(33),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_6\,
      Q => \^align_len_reg[22]\(34),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][45]_srl5_n_6\,
      Q => \^align_len_reg[22]\(35),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][47]_srl5_n_6\,
      Q => \^align_len_reg[22]\(36),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][48]_srl5_n_6\,
      Q => \^align_len_reg[22]\(37),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][49]_srl5_n_6\,
      Q => \^align_len_reg[22]\(38),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_6\,
      Q => \^align_len_reg[22]\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][50]_srl5_n_6\,
      Q => \^align_len_reg[22]\(39),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][51]_srl5_n_6\,
      Q => \^align_len_reg[22]\(40),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][52]_srl5_n_6\,
      Q => \^align_len_reg[22]\(41),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_6\,
      Q => \^align_len_reg[22]\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_6\,
      Q => \^align_len_reg[22]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_6\,
      Q => \^align_len_reg[22]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_6\,
      Q => \^align_len_reg[22]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_6\,
      Q => \^align_len_reg[22]\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => \^fifo_wreq_valid\,
      I3 => p_26_in,
      O => \sect_cnt_reg[0]\(0)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_rreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \could_multi_bursts.last_loop__10\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[22]\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \align_len_reg[18]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\ is
  signal \^align_len_reg[22]\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \could_multi_bursts.arlen_buf[3]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_5_n_6\ : STD_LOGIC;
  signal \data_vld_i_1__6_n_6\ : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__9_n_6\ : STD_LOGIC;
  signal \full_n_i_2__5_n_6\ : STD_LOGIC;
  signal \invalid_len_event_i_2__0_n_6\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_6\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_6\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1_n_6\ : STD_LOGIC;
  signal \pout_reg_n_6_[0]\ : STD_LOGIC;
  signal \pout_reg_n_6_[1]\ : STD_LOGIC;
  signal \pout_reg_n_6_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \fifo_rreq_valid_buf_i_1__0\ : label is "soft_lutpair141";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__1\ : label is "soft_lutpair144";
begin
  \align_len_reg[22]\(37 downto 0) <= \^align_len_reg[22]\(37 downto 0);
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(33),
      O => \align_len_reg[18]\(2)
    );
\align_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(32),
      O => \align_len_reg[18]\(1)
    );
\align_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(31),
      O => \align_len_reg[18]\(0)
    );
\align_len0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(37),
      O => S(3)
    );
\align_len0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(36),
      O => S(2)
    );
\align_len0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(35),
      O => S(1)
    );
\align_len0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(34),
      O => S(0)
    );
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[22]\(30),
      O => \align_len_reg[14]\(0)
    );
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => rreq_handling_reg,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => p_21_in,
      O => E(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_4_n_6\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_5_n_6\,
      O => \could_multi_bursts.last_loop__10\
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I2 => \sect_len_buf_reg[9]\(3),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \could_multi_bursts.arlen_buf[3]_i_4_n_6\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I2 => \sect_len_buf_reg[9]\(0),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \could_multi_bursts.arlen_buf[3]_i_5_n_6\
    );
\data_vld_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_6_[0]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \data_vld_i_1__6_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__6_n_6\,
      Q => data_vld_reg_n_6,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_6,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\fifo_rreq_valid_buf_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => p_21_in,
      I3 => \sect_cnt_reg[18]\(0),
      I4 => rreq_handling_reg,
      O => \^next_rreq\
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__5_n_6\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_6,
      I5 => \^rs2f_rreq_ack\,
      O => \full_n_i_1__9_n_6\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg_n_6_[2]\,
      I4 => \pout_reg_n_6_[0]\,
      I5 => \pout_reg_n_6_[1]\,
      O => \full_n_i_2__5_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_6\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \invalid_len_event_i_2__0_n_6\,
      I1 => \^align_len_reg[22]\(30),
      I2 => \^align_len_reg[22]\(31),
      I3 => \^align_len_reg[22]\(32),
      O => invalid_len_event0
    );
\invalid_len_event_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^align_len_reg[22]\(33),
      I1 => \^align_len_reg[22]\(34),
      I2 => \^align_len_reg[22]\(35),
      I3 => \^align_len_reg[22]\(36),
      I4 => \^align_len_reg[22]\(37),
      I5 => \^fifo_rreq_valid\,
      O => \invalid_len_event_i_2__0_n_6\
    );
\last_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \end_addr_buf_reg[31]\(18),
      I2 => \end_addr_buf_reg[31]\(19),
      I3 => \sect_cnt_reg[19]\(19),
      O => \start_addr_reg[2]_0\(2)
    );
\last_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]\(15),
      I4 => \end_addr_buf_reg[31]\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \start_addr_reg[2]_0\(1)
    );
\last_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \end_addr_buf_reg[31]\(13),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]\(12),
      I4 => \end_addr_buf_reg[31]\(14),
      I5 => \sect_cnt_reg[19]\(14),
      O => \start_addr_reg[2]_0\(0)
    );
\last_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \end_addr_buf_reg[31]\(10),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]\(9),
      I4 => \end_addr_buf_reg[31]\(11),
      I5 => \sect_cnt_reg[19]\(11),
      O => \start_addr_reg[2]\(3)
    );
\last_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \end_addr_buf_reg[31]\(7),
      I2 => \sect_cnt_reg[19]\(6),
      I3 => \end_addr_buf_reg[31]\(6),
      I4 => \end_addr_buf_reg[31]\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \start_addr_reg[2]\(2)
    );
\last_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]\(3),
      I4 => \end_addr_buf_reg[31]\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => \start_addr_reg[2]\(1)
    );
\last_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \end_addr_buf_reg[31]\(1),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]\(0),
      I4 => \end_addr_buf_reg[31]\(2),
      I5 => \sect_cnt_reg[19]\(2),
      O => \start_addr_reg[2]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(0),
      Q => \mem_reg[4][0]_srl5_n_6\
    );
\mem_reg[4][0]_srl5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(10),
      Q => \mem_reg[4][10]_srl5_n_6\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(11),
      Q => \mem_reg[4][11]_srl5_n_6\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(12),
      Q => \mem_reg[4][12]_srl5_n_6\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(13),
      Q => \mem_reg[4][13]_srl5_n_6\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(14),
      Q => \mem_reg[4][14]_srl5_n_6\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(15),
      Q => \mem_reg[4][15]_srl5_n_6\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(16),
      Q => \mem_reg[4][16]_srl5_n_6\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(17),
      Q => \mem_reg[4][17]_srl5_n_6\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(18),
      Q => \mem_reg[4][18]_srl5_n_6\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(19),
      Q => \mem_reg[4][19]_srl5_n_6\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(1),
      Q => \mem_reg[4][1]_srl5_n_6\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(20),
      Q => \mem_reg[4][20]_srl5_n_6\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(21),
      Q => \mem_reg[4][21]_srl5_n_6\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(22),
      Q => \mem_reg[4][22]_srl5_n_6\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(23),
      Q => \mem_reg[4][23]_srl5_n_6\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(24),
      Q => \mem_reg[4][24]_srl5_n_6\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(25),
      Q => \mem_reg[4][25]_srl5_n_6\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(26),
      Q => \mem_reg[4][26]_srl5_n_6\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(27),
      Q => \mem_reg[4][27]_srl5_n_6\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(28),
      Q => \mem_reg[4][28]_srl5_n_6\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(29),
      Q => \mem_reg[4][29]_srl5_n_6\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(2),
      Q => \mem_reg[4][2]_srl5_n_6\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(3),
      Q => \mem_reg[4][3]_srl5_n_6\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][42]_srl5_n_6\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][45]_srl5_n_6\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][47]_srl5_n_6\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][48]_srl5_n_6\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][49]_srl5_n_6\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(4),
      Q => \mem_reg[4][4]_srl5_n_6\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][50]_srl5_n_6\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][51]_srl5_n_6\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][52]_srl5_n_6\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(5),
      Q => \mem_reg[4][5]_srl5_n_6\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(6),
      Q => \mem_reg[4][6]_srl5_n_6\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(7),
      Q => \mem_reg[4][7]_srl5_n_6\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(8),
      Q => \mem_reg[4][8]_srl5_n_6\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_6_[0]\,
      A1 => \pout_reg_n_6_[1]\,
      A2 => \pout_reg_n_6_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[29]\(9),
      Q => \mem_reg[4][9]_srl5_n_6\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F9F60606020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \pout_reg_n_6_[2]\,
      I5 => \pout_reg_n_6_[0]\,
      O => \pout[0]_i_1_n_6\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3CCCC2CCCCCC"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \pout[1]_i_1_n_6\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAA8AAAAAA"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => data_vld_reg_n_6,
      I4 => pop0,
      I5 => push,
      O => \pout[2]_i_1_n_6\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_6\,
      Q => \pout_reg_n_6_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_6\,
      Q => \pout_reg_n_6_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_6\,
      Q => \pout_reg_n_6_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_6\,
      Q => \^align_len_reg[22]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_6\,
      Q => \^align_len_reg[22]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_6\,
      Q => \^align_len_reg[22]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_6\,
      Q => \^align_len_reg[22]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_6\,
      Q => \^align_len_reg[22]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_6\,
      Q => \^align_len_reg[22]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_6\,
      Q => \^align_len_reg[22]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_6\,
      Q => \^align_len_reg[22]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_6\,
      Q => \^align_len_reg[22]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_6\,
      Q => \^align_len_reg[22]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_6\,
      Q => \^align_len_reg[22]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_6\,
      Q => \^align_len_reg[22]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_6\,
      Q => \^align_len_reg[22]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_6\,
      Q => \^align_len_reg[22]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_6\,
      Q => \^align_len_reg[22]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_6\,
      Q => \^align_len_reg[22]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_6\,
      Q => \^align_len_reg[22]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_6\,
      Q => \^align_len_reg[22]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_6\,
      Q => \^align_len_reg[22]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_6\,
      Q => \^align_len_reg[22]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_6\,
      Q => \^align_len_reg[22]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_6\,
      Q => \^align_len_reg[22]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_6\,
      Q => \^align_len_reg[22]\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_6\,
      Q => \^align_len_reg[22]\(3),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][42]_srl5_n_6\,
      Q => \^align_len_reg[22]\(30),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][45]_srl5_n_6\,
      Q => \^align_len_reg[22]\(31),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][47]_srl5_n_6\,
      Q => \^align_len_reg[22]\(32),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][48]_srl5_n_6\,
      Q => \^align_len_reg[22]\(33),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][49]_srl5_n_6\,
      Q => \^align_len_reg[22]\(34),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_6\,
      Q => \^align_len_reg[22]\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][50]_srl5_n_6\,
      Q => \^align_len_reg[22]\(35),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][51]_srl5_n_6\,
      Q => \^align_len_reg[22]\(36),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][52]_srl5_n_6\,
      Q => \^align_len_reg[22]\(37),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_6\,
      Q => \^align_len_reg[22]\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_6\,
      Q => \^align_len_reg[22]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_6\,
      Q => \^align_len_reg[22]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_6\,
      Q => \^align_len_reg[22]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_6\,
      Q => \^align_len_reg[22]\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[19]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \^fifo_rreq_valid\,
      I3 => p_21_in,
      O => \sect_cnt_reg[0]\(0)
    );
\sect_cnt[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]_0\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[12]\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1\ is
  port (
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_in : out STD_LOGIC;
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp : in STD_LOGIC;
    \sect_len_buf_reg[8]\ : in STD_LOGIC;
    \sect_len_buf_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    wreq_handling_reg_0 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[7]\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_3_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld1__0\ : STD_LOGIC;
  signal \data_vld_i_1__4_n_6\ : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal \empty_n_i_1__6_n_6\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__7_n_6\ : STD_LOGIC;
  signal \full_n_i_2__6_n_6\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_6\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_6\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_26_in\ : STD_LOGIC;
  signal pop0_1 : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal \pout[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_6\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_6\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \empty_n_i_1__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair225";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\sobel_filter_gmem1_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair226";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  p_26_in <= \^p_26_in\;
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => AWREADY_Dummy,
      I2 => ap_rst_n,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => \in\(0),
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080808080808"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_3_n_6\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => AWVALID_Dummy,
      I3 => \throttl_cnt_reg[7]\,
      I4 => \throttl_cnt_reg[3]\,
      I5 => m_axi_gmem1_AWREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_3_n_6\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[18]\(0),
      I1 => \^p_26_in\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_26_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => wreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44C444C444C4"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => data_vld_reg_n_6,
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => fifo_resp_ready,
      O => \data_vld_i_1__4_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_6\,
      Q => data_vld_reg_n_6,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_26_in\,
      I3 => fifo_wreq_valid,
      O => pop0
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__6_n_6\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_6\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_10_in,
      I2 => \full_n_i_2__6_n_6\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => fifo_resp_ready,
      O => \full_n_i_1__7_n_6\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__6_n_6\
    );
full_n_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => aw2b_bdata(0),
      I4 => aw2b_bdata(1),
      O => push
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_6\,
      Q => fifo_resp_ready,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_6\
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => \^could_multi_bursts.next_loop\,
      O => push_0
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => push_0,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_6\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.last_sect_buf_reg_0\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => full_n_reg_0,
      I4 => m_axi_gmem1_BVALID,
      O => next_resp0
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_6\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F078F0F00F870F0F"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg__0\(0),
      I3 => next_resp,
      I4 => need_wrsp,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__1_n_6\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => fifo_resp_ready,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__1_n_6\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => need_wrsp,
      I2 => next_resp,
      O => p_10_in
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15C0151500000000"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => fifo_resp_ready,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => next_resp,
      I4 => need_wrsp,
      I5 => data_vld_reg_n_6,
      O => \pout[3]_i_1__0_n_6\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__0_n_6\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \data_vld1__0\
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => fifo_resp_ready,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_6\,
      D => \pout[0]_i_1__0_n_6\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_6\,
      D => \pout[1]_i_1__1_n_6\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_6\,
      D => \pout[2]_i_1__1_n_6\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_6\,
      D => \pout[3]_i_2__0_n_6\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0_1
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_1,
      D => \mem_reg[14][0]_srl15_n_6\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_1,
      D => \mem_reg[14][1]_srl15_n_6\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_26_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_len_buf[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[8]\,
      I1 => \sect_len_buf_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => wreq_handling_reg_0,
      O => \^p_26_in\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => \^p_26_in\,
      I2 => \sect_cnt_reg[18]\(0),
      I3 => fifo_wreq_valid_buf_reg,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\ is
  port (
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : out STD_LOGIC;
    \sect_addr_buf_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[0]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[2]\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[0]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    p_20_in : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    invalid_len_event_reg2 : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rdata_ack_t : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \sect_cnt_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\ is
  signal \data_vld1__2\ : STD_LOGIC;
  signal \data_vld_i_1__7_n_6\ : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal \empty_n_i_1__5_n_6\ : STD_LOGIC;
  signal empty_n_reg_n_6 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__10_n_6\ : STD_LOGIC;
  signal \full_n_i_2__7_n_6\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal \pout[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \pout[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \pout[3]_i_2__1_n_6\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \pout[0]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pout[3]_i_2__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \pout[3]_i_3__1\ : label is "soft_lutpair137";
begin
  p_20_in <= \^p_20_in\;
  p_21_in <= \^p_21_in\;
\could_multi_bursts.ARVALID_Dummy_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020AA202020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => invalid_len_event_reg2,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => fifo_rctl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => m_axi_gmem1_ARREADY,
      O => \^p_20_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(0),
      O => \could_multi_bursts.arlen_buf_reg[0]\
    );
\could_multi_bursts.arlen_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(1),
      O => \could_multi_bursts.arlen_buf_reg[1]\
    );
\could_multi_bursts.arlen_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(2),
      O => \could_multi_bursts.arlen_buf_reg[2]\
    );
\could_multi_bursts.arlen_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => \could_multi_bursts.arlen_buf_reg[0]_0\
    );
\could_multi_bursts.arlen_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => Q(3),
      O => \could_multi_bursts.arlen_buf_reg[3]\
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7500FF00"
    )
        port map (
      I0 => \could_multi_bursts.last_loop__10\,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => \data_vld1__2\,
      I1 => p_10_in,
      I2 => \^p_20_in\,
      I3 => fifo_rctl_ready,
      I4 => data_vld_reg_n_6,
      O => \data_vld_i_1__7_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__7_n_6\,
      Q => data_vld_reg_n_6,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => pop0
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFFAAAAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => beat_valid,
      I2 => \bus_equal_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \dout_buf_reg[34]\(0),
      I5 => empty_n_reg_n_6,
      O => \empty_n_i_1__5_n_6\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_6\,
      Q => empty_n_reg_n_6,
      R => SR(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_rctl_ready,
      I2 => \^p_20_in\,
      I3 => \full_n_i_2__7_n_6\,
      I4 => p_10_in,
      O => \full_n_i_1__10_n_6\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_6,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__7_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_6\,
      Q => fifo_rctl_ready,
      R => '0'
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__1_n_6\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => p_10_in,
      I2 => \^p_20_in\,
      I3 => fifo_rctl_ready,
      I4 => data_vld_reg_n_6,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_6\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => push,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__0_n_6\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem1_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => fifo_rctl_ready,
      O => push
    );
\pout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => \data_vld1__2\,
      I1 => p_10_in,
      I2 => \^p_20_in\,
      I3 => fifo_rctl_ready,
      I4 => data_vld_reg_n_6,
      O => \pout[3]_i_1__1_n_6\
    );
\pout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => pout17_out,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(3),
      I4 => \pout_reg__0\(2),
      O => \pout[3]_i_2__1_n_6\
    );
\pout[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \data_vld1__2\
    );
\pout[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222A2A222222222"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => empty_n_reg_n_6,
      I2 => \dout_buf_reg[34]\(0),
      I3 => rdata_ack_t,
      I4 => \bus_equal_gen.rdata_valid_t_reg\,
      I5 => beat_valid,
      O => p_10_in
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A000000"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      I5 => p_10_in,
      O => pout17_out
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_6\,
      D => \pout[0]_i_1__1_n_6\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_6\,
      D => \pout[1]_i_1__0_n_6\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_6\,
      D => \pout[2]_i_1__0_n_6\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__1_n_6\,
      D => \pout[3]_i_2__1_n_6\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\rreq_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F770F00"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => \sect_cnt_reg[18]\(0),
      I2 => invalid_len_event,
      I3 => fifo_rreq_valid_buf_reg,
      I4 => rreq_handling_reg_0,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => CO(0),
      I1 => \^p_21_in\,
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[2]\(0)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00FFFF00000000"
    )
        port map (
      I0 => \could_multi_bursts.last_loop__10\,
      I1 => m_axi_gmem1_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_0\,
      I5 => rreq_handling_reg_0,
      O => \^p_21_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized2\ is
  port (
    m_axi_gmem1_BREADY : out STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \fullIndex_1_reg_168_reg[12]\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg_0 : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 9 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_51_reg_1686_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    \data_p2_reg[45]\ : out STD_LOGIC;
    \data_p1_reg[32]\ : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter6_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter6_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp4_iter6_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter6_reg_0 : out STD_LOGIC;
    \i2_reg_400_reg[15]\ : out STD_LOGIC;
    I_BREADY4 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    grp_getVal_fu_444_ap_start_reg_reg : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    \data_p2_reg[45]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_getVal_fu_444_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp3_iter6 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    s_ready_t_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem1_addr_6_reg_1887_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum2_reg_1871_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    gmem1_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp4_iter7_reg : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter6_reg : in STD_LOGIC;
    ap_enable_reg_pp4_iter1_reg : in STD_LOGIC;
    tmp_31_reg_1867 : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg_0 : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp4_iter2 : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter1_reg : in STD_LOGIC;
    tmp_20_reg_1847_pp3_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg_2 : in STD_LOGIC;
    \exitcond2_reg_1838_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \out_pix4_sum8_reg_1827_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    tmp_cast1_reg_1562 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum1_reg_1851_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\ : in STD_LOGIC;
    tmp_20_reg_1847_pp3_iter6_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    tmp_20_reg_1847 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_3 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[53]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg_3 : in STD_LOGIC;
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized2\ : entity is "sobel_filter_gmem1_m_axi_fifo";
end \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_state[1]_i_4_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm[26]_i_3_n_6\ : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter6_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter6_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter7_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp4_iter6_reg\ : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_i_7_n_6 : STD_LOGIC;
  signal \^data_p1_reg[32]\ : STD_LOGIC;
  signal \data_p2[0]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[0]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[10]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[10]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[11]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[11]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[12]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[12]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[13]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[13]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[14]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[14]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[15]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[15]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[16]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[16]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[17]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[17]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[18]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[18]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[19]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[19]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[1]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[1]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[20]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[20]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[21]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[21]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[22]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[22]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[23]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[23]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[24]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[24]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[25]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[25]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[26]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[26]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[27]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[27]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[28]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[28]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[29]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[29]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[29]_i_4_n_6\ : STD_LOGIC;
  signal \data_p2[29]_i_6_n_6\ : STD_LOGIC;
  signal \data_p2[2]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[2]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[3]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[3]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[4]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[4]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[5]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[5]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[6]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[6]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[7]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[7]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[8]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[8]_i_3_n_6\ : STD_LOGIC;
  signal \data_p2[9]_i_2_n_6\ : STD_LOGIC;
  signal \data_p2[9]_i_3_n_6\ : STD_LOGIC;
  signal \^data_p2_reg[45]\ : STD_LOGIC;
  signal \data_vld_i_1__5_n_6\ : STD_LOGIC;
  signal data_vld_reg_n_6 : STD_LOGIC;
  signal \empty_n_i_1__7_n_6\ : STD_LOGIC;
  signal \empty_n_i_3__3_n_6\ : STD_LOGIC;
  signal \fullIndex_1_reg_168[12]_i_3_n_6\ : STD_LOGIC;
  signal \^fullindex_1_reg_168_reg[12]\ : STD_LOGIC;
  signal \full_n_i_1__8_n_6\ : STD_LOGIC;
  signal \full_n_i_3__0_n_6\ : STD_LOGIC;
  signal grp_getVal_fu_444_ap_start_reg0 : STD_LOGIC;
  signal \^i2_reg_400_reg[15]\ : STD_LOGIC;
  signal \^m_axi_gmem1_bready\ : STD_LOGIC;
  signal mem_reg_i_35_n_6 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \pout[0]_i_1_n_6\ : STD_LOGIC;
  signal \pout[1]_i_1_n_6\ : STD_LOGIC;
  signal \pout[2]_i_1_n_6\ : STD_LOGIC;
  signal \pout_reg_n_6_[0]\ : STD_LOGIC;
  signal \pout_reg_n_6_[1]\ : STD_LOGIC;
  signal \pout_reg_n_6_[2]\ : STD_LOGIC;
  signal \^tmp_51_reg_1686_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ap_CS_fsm[32]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_CS_fsm[38]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \ap_CS_fsm[39]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \ap_CS_fsm[54]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of ap_enable_reg_pp3_iter2_i_2 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of ap_enable_reg_pp4_iter2_i_2 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \data_p1[42]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \data_p2[0]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \data_p2[10]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \data_p2[11]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \data_p2[12]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \data_p2[13]_i_3\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_p2[14]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \data_p2[15]_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \data_p2[16]_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \data_p2[17]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_p2[18]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_p2[19]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_p2[1]_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \data_p2[20]_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \data_p2[21]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \data_p2[22]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_p2[23]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \data_p2[24]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \data_p2[25]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \data_p2[26]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \data_p2[27]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \data_p2[28]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \data_p2[29]_i_4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \data_p2[2]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \data_p2[32]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \data_p2[39]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_p2[3]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_p2[42]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \data_p2[4]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \data_p2[5]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \data_p2[6]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_p2[7]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \data_p2[8]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \data_p2[9]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of grp_getVal_fu_444_ap_start_reg_i_1 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \i2_reg_400[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \i3_reg_411[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair232";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp3_iter6_reg <= \^ap_enable_reg_pp3_iter6_reg\;
  ap_enable_reg_pp3_iter6_reg_0 <= \^ap_enable_reg_pp3_iter6_reg_0\;
  ap_enable_reg_pp3_iter7_reg <= \^ap_enable_reg_pp3_iter7_reg\;
  ap_enable_reg_pp4_iter6_reg <= \^ap_enable_reg_pp4_iter6_reg\;
  \data_p1_reg[32]\ <= \^data_p1_reg[32]\;
  \data_p2_reg[45]\ <= \^data_p2_reg[45]\;
  \fullIndex_1_reg_168_reg[12]\ <= \^fullindex_1_reg_168_reg[12]\;
  \i2_reg_400_reg[15]\ <= \^i2_reg_400_reg[15]\;
  m_axi_gmem1_BREADY <= \^m_axi_gmem1_bready\;
  \tmp_51_reg_1686_reg[7]\(0) <= \^tmp_51_reg_1686_reg[7]\(0);
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]\,
      I1 => ap_enable_reg_pp0_iter1_reg_2,
      I2 => \data_p2[29]_i_2_n_6\,
      I3 => \FSM_sequential_state[1]_i_4_n_6\,
      I4 => Q(14),
      I5 => \^data_p1_reg[32]\,
      O => \^data_p2_reg[45]\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => ap_enable_reg_pp3_iter7_reg_1,
      I2 => tmp_20_reg_1847_pp3_iter6_reg,
      I3 => Q(12),
      I4 => ap_enable_reg_pp3_iter1_reg_0,
      I5 => tmp_20_reg_1847,
      O => \FSM_sequential_state[1]_i_4_n_6\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(15),
      I1 => \^ap_enable_reg_pp3_iter7_reg\,
      I2 => ap_start,
      I3 => Q(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => ap_enable_reg_pp0_iter1_reg_3,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => \^ap_enable_reg_pp3_iter7_reg\,
      I5 => Q(5),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEA0A"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => ap_enable_reg_pp0_iter1_reg_3,
      I3 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I4 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I5 => \^ap_enable_reg_pp3_iter7_reg\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FF000000FF00"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I2 => \^ap_enable_reg_pp3_iter7_reg\,
      I3 => Q(6),
      I4 => ap_enable_reg_pp0_iter1_reg_3,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(1),
      I2 => \ap_CS_fsm[26]_i_3_n_6\,
      I3 => Q(6),
      I4 => Q(8),
      I5 => s_ready_t_reg,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FD000000"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I2 => \^ap_enable_reg_pp3_iter7_reg\,
      I3 => Q(6),
      I4 => ap_enable_reg_pp0_iter1_reg_3,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[26]_i_3_n_6\
    );
\ap_CS_fsm[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEAEEE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[31]\(0),
      I1 => Q(9),
      I2 => \^ap_enable_reg_pp3_iter7_reg\,
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      I4 => gmem1_AWREADY,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABA"
    )
        port map (
      I0 => \^i2_reg_400_reg[15]\,
      I1 => Q(9),
      I2 => Q(10),
      I3 => \exitcond2_reg_1838_reg[0]\,
      I4 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[37]\,
      I1 => \^ap_enable_reg_pp3_iter7_reg\,
      I2 => Q(11),
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => Q(11),
      I2 => Q(12),
      I3 => ap_enable_reg_pp3_iter7_reg_2,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[53]\,
      I1 => \^ap_enable_reg_pp3_iter7_reg\,
      I2 => Q(15),
      O => ap_NS_fsm(9)
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_getVal_fu_444_ap_start_reg,
      I1 => \^fullindex_1_reg_168_reg[12]\,
      I2 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => Q(7),
      I1 => ap_enable_reg_pp0_iter1_reg_3,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => \^ap_enable_reg_pp3_iter7_reg\,
      I5 => Q(6),
      O => ap_enable_reg_pp0_iter1_reg_0
    );
ap_enable_reg_pp3_iter2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tmp_20_reg_1847_pp3_iter6_reg,
      I1 => ap_enable_reg_pp3_iter7_reg_1,
      I2 => \^ap_enable_reg_pp3_iter7_reg\,
      O => \^ap_enable_reg_pp3_iter6_reg_0\
    );
ap_enable_reg_pp3_iter2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_20_reg_1847_pp3_iter1_reg,
      I1 => ap_enable_reg_pp3_iter2,
      O => \^ap_enable_reg_pp3_iter6_reg\
    );
ap_enable_reg_pp3_iter7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F077F00000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => Q(11),
      I2 => ap_enable_reg_pp3_iter6,
      I3 => ap_enable_reg_pp3_iter1_reg,
      I4 => ap_enable_reg_pp3_iter7_reg_1,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp3_iter7_reg_0
    );
ap_enable_reg_pp4_iter2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => tmp_31_reg_1867_pp4_iter6_reg,
      I1 => ap_enable_reg_pp4_iter7_reg,
      I2 => \^ap_enable_reg_pp3_iter7_reg\,
      O => \^ap_enable_reg_pp4_iter6_reg\
    );
ap_enable_reg_pp4_iter2_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_31_reg_1867_pp4_iter1_reg,
      I1 => ap_enable_reg_pp4_iter2,
      O => ap_enable_reg_pp4_iter6_reg_0
    );
ap_reg_ioackin_gmem1_AWREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3FFF3FFFBFFFFF"
    )
        port map (
      I0 => \^data_p2_reg[45]\,
      I1 => ap_rst_n,
      I2 => \^data_p1_reg[32]\,
      I3 => Q(14),
      I4 => gmem1_AWREADY,
      I5 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      O => ap_reg_ioackin_gmem1_AWREADY_reg
    );
ap_reg_ioackin_gmem1_WREADY_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044404440444"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_i_7_n_6,
      I1 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I3 => Q(2),
      I4 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I5 => Q(3),
      O => ap_reg_ioackin_gmem1_WREADY_reg
    );
ap_reg_ioackin_gmem1_WREADY_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^ap_enable_reg_pp4_iter6_reg\,
      I1 => tmp_31_reg_1867_pp4_iter1_reg,
      I2 => ap_enable_reg_pp4_iter2,
      I3 => \^ap_enable_reg_pp3_iter6_reg_0\,
      I4 => tmp_20_reg_1847_pp3_iter1_reg,
      I5 => ap_enable_reg_pp3_iter2,
      O => ap_reg_ioackin_gmem1_WREADY_i_7_n_6
    );
\data_p1[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => \^ap_enable_reg_pp3_iter7_reg\,
      O => \^data_p1_reg[32]\
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(0),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(0),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[0]_i_2_n_6\,
      I5 => \data_p2[0]_i_3_n_6\,
      O => D(0)
    );
\data_p2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(0),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(0),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[0]_i_2_n_6\
    );
\data_p2[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(0),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[0]_i_3_n_6\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(10),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(10),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[10]_i_2_n_6\,
      I5 => \data_p2[10]_i_3_n_6\,
      O => D(10)
    );
\data_p2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(10),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(10),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[10]_i_2_n_6\
    );
\data_p2[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(10),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[10]_i_3_n_6\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(11),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(11),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[11]_i_2_n_6\,
      I5 => \data_p2[11]_i_3_n_6\,
      O => D(11)
    );
\data_p2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(11),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(11),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[11]_i_2_n_6\
    );
\data_p2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(11),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[11]_i_3_n_6\
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(12),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(12),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[12]_i_2_n_6\,
      I5 => \data_p2[12]_i_3_n_6\,
      O => D(12)
    );
\data_p2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(12),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(12),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[12]_i_2_n_6\
    );
\data_p2[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(12),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[12]_i_3_n_6\
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(13),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(13),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[13]_i_2_n_6\,
      I5 => \data_p2[13]_i_3_n_6\,
      O => D(13)
    );
\data_p2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(13),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(13),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[13]_i_2_n_6\
    );
\data_p2[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(13),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[13]_i_3_n_6\
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(14),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(14),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[14]_i_2_n_6\,
      I5 => \data_p2[14]_i_3_n_6\,
      O => D(14)
    );
\data_p2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(14),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(14),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[14]_i_2_n_6\
    );
\data_p2[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(14),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[14]_i_3_n_6\
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(15),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(15),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[15]_i_2_n_6\,
      I5 => \data_p2[15]_i_3_n_6\,
      O => D(15)
    );
\data_p2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(15),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(15),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[15]_i_2_n_6\
    );
\data_p2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(15),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[15]_i_3_n_6\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(16),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(16),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[16]_i_2_n_6\,
      I5 => \data_p2[16]_i_3_n_6\,
      O => D(16)
    );
\data_p2[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(16),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(16),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[16]_i_2_n_6\
    );
\data_p2[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(16),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[16]_i_3_n_6\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(17),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(17),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[17]_i_2_n_6\,
      I5 => \data_p2[17]_i_3_n_6\,
      O => D(17)
    );
\data_p2[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(17),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(17),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[17]_i_2_n_6\
    );
\data_p2[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(17),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[17]_i_3_n_6\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(18),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(18),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[18]_i_2_n_6\,
      I5 => \data_p2[18]_i_3_n_6\,
      O => D(18)
    );
\data_p2[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(18),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(18),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[18]_i_2_n_6\
    );
\data_p2[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(18),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[18]_i_3_n_6\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(19),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(19),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[19]_i_2_n_6\,
      I5 => \data_p2[19]_i_3_n_6\,
      O => D(19)
    );
\data_p2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(19),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(19),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[19]_i_2_n_6\
    );
\data_p2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(19),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[19]_i_3_n_6\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(1),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(1),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[1]_i_2_n_6\,
      I5 => \data_p2[1]_i_3_n_6\,
      O => D(1)
    );
\data_p2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(1),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(1),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[1]_i_2_n_6\
    );
\data_p2[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(1),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[1]_i_3_n_6\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(20),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(20),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[20]_i_2_n_6\,
      I5 => \data_p2[20]_i_3_n_6\,
      O => D(20)
    );
\data_p2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(20),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(20),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[20]_i_2_n_6\
    );
\data_p2[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(20),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[20]_i_3_n_6\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(21),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(21),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[21]_i_2_n_6\,
      I5 => \data_p2[21]_i_3_n_6\,
      O => D(21)
    );
\data_p2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(21),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(21),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[21]_i_2_n_6\
    );
\data_p2[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(21),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[21]_i_3_n_6\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(22),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(22),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[22]_i_2_n_6\,
      I5 => \data_p2[22]_i_3_n_6\,
      O => D(22)
    );
\data_p2[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(22),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(22),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[22]_i_2_n_6\
    );
\data_p2[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(22),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[22]_i_3_n_6\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(23),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(23),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[23]_i_2_n_6\,
      I5 => \data_p2[23]_i_3_n_6\,
      O => D(23)
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(23),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(23),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[23]_i_2_n_6\
    );
\data_p2[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(23),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[23]_i_3_n_6\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(24),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(24),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[24]_i_2_n_6\,
      I5 => \data_p2[24]_i_3_n_6\,
      O => D(24)
    );
\data_p2[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(24),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(24),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[24]_i_2_n_6\
    );
\data_p2[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(24),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[24]_i_3_n_6\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(25),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(25),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[25]_i_2_n_6\,
      I5 => \data_p2[25]_i_3_n_6\,
      O => D(25)
    );
\data_p2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(25),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(25),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[25]_i_2_n_6\
    );
\data_p2[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(25),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[25]_i_3_n_6\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(26),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(26),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[26]_i_2_n_6\,
      I5 => \data_p2[26]_i_3_n_6\,
      O => D(26)
    );
\data_p2[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(26),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(26),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[26]_i_2_n_6\
    );
\data_p2[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(26),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[26]_i_3_n_6\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(27),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(27),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[27]_i_2_n_6\,
      I5 => \data_p2[27]_i_3_n_6\,
      O => D(27)
    );
\data_p2[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(27),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(27),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[27]_i_2_n_6\
    );
\data_p2[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(27),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[27]_i_3_n_6\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(28),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(28),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[28]_i_2_n_6\,
      I5 => \data_p2[28]_i_3_n_6\,
      O => D(28)
    );
\data_p2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(28),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(28),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[28]_i_2_n_6\
    );
\data_p2[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(28),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[28]_i_3_n_6\
    );
\data_p2[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(29),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(29),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[29]_i_3_n_6\,
      I5 => \data_p2[29]_i_4_n_6\,
      O => D(29)
    );
\data_p2[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00000000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => ap_enable_reg_pp4_iter7_reg,
      I2 => tmp_31_reg_1867_pp4_iter6_reg,
      I3 => Q(13),
      I4 => ap_enable_reg_pp4_iter1_reg,
      I5 => tmp_31_reg_1867,
      O => \data_p2[29]_i_2_n_6\
    );
\data_p2[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(29),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(29),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[29]_i_3_n_6\
    );
\data_p2[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(29),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[29]_i_4_n_6\
    );
\data_p2[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => Q(9),
      O => \data_p2[29]_i_6_n_6\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(2),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(2),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[2]_i_2_n_6\,
      I5 => \data_p2[2]_i_3_n_6\,
      O => D(2)
    );
\data_p2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(2),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(2),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[2]_i_2_n_6\
    );
\data_p2[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(2),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[2]_i_3_n_6\
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0007"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => Q(9),
      I2 => Q(8),
      I3 => Q(14),
      I4 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      O => D(30)
    );
\data_p2[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111000"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      I1 => Q(14),
      I2 => \^ap_enable_reg_pp3_iter7_reg\,
      I3 => Q(9),
      I4 => Q(8),
      O => D(31)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(3),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(3),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[3]_i_2_n_6\,
      I5 => \data_p2[3]_i_3_n_6\,
      O => D(3)
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(3),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(3),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[3]_i_2_n_6\
    );
\data_p2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(3),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[3]_i_3_n_6\
    );
\data_p2[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55545454"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      I1 => Q(14),
      I2 => Q(8),
      I3 => Q(9),
      I4 => \^ap_enable_reg_pp3_iter7_reg\,
      O => D(32)
    );
\data_p2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      I1 => \^data_p2_reg[45]\,
      I2 => gmem1_AWREADY,
      O => \data_p2_reg[45]_0\(0)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(4),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(4),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[4]_i_2_n_6\,
      I5 => \data_p2[4]_i_3_n_6\,
      O => D(4)
    );
\data_p2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(4),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(4),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[4]_i_2_n_6\
    );
\data_p2[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(4),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[4]_i_3_n_6\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(5),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(5),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[5]_i_2_n_6\,
      I5 => \data_p2[5]_i_3_n_6\,
      O => D(5)
    );
\data_p2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(5),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(5),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[5]_i_2_n_6\
    );
\data_p2[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(5),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[5]_i_3_n_6\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(6),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(6),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[6]_i_2_n_6\,
      I5 => \data_p2[6]_i_3_n_6\,
      O => D(6)
    );
\data_p2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(6),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(6),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[6]_i_2_n_6\
    );
\data_p2[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(6),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[6]_i_3_n_6\
    );
\data_p2[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(7),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(7),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[7]_i_2_n_6\,
      I5 => \data_p2[7]_i_3_n_6\,
      O => D(7)
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(7),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(7),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[7]_i_2_n_6\
    );
\data_p2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(7),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[7]_i_3_n_6\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(8),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(8),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[8]_i_2_n_6\,
      I5 => \data_p2[8]_i_3_n_6\,
      O => D(8)
    );
\data_p2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(8),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(8),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[8]_i_2_n_6\
    );
\data_p2[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(8),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[8]_i_3_n_6\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \gmem1_addr_6_reg_1887_reg[29]\(9),
      I1 => Q(14),
      I2 => \out_pix4_sum2_reg_1871_reg[29]\(9),
      I3 => \data_p2[29]_i_2_n_6\,
      I4 => \data_p2[9]_i_2_n_6\,
      I5 => \data_p2[9]_i_3_n_6\,
      O => D(9)
    );
\data_p2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCAC0CA"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9]\,
      I1 => \out_pix4_sum8_reg_1827_reg[29]\(9),
      I2 => \data_p2[29]_i_6_n_6\,
      I3 => Q(8),
      I4 => tmp_cast1_reg_1562(9),
      I5 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[9]_i_2_n_6\
    );
\data_p2[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_pix4_sum1_reg_1851_reg[29]\(9),
      I1 => \FSM_sequential_state[1]_i_4_n_6\,
      O => \data_p2[9]_i_3_n_6\
    );
\data_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_6_[0]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => p_10_in,
      I4 => push,
      I5 => data_vld_reg_n_6,
      O => \data_vld_i_1__5_n_6\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_6\,
      Q => data_vld_reg_n_6,
      R => SR(0)
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00150000"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter7_reg_3,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I2 => Q(6),
      I3 => \empty_n_i_3__3_n_6\,
      I4 => \^ap_enable_reg_pp3_iter7_reg\,
      I5 => data_vld_reg_n_6,
      O => \empty_n_i_1__7_n_6\
    );
\empty_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I1 => Q(5),
      I2 => Q(11),
      I3 => Q(15),
      I4 => \^ap_enable_reg_pp3_iter7_reg\,
      I5 => \^i2_reg_400_reg[15]\,
      O => \empty_n_i_3__3_n_6\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_6\,
      Q => \^ap_enable_reg_pp3_iter7_reg\,
      R => SR(0)
    );
\fullIndex_1_reg_168[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFAA"
    )
        port map (
      I0 => \fullIndex_1_reg_168[12]_i_3_n_6\,
      I1 => full_n_reg_0,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I3 => Q(3),
      I4 => \ap_CS_fsm_reg[3]\(0),
      I5 => \ap_CS_fsm_reg[11]\,
      O => \^fullindex_1_reg_168_reg[12]\
    );
\fullIndex_1_reg_168[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => Q(5),
      I1 => \^ap_enable_reg_pp3_iter7_reg\,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I3 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_3,
      O => \fullIndex_1_reg_168[12]_i_3_n_6\
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_10_in,
      I2 => \full_n_i_3__0_n_6\,
      I3 => push,
      I4 => \^m_axi_gmem1_bready\,
      O => \full_n_i_1__8_n_6\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA2A2A2"
    )
        port map (
      I0 => data_vld_reg_n_6,
      I1 => \^ap_enable_reg_pp3_iter7_reg\,
      I2 => \empty_n_i_3__3_n_6\,
      I3 => Q(6),
      I4 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I5 => ap_enable_reg_pp3_iter7_reg_3,
      O => p_10_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \pout_reg_n_6_[1]\,
      I1 => \pout_reg_n_6_[0]\,
      I2 => \pout_reg_n_6_[2]\,
      I3 => data_vld_reg_n_6,
      O => \full_n_i_3__0_n_6\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_6\,
      Q => \^m_axi_gmem1_bready\,
      R => '0'
    );
grp_getVal_fu_444_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => grp_getVal_fu_444_ap_start_reg,
      I1 => \^fullindex_1_reg_168_reg[12]\,
      I2 => grp_getVal_fu_444_ap_start_reg0,
      O => grp_getVal_fu_444_ap_start_reg_reg
    );
grp_getVal_fu_444_ap_start_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]\,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \^e\(0),
      I3 => ap_reg_ioackin_gmem0_ARREADY_reg(0),
      I4 => \^tmp_51_reg_1686_reg[7]\(0),
      O => grp_getVal_fu_444_ap_start_reg0
    );
\i2_reg_400[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => Q(9),
      I1 => \^ap_enable_reg_pp3_iter7_reg\,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      I3 => gmem1_AWREADY,
      O => \^i2_reg_400_reg[15]\
    );
\i3_reg_411[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => Q(11),
      O => I_BREADY4
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter7_reg\,
      I1 => Q(15),
      O => ap_done
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540404055555555"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I1 => Q(3),
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I3 => Q(2),
      I4 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I5 => mem_reg_i_35_n_6,
      O => mem_reg_0
    );
mem_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I1 => mem_reg_i_35_n_6,
      O => mem_reg
    );
mem_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A200A2A2A2"
    )
        port map (
      I0 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      I1 => \^ap_enable_reg_pp3_iter6_reg\,
      I2 => \^ap_enable_reg_pp3_iter6_reg_0\,
      I3 => ap_enable_reg_pp4_iter2,
      I4 => tmp_31_reg_1867_pp4_iter1_reg,
      I5 => \^ap_enable_reg_pp4_iter6_reg\,
      O => mem_reg_i_35_n_6
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5B5B5B54A4A4A40"
    )
        port map (
      I0 => p_10_in,
      I1 => data_vld_reg_n_6,
      I2 => push,
      I3 => \pout_reg_n_6_[1]\,
      I4 => \pout_reg_n_6_[2]\,
      I5 => \pout_reg_n_6_[0]\,
      O => \pout[0]_i_1_n_6\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC2CCC23CCCCCCC"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_6,
      I5 => p_10_in,
      O => \pout[1]_i_1_n_6\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA86AAAAAAA"
    )
        port map (
      I0 => \pout_reg_n_6_[2]\,
      I1 => \pout_reg_n_6_[1]\,
      I2 => \pout_reg_n_6_[0]\,
      I3 => push,
      I4 => data_vld_reg_n_6,
      I5 => p_10_in,
      O => \pout[2]_i_1_n_6\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_6\,
      Q => \pout_reg_n_6_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_6\,
      Q => \pout_reg_n_6_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_6\,
      Q => \pout_reg_n_6_[2]\,
      R => SR(0)
    );
ram_reg_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]\,
      I1 => ap_enable_reg_pp0_iter1_reg_1,
      I2 => \tmp_1_mid2_reg_1603_reg[0]\,
      I3 => \^fullindex_1_reg_168_reg[12]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => WEA(0),
      O => ce0
    );
\tmp_18_reg_1691[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_3,
      I1 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I3 => \^ap_enable_reg_pp3_iter7_reg\,
      I4 => Q(6),
      I5 => \tmp_1_mid2_reg_1603_reg[0]_0\,
      O => \^e\(0)
    );
\tmp_51_reg_1686[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_3,
      I1 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I3 => \^ap_enable_reg_pp3_iter7_reg\,
      I4 => Q(5),
      I5 => ap_enable_reg_pp0_iter0_reg_1,
      O => \^tmp_51_reg_1686_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice is
  port (
    gmem1_AWREADY : out STD_LOGIC;
    ap_enable_reg_pp4_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter6_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter7_reg : out STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter6_reg : out STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg_0 : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter0_reg : out STD_LOGIC;
    \out_pix4_sum2_reg_1871_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_n_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter6_reg_0 : out STD_LOGIC;
    \fullIndex_1_reg_168_reg[12]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_getVal_fu_444_ap_start_reg_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter0_reg : out STD_LOGIC;
    \out_pix4_sum1_reg_1851_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    ap_enable_reg_pp5_iter0_reg : out STD_LOGIC;
    \reg_475_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem0_RREADY : out STD_LOGIC;
    \gmem0_addr_read_reg_1671_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    edge_val_1_i_reg_17870 : out STD_LOGIC;
    \gmem0_addr_1_read_reg_1661_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_1_reg_1676_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \i1_reg_389_reg[0]\ : out STD_LOGIC;
    \data_p2_reg[29]_0\ : out STD_LOGIC;
    \data_p2_reg[28]_0\ : out STD_LOGIC;
    \data_p2_reg[27]_0\ : out STD_LOGIC;
    \data_p2_reg[26]_0\ : out STD_LOGIC;
    \data_p2_reg[25]_0\ : out STD_LOGIC;
    \data_p2_reg[24]_0\ : out STD_LOGIC;
    \data_p2_reg[23]_0\ : out STD_LOGIC;
    \data_p2_reg[22]_0\ : out STD_LOGIC;
    \data_p2_reg[21]_0\ : out STD_LOGIC;
    \data_p2_reg[20]_0\ : out STD_LOGIC;
    \data_p2_reg[19]_0\ : out STD_LOGIC;
    \data_p2_reg[18]_0\ : out STD_LOGIC;
    \data_p2_reg[17]_0\ : out STD_LOGIC;
    \data_p2_reg[16]_0\ : out STD_LOGIC;
    \data_p2_reg[15]_0\ : out STD_LOGIC;
    \data_p2_reg[14]_0\ : out STD_LOGIC;
    \data_p2_reg[13]_0\ : out STD_LOGIC;
    \data_p2_reg[12]_0\ : out STD_LOGIC;
    \data_p2_reg[11]_0\ : out STD_LOGIC;
    \data_p2_reg[10]_0\ : out STD_LOGIC;
    \data_p2_reg[9]_0\ : out STD_LOGIC;
    \data_p2_reg[8]_0\ : out STD_LOGIC;
    \data_p2_reg[7]_0\ : out STD_LOGIC;
    \data_p2_reg[6]_0\ : out STD_LOGIC;
    \data_p2_reg[5]_0\ : out STD_LOGIC;
    \data_p2_reg[4]_0\ : out STD_LOGIC;
    \data_p2_reg[3]_0\ : out STD_LOGIC;
    \data_p2_reg[2]_0\ : out STD_LOGIC;
    \data_p2_reg[1]_0\ : out STD_LOGIC;
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\ : out STD_LOGIC;
    \tmp_31_reg_1867_reg[0]\ : out STD_LOGIC;
    \edge_val_1_i1_reg_1813_reg[7]\ : out STD_LOGIC;
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\ : out STD_LOGIC;
    \tmp_20_reg_1847_reg[0]\ : out STD_LOGIC;
    \y_weight_2_2_reg_1797_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    i4_reg_4220 : out STD_LOGIC;
    i3_reg_4110 : out STD_LOGIC;
    \edge_val_1_i_reg_1787_reg[7]\ : out STD_LOGIC;
    \reg_470_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_val_1_i1_reg_1813_reg[7]_0\ : out STD_LOGIC;
    \q_reg[52]\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tmp_31_fu_1491_p2 : in STD_LOGIC;
    ap_enable_reg_pp4_iter0 : in STD_LOGIC;
    ap_enable_reg_pp4_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_enable_reg_pp4_iter6 : in STD_LOGIC;
    ap_enable_reg_pp4_iter7_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg : in STD_LOGIC;
    ap_block_pp5_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    tmp_20_fu_1460_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[48]\ : in STD_LOGIC;
    \tmp_31_reg_1867_reg[0]_0\ : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    gmem1_WREADY : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg_0 : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp4_iter2 : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg : in STD_LOGIC;
    tmp_20_reg_1847_pp3_iter6_reg : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter6_reg : in STD_LOGIC;
    tmp_31_reg_1867 : in STD_LOGIC;
    \tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0\ : in STD_LOGIC;
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    I_BREADY4 : in STD_LOGIC;
    ap_enable_reg_pp3_iter6 : in STD_LOGIC;
    tmp_20_reg_1847 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC;
    \tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg_1 : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp5_iter0 : in STD_LOGIC;
    exitcond1_fu_1532_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    tmp_20_reg_1847_pp3_iter1_reg : in STD_LOGIC;
    p_i_fu_1208_p3 : in STD_LOGIC;
    \ap_CS_fsm_reg[48]_0\ : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    p_i1_fu_1395_p3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \ap_CS_fsm_reg[26]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice : entity is "sobel_filter_gmem1_m_axi_reg_slice";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice is
  signal \ap_CS_fsm[11]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm[42]_i_2_n_6\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[40]\ : STD_LOGIC;
  signal \^ap_ns_fsm1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter6_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp4_iter6_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp4_iter6_reg_0\ : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_AWREADY_i_5_n_6 : STD_LOGIC;
  signal \^ap_reg_ioackin_gmem1_awready_reg_0\ : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_i_3_n_6 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_i_4_n_6 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_6\ : STD_LOGIC;
  signal \data_p1[45]_i_2_n_6\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_6\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal gmem1_AWLEN1 : STD_LOGIC;
  signal \^gmem1_awready\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_reg_0_i_25_n_6 : STD_LOGIC;
  signal \s_ready_t_i_1__3_n_6\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_6\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair265";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_CS_fsm[40]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ap_CS_fsm[41]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_CS_fsm[42]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_CS_fsm[48]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_CS_fsm[49]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of ap_reg_ioackin_gmem1_AWREADY_i_3 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \data_p2[45]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[7]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[7]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[7]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[7]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gmem0_addr_read_reg_1671[7]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \i1_reg_389[8]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \i5_reg_433[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \j_1_reg_1676[10]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \out_pix4_sum1_reg_1851[29]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \out_pix4_sum2_reg_1871[29]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \reg_470[13]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tmp_15_reg_1666[12]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp_20_reg_1847[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tmp_20_reg_1847_pp3_iter1_reg[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_31_reg_1867[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \y_weight_2_2_reg_1797[10]_i_1\ : label is "soft_lutpair273";
begin
  \ap_CS_fsm_reg[10]\ <= \^ap_cs_fsm_reg[10]\;
  \ap_CS_fsm_reg[40]\ <= \^ap_cs_fsm_reg[40]\;
  ap_NS_fsm1 <= \^ap_ns_fsm1\;
  ap_enable_reg_pp3_iter6_reg <= \^ap_enable_reg_pp3_iter6_reg\;
  ap_enable_reg_pp4_iter6_reg <= \^ap_enable_reg_pp4_iter6_reg\;
  ap_enable_reg_pp4_iter6_reg_0 <= \^ap_enable_reg_pp4_iter6_reg_0\;
  ap_reg_ioackin_gmem1_AWREADY_reg_0 <= \^ap_reg_ioackin_gmem1_awready_reg_0\;
  gmem1_AWREADY <= \^gmem1_awready\;
  \state_reg[1]_0\(0) <= \^state_reg[1]_0\(0);
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010F00"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I1 => \ap_CS_fsm_reg[48]_0\,
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF11100000EE10"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I1 => \ap_CS_fsm_reg[48]_0\,
      I2 => \^gmem1_awready\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => rs2f_wreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_reg[0]\,
      I1 => \or_cond_mid2_reg_1613_reg[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \exitcond_flatten_reg_1587_reg[0]\,
      I4 => \ap_CS_fsm[11]_i_2_n_6\,
      O => gmem0_RREADY
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_enable_reg_pp4_iter6_reg_0\,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I3 => I_RVALID,
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => Q(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587_reg[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \or_cond_mid2_reg_1613_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      O => \^ap_cs_fsm_reg[10]\
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2_n_6\,
      I1 => ram_reg_0_i_25_n_6,
      I2 => Q(2),
      I3 => Q(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00EF000000EF00"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I3 => Q(1),
      I4 => \^ap_cs_fsm_reg[10]\,
      I5 => I_RVALID,
      O => \ap_CS_fsm[11]_i_2_n_6\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B888888888888"
    )
        port map (
      I0 => ram_reg_0_i_25_n_6,
      I1 => Q(2),
      I2 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I3 => gmem1_WREADY,
      I4 => Q(3),
      I5 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[26]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      O => \^ap_enable_reg_pp4_iter6_reg_0\
    );
\ap_CS_fsm[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => \^ap_cs_fsm_reg[40]\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD0DDFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter7_reg,
      I1 => ap_enable_reg_pp3_iter6,
      I2 => ap_enable_reg_pp3_iter1_reg_0,
      I3 => ap_enable_reg_pp3_iter0,
      I4 => \^ap_enable_reg_pp3_iter6_reg\,
      I5 => tmp_20_fu_1460_p2,
      O => \^ap_cs_fsm_reg[40]\
    );
\ap_CS_fsm[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(7),
      I1 => \ap_CS_fsm[42]_i_2_n_6\,
      I2 => Q(8),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \ap_CS_fsm[42]_i_2_n_6\,
      I1 => Q(8),
      I2 => Q(9),
      I3 => gmem1_ARREADY,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040000FF040000"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1_reg_0,
      I1 => ap_enable_reg_pp4_iter0,
      I2 => tmp_31_fu_1491_p2,
      I3 => ap_enable_reg_pp4_iter7_reg_0,
      I4 => \^ap_enable_reg_pp4_iter6_reg\,
      I5 => ap_enable_reg_pp4_iter6,
      O => \ap_CS_fsm[42]_i_2_n_6\
    );
\ap_CS_fsm[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[47]\,
      I1 => \^gmem1_awready\,
      I2 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I3 => Q(10),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0E0E0"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I2 => Q(10),
      I3 => Q(11),
      I4 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      O => ap_NS_fsm(7)
    );
ap_enable_reg_pp3_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F70000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter6_reg\,
      I1 => Q(6),
      I2 => tmp_20_fu_1460_p2,
      I3 => I_BREADY4,
      I4 => ap_enable_reg_pp3_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp3_iter0_reg
    );
ap_enable_reg_pp3_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C0C0"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter0,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => ap_rst_n,
      I3 => tmp_20_fu_1460_p2,
      I4 => \^ap_enable_reg_pp3_iter6_reg\,
      O => ap_enable_reg_pp3_iter1_reg
    );
ap_enable_reg_pp3_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F007F007F"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter1_reg_0,
      I1 => tmp_20_reg_1847,
      I2 => \^ap_enable_reg_pp4_iter6_reg_0\,
      I3 => \tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0\,
      I4 => full_n_reg,
      I5 => \tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0\,
      O => \^ap_enable_reg_pp3_iter6_reg\
    );
ap_enable_reg_pp4_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F70000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp4_iter6_reg\,
      I1 => Q(8),
      I2 => tmp_31_fu_1491_p2,
      I3 => Q(7),
      I4 => ap_enable_reg_pp4_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp4_iter0_reg
    );
ap_enable_reg_pp4_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F800000"
    )
        port map (
      I0 => tmp_31_fu_1491_p2,
      I1 => ap_enable_reg_pp4_iter0,
      I2 => \^ap_enable_reg_pp4_iter6_reg\,
      I3 => ap_enable_reg_pp4_iter1_reg_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp4_iter1_reg
    );
ap_enable_reg_pp4_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007F007F007F"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter1_reg_0,
      I1 => tmp_31_reg_1867,
      I2 => \^ap_enable_reg_pp4_iter6_reg_0\,
      I3 => \tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0\,
      I4 => full_n_reg,
      I5 => \tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0\,
      O => \^ap_enable_reg_pp4_iter6_reg\
    );
ap_enable_reg_pp4_iter7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => Q(7),
      I1 => ap_enable_reg_pp4_iter6,
      I2 => \^ap_enable_reg_pp4_iter6_reg\,
      I3 => ap_enable_reg_pp4_iter7_reg_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp4_iter7_reg
    );
ap_enable_reg_pp5_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0E0E0E0E0E0E0"
    )
        port map (
      I0 => \^ap_ns_fsm1\,
      I1 => ap_enable_reg_pp5_iter0,
      I2 => ap_rst_n,
      I3 => exitcond1_fu_1532_p2,
      I4 => Q(11),
      I5 => ap_block_pp5_stage0_11001,
      O => ap_enable_reg_pp5_iter0_reg
    );
ap_enable_reg_pp5_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => \^ap_ns_fsm1\,
      I1 => ap_enable_reg_pp5_iter1_reg,
      I2 => ap_block_pp5_stage0_11001,
      I3 => ap_enable_reg_pp5_iter2_reg_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp5_iter2_reg
    );
ap_reg_ioackin_gmem1_AWREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015001515"
    )
        port map (
      I0 => \ap_CS_fsm_reg[48]\,
      I1 => \^ap_reg_ioackin_gmem1_awready_reg_0\,
      I2 => ram_reg_0_i_25_n_6,
      I3 => \tmp_31_reg_1867_reg[0]_0\,
      I4 => \^ap_enable_reg_pp4_iter6_reg\,
      I5 => ap_reg_ioackin_gmem1_AWREADY_i_5_n_6,
      O => ap_reg_ioackin_gmem1_AWREADY_reg
    );
ap_reg_ioackin_gmem1_AWREADY_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I3 => Q(2),
      O => \^ap_reg_ioackin_gmem1_awready_reg_0\
    );
ap_reg_ioackin_gmem1_AWREADY_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800080008000FFFF"
    )
        port map (
      I0 => tmp_20_reg_1847,
      I1 => ap_enable_reg_pp3_iter1_reg_0,
      I2 => Q(6),
      I3 => \^ap_enable_reg_pp3_iter6_reg\,
      I4 => \ap_CS_fsm_reg[10]_0\,
      I5 => \^ap_enable_reg_pp4_iter6_reg_0\,
      O => ap_reg_ioackin_gmem1_AWREADY_i_5_n_6
    );
ap_reg_ioackin_gmem1_WREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF2A"
    )
        port map (
      I0 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      I1 => Q(3),
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I3 => full_n_reg,
      I4 => ap_reg_ioackin_gmem1_WREADY_i_3_n_6,
      I5 => ap_reg_ioackin_gmem1_WREADY_i_4_n_6,
      O => ap_reg_ioackin_gmem1_WREADY_reg
    );
ap_reg_ioackin_gmem1_WREADY_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \^ap_enable_reg_pp4_iter6_reg\,
      I1 => tmp_31_reg_1867_pp4_iter1_reg,
      I2 => ap_enable_reg_pp4_iter2,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      I4 => Q(2),
      I5 => ram_reg_0_i_25_n_6,
      O => ap_reg_ioackin_gmem1_WREADY_i_3_n_6
    );
ap_reg_ioackin_gmem1_WREADY_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FFFFFFFFFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp3_iter6_reg\,
      I1 => \tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0\,
      I2 => \ap_CS_fsm_reg[11]\,
      I3 => gmem1_WREADY,
      I4 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I5 => ap_rst_n,
      O => ap_reg_ioackin_gmem1_WREADY_i_4_n_6
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[0]_i_1__1_n_6\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[10]_i_1__0_n_6\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[11]_i_1__0_n_6\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[12]_i_1__0_n_6\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[13]_i_1__0_n_6\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[14]_i_1__0_n_6\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[15]_i_1__0_n_6\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[16]_i_1__0_n_6\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[17]_i_1__0_n_6\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[18]_i_1__0_n_6\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[19]_i_1__0_n_6\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[1]_i_1__1_n_6\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[20]_i_1__0_n_6\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[21]_i_1__0_n_6\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[22]_i_1__0_n_6\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[23]_i_1__0_n_6\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[24]_i_1__0_n_6\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[25]_i_1__0_n_6\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[26]_i_1__0_n_6\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[27]_i_1__0_n_6\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[28]_i_1__0_n_6\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[29]_i_1__0_n_6\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[2]_i_1__1_n_6\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB0808FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \ap_CS_fsm_reg[26]\,
      I4 => Q(10),
      I5 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      O => \data_p1[32]_i_1_n_6\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808080808FB"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I4 => Q(10),
      I5 => \ap_CS_fsm_reg[26]\,
      O => \data_p1[39]_i_1_n_6\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[3]_i_1__1_n_6\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FB080808FB08FB"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I4 => Q(10),
      I5 => \ap_CS_fsm_reg[26]\,
      O => \data_p1[42]_i_1_n_6\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010F011"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I1 => \ap_CS_fsm_reg[48]_0\,
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => load_p1
    );
\data_p1[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(10),
      I4 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      O => \data_p1[45]_i_2_n_6\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[4]_i_1__1_n_6\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[5]_i_1__1_n_6\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[6]_i_1__1_n_6\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[7]_i_1__1_n_6\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[8]_i_1__0_n_6\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[9]_i_1__0_n_6\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_6\,
      Q => \q_reg[52]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_6\,
      Q => \q_reg[52]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_6\,
      Q => \q_reg[52]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_6\,
      Q => \q_reg[52]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_6\,
      Q => \q_reg[52]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_6\,
      Q => \q_reg[52]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_6\,
      Q => \q_reg[52]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_6\,
      Q => \q_reg[52]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_6\,
      Q => \q_reg[52]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_6\,
      Q => \q_reg[52]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_6\,
      Q => \q_reg[52]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_6\,
      Q => \q_reg[52]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_6\,
      Q => \q_reg[52]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_6\,
      Q => \q_reg[52]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_6\,
      Q => \q_reg[52]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_6\,
      Q => \q_reg[52]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_6\,
      Q => \q_reg[52]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_6\,
      Q => \q_reg[52]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_6\,
      Q => \q_reg[52]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_6\,
      Q => \q_reg[52]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_6\,
      Q => \q_reg[52]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_6\,
      Q => \q_reg[52]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_6\,
      Q => \q_reg[52]\(2),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_6\,
      Q => \q_reg[52]\(30),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_6\,
      Q => \q_reg[52]\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_6\,
      Q => \q_reg[52]\(3),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_6\,
      Q => \q_reg[52]\(32),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_2_n_6\,
      Q => \q_reg[52]\(33),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_6\,
      Q => \q_reg[52]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_6\,
      Q => \q_reg[52]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_6\,
      Q => \q_reg[52]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_6\,
      Q => \q_reg[52]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_6\,
      Q => \q_reg[52]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_6\,
      Q => \q_reg[52]\(9),
      R => '0'
    );
\data_p2[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(0),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(0),
      O => \data_p2_reg[0]_0\
    );
\data_p2[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(10),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(10),
      O => \data_p2_reg[10]_0\
    );
\data_p2[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(11),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(11),
      O => \data_p2_reg[11]_0\
    );
\data_p2[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(12),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(12),
      O => \data_p2_reg[12]_0\
    );
\data_p2[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(13),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(13),
      O => \data_p2_reg[13]_0\
    );
\data_p2[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(14),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(14),
      O => \data_p2_reg[14]_0\
    );
\data_p2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(15),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(15),
      O => \data_p2_reg[15]_0\
    );
\data_p2[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(16),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(16),
      O => \data_p2_reg[16]_0\
    );
\data_p2[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(17),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(17),
      O => \data_p2_reg[17]_0\
    );
\data_p2[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(18),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(18),
      O => \data_p2_reg[18]_0\
    );
\data_p2[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(19),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(19),
      O => \data_p2_reg[19]_0\
    );
\data_p2[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(1),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(1),
      O => \data_p2_reg[1]_0\
    );
\data_p2[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(20),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(20),
      O => \data_p2_reg[20]_0\
    );
\data_p2[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(21),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(21),
      O => \data_p2_reg[21]_0\
    );
\data_p2[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(22),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(22),
      O => \data_p2_reg[22]_0\
    );
\data_p2[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(23),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(23),
      O => \data_p2_reg[23]_0\
    );
\data_p2[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(24),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(24),
      O => \data_p2_reg[24]_0\
    );
\data_p2[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(25),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(25),
      O => \data_p2_reg[25]_0\
    );
\data_p2[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(26),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(26),
      O => \data_p2_reg[26]_0\
    );
\data_p2[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(27),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(27),
      O => \data_p2_reg[27]_0\
    );
\data_p2[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(28),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(28),
      O => \data_p2_reg[28]_0\
    );
\data_p2[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(29),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(29),
      O => \data_p2_reg[29]_0\
    );
\data_p2[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(2),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(2),
      O => \data_p2_reg[2]_0\
    );
\data_p2[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(3),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(3),
      O => \data_p2_reg[3]_0\
    );
\data_p2[45]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      O => gmem1_AWLEN1
    );
\data_p2[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(4),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(4),
      O => \data_p2_reg[4]_0\
    );
\data_p2[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(5),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(5),
      O => \data_p2_reg[5]_0\
    );
\data_p2[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(6),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(6),
      O => \data_p2_reg[6]_0\
    );
\data_p2[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(7),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(7),
      O => \data_p2_reg[7]_0\
    );
\data_p2[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(8),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(8),
      O => \data_p2_reg[8]_0\
    );
\data_p2[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(9),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I4 => Q(2),
      I5 => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(9),
      O => \data_p2_reg[9]_0\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => gmem1_AWLEN1,
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => data_p2(9),
      R => '0'
    );
\edge_val_1_i1_reg_1813[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_i_25_n_6,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I3 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I4 => p_i1_fu_1395_p3,
      O => \edge_val_1_i1_reg_1813_reg[7]_0\
    );
\edge_val_1_i1_reg_1813[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_0_i_25_n_6,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I3 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      O => \edge_val_1_i1_reg_1813_reg[7]\
    );
\edge_val_1_i_reg_1787[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I1 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I2 => \ap_CS_fsm[11]_i_2_n_6\,
      I3 => p_i_fu_1208_p3,
      O => \edge_val_1_i_reg_1787_reg[7]\
    );
\edge_val_1_i_reg_1787[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I1 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I2 => \ap_CS_fsm[11]_i_2_n_6\,
      O => edge_val_1_i_reg_17870
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter7_reg,
      I1 => \^ap_enable_reg_pp3_iter6_reg\,
      I2 => tmp_20_reg_1847_pp3_iter6_reg,
      I3 => ap_enable_reg_pp4_iter7_reg_0,
      I4 => \^ap_enable_reg_pp4_iter6_reg\,
      I5 => tmp_31_reg_1867_pp4_iter6_reg,
      O => empty_n_reg
    );
\fullIndex_1_reg_168[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[22]\,
      I1 => \ap_CS_fsm_reg[7]\,
      I2 => \ap_CS_fsm[11]_i_2_n_6\,
      I3 => ram_reg_0_i_25_n_6,
      I4 => Q(2),
      I5 => \ap_CS_fsm_reg[25]\,
      O => \fullIndex_1_reg_168_reg[12]\
    );
\gmem0_addr_read_reg_1671[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587_reg[0]\,
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \ap_CS_fsm[11]_i_2_n_6\,
      O => \gmem0_addr_read_reg_1671_reg[0]\(0)
    );
grp_getVal_fu_444_ap_start_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm[11]_i_2_n_6\,
      I2 => \or_cond_mid2_reg_1613_reg[0]_0\,
      I3 => ram_reg_0_i_25_n_6,
      I4 => \ap_CS_fsm_reg[11]_0\,
      O => grp_getVal_fu_444_ap_start_reg_reg
    );
\i1_reg_389[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(5),
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I2 => \^gmem1_awready\,
      O => \i1_reg_389_reg[0]\
    );
\i3_reg_411[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(6),
      I1 => \^ap_enable_reg_pp3_iter6_reg\,
      I2 => tmp_20_fu_1460_p2,
      I3 => ap_enable_reg_pp3_iter0,
      O => i3_reg_4110
    );
\i4_reg_422[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(8),
      I1 => \^ap_enable_reg_pp4_iter6_reg\,
      I2 => tmp_31_fu_1491_p2,
      I3 => ap_enable_reg_pp4_iter0,
      O => i4_reg_4220
    );
\i5_reg_433[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Q(10),
      I1 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I2 => \^gmem1_awready\,
      O => \^ap_ns_fsm1\
    );
\j_1_reg_1676[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587_reg[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[11]_i_2_n_6\,
      O => \j_1_reg_1676_reg[0]\(0)
    );
\out_pix4_sum1_reg_1851[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(6),
      I1 => \^ap_enable_reg_pp3_iter6_reg\,
      I2 => tmp_20_fu_1460_p2,
      O => \out_pix4_sum1_reg_1851_reg[0]\(0)
    );
\out_pix4_sum2_reg_1871[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(8),
      I1 => \^ap_enable_reg_pp4_iter6_reg\,
      I2 => tmp_31_fu_1491_p2,
      O => \out_pix4_sum2_reg_1871_reg[0]\(0)
    );
ram_reg_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200000020000000"
    )
        port map (
      I0 => ram_reg_0_i_25_n_6,
      I1 => \exitcond_flatten_reg_1587_reg[0]\,
      I2 => \tmp_1_mid2_reg_1603_reg[0]\,
      I3 => Q(2),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \or_cond_mid2_reg_1613_reg[0]\,
      O => WEA(0)
    );
ram_reg_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFFDFFFDCFF"
    )
        port map (
      I0 => \^ap_enable_reg_pp4_iter6_reg_0\,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => gmem1_WREADY,
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      O => ram_reg_0_i_25_n_6
    );
\reg_470[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587_reg[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[11]_i_2_n_6\,
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      O => \reg_470_reg[0]\(0)
    );
\reg_475[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I1 => \ap_CS_fsm[11]_i_2_n_6\,
      I2 => \ap_CS_fsm_reg[9]\(0),
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(4),
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \reg_475_reg[0]\(0)
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF0FE00FFFF"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I1 => \ap_CS_fsm_reg[48]_0\,
      I2 => rs2f_wreq_ack,
      I3 => \^gmem1_awready\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_6\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_6\,
      Q => \^gmem1_awready\,
      R => SR(0)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11FFFFFF10100000"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I1 => \ap_CS_fsm_reg[48]_0\,
      I2 => \^gmem1_awready\,
      I3 => rs2f_wreq_ack,
      I4 => state(1),
      I5 => \^state_reg[1]_0\(0),
      O => \state[0]_i_1__3_n_6\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF0F"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_AWREADY_reg_1,
      I1 => \ap_CS_fsm_reg[48]_0\,
      I2 => \^state_reg[1]_0\(0),
      I3 => state(1),
      I4 => rs2f_wreq_ack,
      O => \state[1]_i_1__3_n_6\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_6\,
      Q => \^state_reg[1]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_6\,
      Q => state(1),
      S => SR(0)
    );
\tmp_15_reg_1666[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_reg[0]\,
      I1 => \or_cond_mid2_reg_1613_reg[0]\,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \ap_CS_fsm[11]_i_2_n_6\,
      O => \gmem0_addr_1_read_reg_1661_reg[0]\(0)
    );
\tmp_20_reg_1847[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_20_fu_1460_p2,
      I1 => \^ap_enable_reg_pp3_iter6_reg\,
      I2 => Q(6),
      I3 => tmp_20_reg_1847,
      O => \tmp_20_reg_1847_reg[0]\
    );
\tmp_20_reg_1847_pp3_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_20_reg_1847,
      I1 => \^ap_enable_reg_pp3_iter6_reg\,
      I2 => Q(6),
      I3 => tmp_20_reg_1847_pp3_iter1_reg,
      O => \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\
    );
\tmp_31_reg_1867[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_31_fu_1491_p2,
      I1 => \^ap_enable_reg_pp4_iter6_reg\,
      I2 => Q(8),
      I3 => tmp_31_reg_1867,
      O => \tmp_31_reg_1867_reg[0]\
    );
\tmp_31_reg_1867_pp4_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_31_reg_1867,
      I1 => \^ap_enable_reg_pp4_iter6_reg\,
      I2 => Q(8),
      I3 => tmp_31_reg_1867_pp4_iter1_reg,
      O => \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\
    );
\y_weight_2_2_reg_1797[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2_n_6\,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      O => \y_weight_2_2_reg_1797_reg[10]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice_2 is
  port (
    \gmem1_addr_6_reg_1887_reg[0]\ : out STD_LOGIC;
    \gmem1_addr_6_reg_1887_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_rreq_ack : in STD_LOGIC;
    tmp_cast1_reg_1562 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice_2 : entity is "sobel_filter_gmem1_m_axi_reg_slice";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice_2;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice_2 is
  signal \data_p1[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[29]_i_2_n_6\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_6\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[9]\ : STD_LOGIC;
  signal \^gmem1_addr_6_reg_1887_reg[0]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_6\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_6\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmem1_addr_6_reg_1887[29]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \state[0]_i_1__1\ : label is "soft_lutpair154";
begin
  \gmem1_addr_6_reg_1887_reg[0]\ <= \^gmem1_addr_6_reg_1887_reg[0]\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => Q(0),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^gmem1_addr_6_reg_1887_reg[0]\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => rs2f_rreq_ack,
      I4 => Q(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(0),
      O => \data_p1[0]_i_1__2_n_6\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(10),
      O => \data_p1[10]_i_1__1_n_6\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(11),
      O => \data_p1[11]_i_1__1_n_6\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(12),
      O => \data_p1[12]_i_1__1_n_6\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(13),
      O => \data_p1[13]_i_1__1_n_6\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(14),
      O => \data_p1[14]_i_1__1_n_6\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(15),
      O => \data_p1[15]_i_1__1_n_6\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(16),
      O => \data_p1[16]_i_1__1_n_6\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(17),
      O => \data_p1[17]_i_1__1_n_6\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(18),
      O => \data_p1[18]_i_1__1_n_6\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(19),
      O => \data_p1[19]_i_1__1_n_6\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(1),
      O => \data_p1[1]_i_1__2_n_6\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(20),
      O => \data_p1[20]_i_1__1_n_6\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(21),
      O => \data_p1[21]_i_1__1_n_6\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(22),
      O => \data_p1[22]_i_1__1_n_6\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(23),
      O => \data_p1[23]_i_1__1_n_6\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(24),
      O => \data_p1[24]_i_1__1_n_6\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(25),
      O => \data_p1[25]_i_1__1_n_6\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(26),
      O => \data_p1[26]_i_1__1_n_6\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(27),
      O => \data_p1[27]_i_1__1_n_6\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(28),
      O => \data_p1[28]_i_1__1_n_6\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => Q(0),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(29),
      O => \data_p1[29]_i_2_n_6\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(2),
      O => \data_p1[2]_i_1__2_n_6\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(3),
      O => \data_p1[3]_i_1__2_n_6\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(4),
      O => \data_p1[4]_i_1__2_n_6\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(5),
      O => \data_p1[5]_i_1__2_n_6\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(6),
      O => \data_p1[6]_i_1__2_n_6\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(7),
      O => \data_p1[7]_i_1__2_n_6\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(8),
      O => \data_p1[8]_i_1__1_n_6\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => tmp_cast1_reg_1562(9),
      O => \data_p1[9]_i_1__1_n_6\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__2_n_6\,
      Q => \q_reg[29]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_6\,
      Q => \q_reg[29]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_6\,
      Q => \q_reg[29]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_6\,
      Q => \q_reg[29]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_6\,
      Q => \q_reg[29]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_6\,
      Q => \q_reg[29]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_6\,
      Q => \q_reg[29]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_6\,
      Q => \q_reg[29]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_6\,
      Q => \q_reg[29]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_6\,
      Q => \q_reg[29]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_6\,
      Q => \q_reg[29]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_6\,
      Q => \q_reg[29]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_6\,
      Q => \q_reg[29]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_6\,
      Q => \q_reg[29]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_6\,
      Q => \q_reg[29]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_6\,
      Q => \q_reg[29]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_6\,
      Q => \q_reg[29]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_6\,
      Q => \q_reg[29]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_6\,
      Q => \q_reg[29]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_6\,
      Q => \q_reg[29]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_6\,
      Q => \q_reg[29]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2_n_6\,
      Q => \q_reg[29]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_6\,
      Q => \q_reg[29]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_6\,
      Q => \q_reg[29]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_6\,
      Q => \q_reg[29]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_6\,
      Q => \q_reg[29]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_6\,
      Q => \q_reg[29]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_6\,
      Q => \q_reg[29]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_6\,
      Q => \q_reg[29]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_6\,
      Q => \q_reg[29]\(9),
      R => '0'
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gmem1_addr_6_reg_1887_reg[0]\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(0),
      Q => \data_p2_reg_n_6_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(10),
      Q => \data_p2_reg_n_6_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(11),
      Q => \data_p2_reg_n_6_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(12),
      Q => \data_p2_reg_n_6_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(13),
      Q => \data_p2_reg_n_6_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(14),
      Q => \data_p2_reg_n_6_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(15),
      Q => \data_p2_reg_n_6_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(16),
      Q => \data_p2_reg_n_6_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(17),
      Q => \data_p2_reg_n_6_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(18),
      Q => \data_p2_reg_n_6_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(19),
      Q => \data_p2_reg_n_6_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(1),
      Q => \data_p2_reg_n_6_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(20),
      Q => \data_p2_reg_n_6_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(21),
      Q => \data_p2_reg_n_6_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(22),
      Q => \data_p2_reg_n_6_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(23),
      Q => \data_p2_reg_n_6_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(24),
      Q => \data_p2_reg_n_6_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(25),
      Q => \data_p2_reg_n_6_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(26),
      Q => \data_p2_reg_n_6_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(27),
      Q => \data_p2_reg_n_6_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(28),
      Q => \data_p2_reg_n_6_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(29),
      Q => \data_p2_reg_n_6_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(2),
      Q => \data_p2_reg_n_6_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(3),
      Q => \data_p2_reg_n_6_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(4),
      Q => \data_p2_reg_n_6_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(5),
      Q => \data_p2_reg_n_6_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(6),
      Q => \data_p2_reg_n_6_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(7),
      Q => \data_p2_reg_n_6_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(8),
      Q => \data_p2_reg_n_6_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => tmp_cast1_reg_1562(9),
      Q => \data_p2_reg_n_6_[9]\,
      R => '0'
    );
\gmem1_addr_6_reg_1887[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gmem1_addr_6_reg_1887_reg[0]\,
      I1 => Q(0),
      O => \gmem1_addr_6_reg_1887_reg[0]_0\(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => Q(0),
      I1 => rs2f_rreq_ack,
      I2 => \^gmem1_addr_6_reg_1887_reg[0]\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_6\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_6\,
      Q => \^gmem1_addr_6_reg_1887_reg[0]\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFF8800"
    )
        port map (
      I0 => \^gmem1_addr_6_reg_1887_reg[0]\,
      I1 => Q(0),
      I2 => rs2f_rreq_ack,
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1__1_n_6\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => state(1),
      I2 => rs2f_rreq_ack,
      I3 => Q(0),
      O => \state[1]_i_1__1_n_6\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_6\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_6\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg : out STD_LOGIC;
    \i5_reg_433_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \val_reg_1903_reg[0]\ : out STD_LOGIC;
    i5_reg_4330 : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ : out STD_LOGIC;
    \exitcond1_reg_1894_reg[0]\ : out STD_LOGIC;
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    exitcond1_fu_1532_p2 : in STD_LOGIC;
    ap_enable_reg_pp5_iter0 : in STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \val_reg_1903_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    edge_val_1_i_reg_1787 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_gmem1_WREADY_reg_0 : in STD_LOGIC;
    edge_val_1_i1_reg_1813 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_gmem1_WREADY_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond1_reg_1894_reg[0]_0\ : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \tmp_10_reg_1818_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg_2 : in STD_LOGIC;
    \bus_equal_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_equal_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ : entity is "sobel_filter_gmem1_m_axi_reg_slice";
end \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_6\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_6\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_6\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_6\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_6\ : STD_LOGIC;
  signal \data_p1[7]_i_2__0_n_6\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_6_[7]\ : STD_LOGIC;
  signal gmem1_RVALID : STD_LOGIC;
  signal \^i5_reg_433_reg[0]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal mem_reg_i_30_n_6 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__2_n_6\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_6\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^val_reg_1903_reg[0]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \exitcond1_reg_1894[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \exitcond1_reg_1894_pp5_iter1_reg[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \i5_reg_433[0]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \val_reg_1903[7]_i_1\ : label is "soft_lutpair153";
begin
  \i5_reg_433_reg[0]\ <= \^i5_reg_433_reg[0]\;
  rdata_ack_t <= \^rdata_ack_t\;
  \val_reg_1903_reg[0]\ <= \^val_reg_1903_reg[0]\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A3F00"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => ap_enable_reg_pp5_iter1_reg_0,
      I2 => \^val_reg_1903_reg[0]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3E020202300C0C0C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => ap_enable_reg_pp5_iter1_reg_0,
      I4 => \^val_reg_1903_reg[0]\,
      I5 => \bus_equal_gen.rdata_valid_t_reg\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
ap_enable_reg_pp5_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => exitcond1_fu_1532_p2,
      I1 => ap_enable_reg_pp5_iter0,
      I2 => \^i5_reg_433_reg[0]\,
      I3 => ap_enable_reg_pp5_iter1_reg_0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp5_iter1_reg
    );
ap_reg_ioackin_gmem1_WREADY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBBFBB"
    )
        port map (
      I0 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      I1 => ap_enable_reg_pp5_iter2_reg,
      I2 => gmem1_RVALID,
      I3 => ap_enable_reg_pp5_iter1_reg_0,
      I4 => \exitcond1_reg_1894_reg[0]_0\,
      I5 => \tmp_10_reg_1818_reg[0]\,
      O => ap_reg_ioackin_gmem1_WREADY_reg
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__3_n_6\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__3_n_6\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__3_n_6\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__3_n_6\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__3_n_6\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__3_n_6\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__3_n_6\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080C0AA"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => ap_enable_reg_pp5_iter1_reg_0,
      I2 => \^val_reg_1903_reg[0]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_6_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_equal_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2__0_n_6\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__3_n_6\,
      Q => I_RDATA(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_6\,
      Q => I_RDATA(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_6\,
      Q => I_RDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_6\,
      Q => I_RDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_6\,
      Q => I_RDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_6\,
      Q => I_RDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_6\,
      Q => I_RDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2__0_n_6\,
      Q => I_RDATA(7),
      R => '0'
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_6_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_6_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_6_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_6_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_6_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_6_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_6_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_equal_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_6_[7]\,
      R => '0'
    );
\exitcond1_reg_1894[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => exitcond1_fu_1532_p2,
      I1 => Q(0),
      I2 => \^i5_reg_433_reg[0]\,
      I3 => \exitcond1_reg_1894_reg[0]_0\,
      O => \exitcond1_reg_1894_reg[0]\
    );
\exitcond1_reg_1894_pp5_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \exitcond1_reg_1894_reg[0]_0\,
      I1 => Q(0),
      I2 => \^i5_reg_433_reg[0]\,
      I3 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      O => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\
    );
\i5_reg_433[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => \^i5_reg_433_reg[0]\,
      I2 => ap_enable_reg_pp5_iter0,
      I3 => exitcond1_fu_1532_p2,
      O => i5_reg_4330
    );
\mem_reg_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(6),
      I1 => mem_reg_i_30_n_6,
      O => D(14)
    );
\mem_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(5),
      I1 => mem_reg_i_30_n_6,
      O => D(13)
    );
\mem_reg_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(4),
      I1 => mem_reg_i_30_n_6,
      O => D(12)
    );
\mem_reg_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(3),
      I1 => mem_reg_i_30_n_6,
      O => D(11)
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(2),
      I1 => mem_reg_i_30_n_6,
      O => D(10)
    );
mem_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(1),
      I1 => mem_reg_i_30_n_6,
      O => D(9)
    );
mem_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(0),
      I1 => mem_reg_i_30_n_6,
      O => D(8)
    );
mem_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(7),
      I2 => edge_val_1_i_reg_1787(7),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(7),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(7)
    );
mem_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(6),
      I2 => edge_val_1_i_reg_1787(6),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(6),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(6)
    );
mem_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(5),
      I2 => edge_val_1_i_reg_1787(5),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(5),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(5)
    );
mem_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(4),
      I2 => edge_val_1_i_reg_1787(4),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(4),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(4)
    );
mem_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(3),
      I2 => edge_val_1_i_reg_1787(3),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(3),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(3)
    );
mem_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(2),
      I2 => edge_val_1_i_reg_1787(2),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(2),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(2)
    );
mem_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(1),
      I2 => edge_val_1_i_reg_1787(1),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(1),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(1)
    );
mem_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF44444444444"
    )
        port map (
      I0 => mem_reg_i_30_n_6,
      I1 => \val_reg_1903_reg[7]\(0),
      I2 => edge_val_1_i_reg_1787(0),
      I3 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      I4 => edge_val_1_i1_reg_1813(0),
      I5 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      O => D(0)
    );
mem_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFFFEFEF"
    )
        port map (
      I0 => ap_reg_ioackin_gmem1_WREADY_reg_2,
      I1 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      I2 => ap_enable_reg_pp5_iter2_reg,
      I3 => gmem1_RVALID,
      I4 => ap_enable_reg_pp5_iter1_reg_0,
      I5 => \exitcond1_reg_1894_reg[0]_0\,
      O => mem_reg_i_30_n_6
    );
\mem_reg_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \val_reg_1903_reg[7]\(7),
      I1 => mem_reg_i_30_n_6,
      O => D(15)
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFC0D500FFFF"
    )
        port map (
      I0 => \bus_equal_gen.rdata_valid_t_reg\,
      I1 => ap_enable_reg_pp5_iter1_reg_0,
      I2 => \^val_reg_1903_reg[0]\,
      I3 => \^rdata_ack_t\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_6\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_6\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFF88880000"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_equal_gen.rdata_valid_t_reg\,
      I2 => ap_enable_reg_pp5_iter1_reg_0,
      I3 => \^val_reg_1903_reg[0]\,
      I4 => state(1),
      I5 => gmem1_RVALID,
      O => \state[0]_i_1__2_n_6\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F555FDDD"
    )
        port map (
      I0 => gmem1_RVALID,
      I1 => state(1),
      I2 => ap_enable_reg_pp5_iter1_reg_0,
      I3 => \^val_reg_1903_reg[0]\,
      I4 => \bus_equal_gen.rdata_valid_t_reg\,
      O => \state[1]_i_1__2_n_6\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_6\,
      Q => gmem1_RVALID,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_6\,
      Q => state(1),
      S => SR(0)
    );
\val_reg_1903[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^i5_reg_433_reg[0]\,
      I1 => Q(0),
      I2 => \exitcond1_reg_1894_reg[0]_0\,
      O => \^val_reg_1903_reg[0]\
    );
\val_reg_1903[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFBFBFBFBFB"
    )
        port map (
      I0 => \exitcond1_reg_1894_reg[0]_0\,
      I1 => ap_enable_reg_pp5_iter1_reg_0,
      I2 => gmem1_RVALID,
      I3 => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      I4 => ap_enable_reg_pp5_iter2_reg,
      I5 => full_n_reg,
      O => \^i5_reg_433_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_throttl is
  port (
    throttl_cnt1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC;
    \req_en__6\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : in STD_LOGIC;
    AWLEN : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_throttl : entity is "sobel_filter_gmem1_m_axi_throttl";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_throttl;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^could_multi_bursts.loop_cnt_reg[5]\ : STD_LOGIC;
  signal m_axi_gmem1_AWVALID_INST_0_i_2_n_6 : STD_LOGIC;
  signal m_axi_gmem1_AWVALID_INST_0_i_3_n_6 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \throttl_cnt[7]_i_5_n_6\ : STD_LOGIC;
  signal \throttl_cnt[7]_i_6_n_6\ : STD_LOGIC;
  signal \throttl_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_5\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of m_axi_gmem1_AWVALID_INST_0_i_2 : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of m_axi_gmem1_AWVALID_INST_0_i_3 : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \throttl_cnt[2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_6\ : label is "soft_lutpair312";
begin
  Q(0) <= \^q\(0);
  \could_multi_bursts.loop_cnt_reg[5]\ <= \^could_multi_bursts.loop_cnt_reg[5]\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => m_axi_gmem1_AWREADY,
      I1 => \^could_multi_bursts.loop_cnt_reg[5]\,
      I2 => \throttl_cnt_reg__0\(7),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt_reg__0\(1),
      I5 => \^q\(0),
      O => AWREADY_Dummy
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(7),
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \^q\(0),
      O => \could_multi_bursts.loop_cnt_reg[5]_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(3),
      I1 => \throttl_cnt_reg__0\(2),
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt_reg__0\(4),
      O => \^could_multi_bursts.loop_cnt_reg[5]\
    );
m_axi_gmem1_AWVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => m_axi_gmem1_AWVALID_INST_0_i_2_n_6,
      I1 => \throttl_cnt_reg__0\(6),
      I2 => \throttl_cnt_reg__0\(7),
      I3 => m_axi_gmem1_AWVALID_INST_0_i_3_n_6,
      I4 => \throttl_cnt_reg__0\(2),
      I5 => \throttl_cnt_reg__0\(3),
      O => \req_en__6\
    );
m_axi_gmem1_AWVALID_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \throttl_cnt_reg__0\(1),
      O => m_axi_gmem1_AWVALID_INST_0_i_2_n_6
    );
m_axi_gmem1_AWVALID_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(5),
      O => m_axi_gmem1_AWVALID_INST_0_i_3_n_6
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(1),
      I1 => \^q\(0),
      I2 => AWLEN(0),
      I3 => \throttl_cnt10_out__4\,
      O => p_0_in(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(2),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => AWLEN(1),
      I4 => \throttl_cnt10_out__4\,
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(3),
      I1 => \throttl_cnt_reg__0\(1),
      I2 => \^q\(0),
      I3 => \throttl_cnt_reg__0\(2),
      I4 => \throttl_cnt10_out__4\,
      I5 => AWLEN(2),
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(2),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \throttl_cnt_reg__0\(3),
      I4 => \throttl_cnt10_out__4\,
      I5 => \throttl_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E01"
    )
        port map (
      I0 => \throttl_cnt[7]_i_5_n_6\,
      I1 => \throttl_cnt_reg__0\(4),
      I2 => \throttl_cnt10_out__4\,
      I3 => \throttl_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE0001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt[7]_i_5_n_6\,
      I2 => \throttl_cnt_reg__0\(5),
      I3 => \throttl_cnt10_out__4\,
      I4 => \throttl_cnt_reg__0\(6),
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(5),
      I1 => \throttl_cnt[7]_i_5_n_6\,
      I2 => \throttl_cnt_reg__0\(4),
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt10_out__4\,
      I5 => \throttl_cnt_reg__0\(7),
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(4),
      I1 => \throttl_cnt_reg__0\(5),
      I2 => \throttl_cnt[7]_i_6_n_6\,
      I3 => \throttl_cnt_reg__0\(6),
      I4 => \throttl_cnt_reg__0\(7),
      I5 => \throttl_cnt_reg__0\(3),
      O => throttl_cnt1
    );
\throttl_cnt[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(2),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(1),
      I3 => \throttl_cnt_reg__0\(3),
      O => \throttl_cnt[7]_i_5_n_6\
    );
\throttl_cnt[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \throttl_cnt_reg__0\(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg__0\(2),
      O => \throttl_cnt[7]_i_6_n_6\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => \throttl_cnt_reg__0\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => \throttl_cnt_reg__0\(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => \throttl_cnt_reg__0\(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => \throttl_cnt_reg__0\(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => \throttl_cnt_reg__0\(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => \throttl_cnt_reg__0\(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => \throttl_cnt_reg__0\(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_supebkb_ram is
  port (
    ram_reg_0_0 : out STD_LOGIC;
    \tmp_18_reg_1691_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_24_reg_1731_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_23_reg_1721_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_56_reg_1736_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_52_reg_1696_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_53_reg_1706_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_1 : out STD_LOGIC;
    \reg_475_reg[0]\ : out STD_LOGIC;
    ram_reg_0_2 : out STD_LOGIC;
    ram_reg_0_3 : out STD_LOGIC;
    ram_reg_0_4 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_weight_1_2_2_reg_1761_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_weight_1_2_2_reg_1761_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_weight_1_2_2_fu_1094_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    x_weight_1_2_2_fu_1088_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_weight_2_2_reg_1797_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_weight_2_2_reg_1797_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_weight_2_2_reg_1797_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_weight_2_2_reg_1797_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_weight_2_2_fu_1316_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    x_weight_2_2_fu_1310_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \gmem0_addr_read_reg_1671_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmem0_addr_1_read_reg_1661_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_51_reg_1686_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp13_reg_1751_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp13_reg_1751_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp13_reg_1751_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_1726_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp13_reg_1751_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_54_reg_1716_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_18_reg_1691_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_18_reg_1691_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp8_reg_1782_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp8_reg_1782_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp8_reg_1782_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp8_reg_1782_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_24_reg_1731_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp8_reg_1782_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_23_reg_1721_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_56_reg_1736_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp13_reg_1751_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_27_reg_1741_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp8_reg_1782_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_55_reg_1726_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_24_reg_1731_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_24_reg_1731_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_supebkb_ram : entity is "sobel_filter_supebkb_ram";
end design_1_sobel_filter_0_0_sobel_filter_supebkb_ram;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_supebkb_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_0_i_15_n_6 : STD_LOGIC;
  signal ram_reg_0_i_16_n_6 : STD_LOGIC;
  signal ram_reg_0_i_17_n_6 : STD_LOGIC;
  signal ram_reg_0_i_18_n_6 : STD_LOGIC;
  signal ram_reg_0_i_26_n_6 : STD_LOGIC;
  signal ram_reg_0_i_27_n_6 : STD_LOGIC;
  signal ram_reg_0_i_28_n_6 : STD_LOGIC;
  signal ram_reg_0_i_29_n_6 : STD_LOGIC;
  signal ram_reg_0_i_30_n_6 : STD_LOGIC;
  signal ram_reg_0_i_31_n_6 : STD_LOGIC;
  signal ram_reg_1_i_1_n_6 : STD_LOGIC;
  signal ram_reg_1_i_2_n_6 : STD_LOGIC;
  signal ram_reg_1_i_3_n_6 : STD_LOGIC;
  signal ram_reg_1_i_4_n_6 : STD_LOGIC;
  signal \^reg_475_reg[0]\ : STD_LOGIC;
  signal \^tmp_18_reg_1691_reg[0]\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_10_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_16_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_17_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_18_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_19_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_7_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_9_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_6_n_9\ : STD_LOGIC;
  signal \^tmp_23_reg_1721_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_24_reg_1731_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_32_reg_1766[0]_i_10_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_16_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_17_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_18_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_19_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_7_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_9_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_6_n_7\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_6_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_6_n_9\ : STD_LOGIC;
  signal \^tmp_52_reg_1696_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_53_reg_1706_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tmp_56_reg_1736_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_weight_1_2_2_reg_1761[0]_i_12_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_13_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_14_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_15_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_16_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_17_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_18_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_5_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_8_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_9_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_10_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_12_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_13_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_14_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_15_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_16_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_17_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_8\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_9\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_7\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_8\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_9\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_13_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_14_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_15_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_16_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_17_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_18_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_19_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_5_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_8_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_9_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_10_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_12_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_13_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_14_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_15_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_16_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_17_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_10_n_8\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_10_n_9\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[10]_i_8_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[10]_i_8_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[10]_i_8_n_8\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[10]_i_8_n_9\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \^y_weight_2_2_reg_1797_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_tmp_22_reg_1802_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_22_reg_1802_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_32_reg_1766_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_32_reg_1766_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_y_weight_2_2_reg_1797_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_y_weight_2_2_reg_1797_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_2_2_reg_1797_reg[10]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_y_weight_2_2_reg_1797_reg[10]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 61440;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg_0 : label is 8191;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg_0 : label is 3;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_i_23 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of ram_reg_0_i_24 : label is "soft_lutpair317";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 61440;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "ram";
  attribute bram_addr_begin of ram_reg_1 : label is 0;
  attribute bram_addr_end of ram_reg_1 : label is 8191;
  attribute bram_slice_begin of ram_reg_1 : label is 4;
  attribute bram_slice_end of ram_reg_1 : label is 7;
  attribute SOFT_HLUTNM of \reg_475[7]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_18_reg_1691[7]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_27_reg_1741[7]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tmp_52_reg_1696[7]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_53_reg_1706[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_56_reg_1736[7]_i_1\ : label is "soft_lutpair318";
begin
  E(0) <= \^e\(0);
  O(3 downto 0) <= \^o\(3 downto 0);
  q0(7 downto 0) <= \^q0\(7 downto 0);
  \reg_475_reg[0]\ <= \^reg_475_reg[0]\;
  \tmp_18_reg_1691_reg[0]\ <= \^tmp_18_reg_1691_reg[0]\;
  \tmp_23_reg_1721_reg[0]\(0) <= \^tmp_23_reg_1721_reg[0]\(0);
  \tmp_24_reg_1731_reg[0]\(0) <= \^tmp_24_reg_1731_reg[0]\(0);
  \tmp_52_reg_1696_reg[0]\(0) <= \^tmp_52_reg_1696_reg[0]\(0);
  \tmp_53_reg_1706_reg[0]\(0) <= \^tmp_53_reg_1706_reg[0]\(0);
  \tmp_56_reg_1736_reg[0]\(0) <= \^tmp_56_reg_1736_reg[0]\(0);
  \y_weight_2_2_reg_1797_reg[7]\(3 downto 0) <= \^y_weight_2_2_reg_1797_reg[7]\(3 downto 0);
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr0(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3) => ram_reg_0_i_15_n_6,
      DIADI(2) => ram_reg_0_i_16_n_6,
      DIADI(1) => ram_reg_0_i_17_n_6,
      DIADI(0) => ram_reg_0_i_18_n_6,
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^q0\(3 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(3),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(3),
      O => ram_reg_0_i_15_n_6
    );
ram_reg_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(2),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(2),
      O => ram_reg_0_i_16_n_6
    );
ram_reg_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(1),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(1),
      O => ram_reg_0_i_17_n_6
    );
ram_reg_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(0),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(0),
      O => ram_reg_0_i_18_n_6
    );
ram_reg_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000550155"
    )
        port map (
      I0 => ram_reg_0_i_26_n_6,
      I1 => Q(13),
      I2 => Q(22),
      I3 => \^tmp_18_reg_1691_reg[0]\,
      I4 => Q(19),
      I5 => ram_reg_0_i_27_n_6,
      O => ram_reg_0_0
    );
ram_reg_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDCFCDCDCDCDCDC"
    )
        port map (
      I0 => ram_reg_0_i_28_n_6,
      I1 => ram_reg_0_i_29_n_6,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I4 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I5 => Q(9),
      O => ram_reg_0_1
    );
ram_reg_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004040404"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_reg[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => Q(24),
      I4 => Q(15),
      I5 => ram_reg_0_i_30_n_6,
      O => ram_reg_0_2
    );
ram_reg_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587_reg[0]\,
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => Q(10),
      I3 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_3
    );
ram_reg_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => Q(10),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \tmp_1_mid2_reg_1603_reg[0]\,
      I3 => \or_cond_mid2_reg_1613_reg[0]\,
      I4 => \exitcond_flatten_reg_1587_reg[0]\,
      O => ram_reg_0_4
    );
ram_reg_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(12),
      I1 => \exitcond_flatten_reg_1587_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => ram_reg_0_i_26_n_6
    );
ram_reg_0_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^tmp_24_reg_1731_reg[0]\(0),
      I2 => \^tmp_23_reg_1721_reg[0]\(0),
      I3 => \^tmp_56_reg_1736_reg[0]\(0),
      I4 => \^tmp_52_reg_1696_reg[0]\(0),
      I5 => \^tmp_53_reg_1706_reg[0]\(0),
      O => ram_reg_0_i_27_n_6
    );
ram_reg_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCECECEFE"
    )
        port map (
      I0 => ram_reg_0_i_31_n_6,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => Q(5),
      I4 => Q(8),
      I5 => Q(2),
      O => ram_reg_0_i_28_n_6
    );
ram_reg_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^reg_475_reg[0]\,
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(23),
      I4 => Q(20),
      I5 => Q(11),
      O => ram_reg_0_i_29_n_6
    );
ram_reg_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => Q(16),
      I1 => Q(12),
      I2 => Q(18),
      I3 => Q(21),
      I4 => \or_cond_mid2_reg_1613_reg[0]\,
      O => ram_reg_0_i_30_n_6
    );
ram_reg_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => Q(7),
      I3 => Q(8),
      O => ram_reg_0_i_31_n_6
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addr0(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 4) => B"0000000000000000000000000000",
      DIADI(3) => ram_reg_1_i_1_n_6,
      DIADI(2) => ram_reg_1_i_2_n_6,
      DIADI(1) => ram_reg_1_i_3_n_6,
      DIADI(0) => ram_reg_1_i_4_n_6,
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 4) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 4),
      DOADO(3 downto 0) => \^q0\(7 downto 4),
      DOBDO(31 downto 0) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(7),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(7),
      O => ram_reg_1_i_1_n_6
    );
ram_reg_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(6),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(6),
      O => ram_reg_1_i_2_n_6
    );
ram_reg_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(5),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(5),
      O => ram_reg_1_i_3_n_6
    );
ram_reg_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gmem0_addr_read_reg_1671_reg[7]\(4),
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \gmem0_addr_1_read_reg_1661_reg[7]\(4),
      O => ram_reg_1_i_4_n_6
    );
\reg_475[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \tmp_1_mid2_reg_1603_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_reg[0]\,
      I3 => \exitcond_flatten_reg_1587_reg[0]\,
      O => \^reg_475_reg[0]\
    );
\tmp_18_reg_1691[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_reg[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_1587_reg[0]\,
      I3 => \or_cond_mid2_reg_1613_reg[0]\,
      O => \^tmp_18_reg_1691_reg[0]\
    );
\tmp_22_reg_1802[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \tmp_24_reg_1731_reg[6]\(4),
      O => \tmp_22_reg_1802[0]_i_10_n_6\
    );
\tmp_22_reg_1802[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \tmp_24_reg_1731_reg[6]\(3),
      O => \tmp_22_reg_1802[0]_i_16_n_6\
    );
\tmp_22_reg_1802[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \tmp_24_reg_1731_reg[6]\(2),
      O => \tmp_22_reg_1802[0]_i_17_n_6\
    );
\tmp_22_reg_1802[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \tmp_24_reg_1731_reg[6]\(1),
      O => \tmp_22_reg_1802[0]_i_18_n_6\
    );
\tmp_22_reg_1802[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \tmp_24_reg_1731_reg[6]\(0),
      O => \tmp_22_reg_1802[0]_i_19_n_6\
    );
\tmp_22_reg_1802[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \tmp_24_reg_1731_reg[6]\(7),
      O => \tmp_22_reg_1802[0]_i_7_n_6\
    );
\tmp_22_reg_1802[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \tmp_24_reg_1731_reg[6]\(6),
      O => \tmp_22_reg_1802[0]_i_8_n_6\
    );
\tmp_22_reg_1802[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \tmp_24_reg_1731_reg[6]\(5),
      O => \tmp_22_reg_1802[0]_i_9_n_6\
    );
\tmp_22_reg_1802_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1802_reg[0]_i_3_n_6\,
      CO(3 downto 2) => \NLW_tmp_22_reg_1802_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_22_reg_1802_reg[0]_i_2_n_8\,
      CO(0) => \tmp_22_reg_1802_reg[0]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_22_reg_1802_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => x_weight_2_2_fu_1310_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \tmp_23_reg_1721_reg[7]\(2 downto 0)
    );
\tmp_22_reg_1802_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_22_reg_1802_reg[0]_i_6_n_6\,
      CO(3) => \tmp_22_reg_1802_reg[0]_i_3_n_6\,
      CO(2) => \tmp_22_reg_1802_reg[0]_i_3_n_7\,
      CO(1) => \tmp_22_reg_1802_reg[0]_i_3_n_8\,
      CO(0) => \tmp_22_reg_1802_reg[0]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \^q0\(7 downto 4),
      O(3 downto 0) => x_weight_2_2_fu_1310_p2(7 downto 4),
      S(3) => \tmp_22_reg_1802[0]_i_7_n_6\,
      S(2) => \tmp_22_reg_1802[0]_i_8_n_6\,
      S(1) => \tmp_22_reg_1802[0]_i_9_n_6\,
      S(0) => \tmp_22_reg_1802[0]_i_10_n_6\
    );
\tmp_22_reg_1802_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_22_reg_1802_reg[0]_i_6_n_6\,
      CO(2) => \tmp_22_reg_1802_reg[0]_i_6_n_7\,
      CO(1) => \tmp_22_reg_1802_reg[0]_i_6_n_8\,
      CO(0) => \tmp_22_reg_1802_reg[0]_i_6_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \^q0\(3 downto 0),
      O(3 downto 0) => x_weight_2_2_fu_1310_p2(3 downto 0),
      S(3) => \tmp_22_reg_1802[0]_i_16_n_6\,
      S(2) => \tmp_22_reg_1802[0]_i_17_n_6\,
      S(1) => \tmp_22_reg_1802[0]_i_18_n_6\,
      S(0) => \tmp_22_reg_1802[0]_i_19_n_6\
    );
\tmp_23_reg_1721[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => Q(0),
      I2 => \or_cond_mid2_reg_1613_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      O => \^tmp_23_reg_1721_reg[0]\(0)
    );
\tmp_24_reg_1731[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(3),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      O => \^tmp_24_reg_1731_reg[0]\(0)
    );
\tmp_27_reg_1741[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(6),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      O => \^e\(0)
    );
\tmp_32_reg_1766[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(4),
      I1 => D(4),
      O => \tmp_32_reg_1766[0]_i_10_n_6\
    );
\tmp_32_reg_1766[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(3),
      I1 => D(3),
      O => \tmp_32_reg_1766[0]_i_16_n_6\
    );
\tmp_32_reg_1766[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(2),
      I1 => D(2),
      O => \tmp_32_reg_1766[0]_i_17_n_6\
    );
\tmp_32_reg_1766[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(1),
      I1 => D(1),
      O => \tmp_32_reg_1766[0]_i_18_n_6\
    );
\tmp_32_reg_1766[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(0),
      I1 => D(0),
      O => \tmp_32_reg_1766[0]_i_19_n_6\
    );
\tmp_32_reg_1766[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(7),
      I1 => D(7),
      O => \tmp_32_reg_1766[0]_i_7_n_6\
    );
\tmp_32_reg_1766[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(6),
      I1 => D(6),
      O => \tmp_32_reg_1766[0]_i_8_n_6\
    );
\tmp_32_reg_1766[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(5),
      I1 => D(5),
      O => \tmp_32_reg_1766[0]_i_9_n_6\
    );
\tmp_32_reg_1766_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_32_reg_1766_reg[0]_i_3_n_6\,
      CO(3 downto 2) => \NLW_tmp_32_reg_1766_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_32_reg_1766_reg[0]_i_2_n_8\,
      CO(0) => \tmp_32_reg_1766_reg[0]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_32_reg_1766_reg[0]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => x_weight_1_2_2_fu_1088_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \tmp_54_reg_1716_reg[7]\(2 downto 0)
    );
\tmp_32_reg_1766_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_32_reg_1766_reg[0]_i_6_n_6\,
      CO(3) => \tmp_32_reg_1766_reg[0]_i_3_n_6\,
      CO(2) => \tmp_32_reg_1766_reg[0]_i_3_n_7\,
      CO(1) => \tmp_32_reg_1766_reg[0]_i_3_n_8\,
      CO(0) => \tmp_32_reg_1766_reg[0]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \^q0\(7 downto 4),
      O(3 downto 0) => x_weight_1_2_2_fu_1088_p2(7 downto 4),
      S(3) => \tmp_32_reg_1766[0]_i_7_n_6\,
      S(2) => \tmp_32_reg_1766[0]_i_8_n_6\,
      S(1) => \tmp_32_reg_1766[0]_i_9_n_6\,
      S(0) => \tmp_32_reg_1766[0]_i_10_n_6\
    );
\tmp_32_reg_1766_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_32_reg_1766_reg[0]_i_6_n_6\,
      CO(2) => \tmp_32_reg_1766_reg[0]_i_6_n_7\,
      CO(1) => \tmp_32_reg_1766_reg[0]_i_6_n_8\,
      CO(0) => \tmp_32_reg_1766_reg[0]_i_6_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \^q0\(3 downto 0),
      O(3 downto 0) => x_weight_1_2_2_fu_1088_p2(3 downto 0),
      S(3) => \tmp_32_reg_1766[0]_i_16_n_6\,
      S(2) => \tmp_32_reg_1766[0]_i_17_n_6\,
      S(1) => \tmp_32_reg_1766[0]_i_18_n_6\,
      S(0) => \tmp_32_reg_1766[0]_i_19_n_6\
    );
\tmp_52_reg_1696[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(18),
      I1 => \exitcond_flatten_reg_1587_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => \^tmp_52_reg_1696_reg[0]\(0)
    );
\tmp_53_reg_1706[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => Q(21),
      I1 => \exitcond_flatten_reg_1587_reg[0]\,
      I2 => \or_cond_mid2_reg_1613_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_reg[0]\,
      I4 => ap_enable_reg_pp0_iter0,
      O => \^tmp_53_reg_1706_reg[0]\(0)
    );
\tmp_56_reg_1736[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => Q(5),
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      I3 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      O => \^tmp_56_reg_1736_reg[0]\(0)
    );
\y_weight_1_2_2_reg_1761[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(2),
      I1 => \^q0\(3),
      I2 => \tmp_51_reg_1686_reg[7]\(2),
      O => \y_weight_1_2_2_reg_1761[0]_i_12_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(1),
      I1 => \^q0\(2),
      I2 => \tmp_51_reg_1686_reg[7]\(1),
      O => \y_weight_1_2_2_reg_1761[0]_i_13_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_51_reg_1686_reg[7]\(1),
      I1 => \tmp_56_reg_1736_reg[7]\(1),
      I2 => \^q0\(2),
      O => \y_weight_1_2_2_reg_1761[0]_i_14_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(3),
      I1 => \^q0\(4),
      I2 => \tmp_51_reg_1686_reg[7]\(3),
      I3 => \y_weight_1_2_2_reg_1761[0]_i_12_n_6\,
      O => \y_weight_1_2_2_reg_1761[0]_i_15_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(2),
      I1 => \^q0\(3),
      I2 => \tmp_51_reg_1686_reg[7]\(2),
      I3 => \y_weight_1_2_2_reg_1761[0]_i_13_n_6\,
      O => \y_weight_1_2_2_reg_1761[0]_i_16_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(1),
      I1 => \^q0\(2),
      I2 => \tmp_51_reg_1686_reg[7]\(1),
      I3 => \^q0\(1),
      I4 => \tmp_56_reg_1736_reg[7]\(0),
      O => \y_weight_1_2_2_reg_1761[0]_i_17_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(0),
      I1 => \^q0\(1),
      I2 => \tmp_51_reg_1686_reg[7]\(0),
      O => \y_weight_1_2_2_reg_1761[0]_i_18_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \tmp13_reg_1751_reg[1]\(0),
      O => \y_weight_1_2_2_reg_1761[0]_i_5_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696996"
    )
        port map (
      I0 => \tmp_55_reg_1726_reg[1]\(1),
      I1 => \^o\(0),
      I2 => \tmp13_reg_1751_reg[1]\(1),
      I3 => \^q0\(0),
      I4 => \tmp13_reg_1751_reg[1]\(0),
      O => \y_weight_1_2_2_reg_1761[0]_i_8_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \tmp13_reg_1751_reg[1]\(0),
      I2 => \tmp_55_reg_1726_reg[1]\(0),
      O => \y_weight_1_2_2_reg_1761[0]_i_9_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(6),
      I1 => \^q0\(7),
      I2 => \tmp_51_reg_1686_reg[7]\(6),
      O => \y_weight_1_2_2_reg_1761[10]_i_10_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(5),
      I1 => \^q0\(6),
      I2 => \tmp_51_reg_1686_reg[7]\(5),
      O => \y_weight_1_2_2_reg_1761[10]_i_11_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(4),
      I1 => \^q0\(5),
      I2 => \tmp_51_reg_1686_reg[7]\(4),
      O => \y_weight_1_2_2_reg_1761[10]_i_12_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(3),
      I1 => \^q0\(4),
      I2 => \tmp_51_reg_1686_reg[7]\(3),
      O => \y_weight_1_2_2_reg_1761[10]_i_13_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \tmp_51_reg_1686_reg[7]\(6),
      I1 => \^q0\(7),
      I2 => \tmp_56_reg_1736_reg[7]\(6),
      I3 => \tmp_56_reg_1736_reg[7]\(7),
      I4 => \tmp_51_reg_1686_reg[7]\(7),
      O => \y_weight_1_2_2_reg_1761[10]_i_14_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[10]_i_11_n_6\,
      I1 => \^q0\(7),
      I2 => \tmp_56_reg_1736_reg[7]\(6),
      I3 => \tmp_51_reg_1686_reg[7]\(6),
      O => \y_weight_1_2_2_reg_1761[10]_i_15_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(5),
      I1 => \^q0\(6),
      I2 => \tmp_51_reg_1686_reg[7]\(5),
      I3 => \y_weight_1_2_2_reg_1761[10]_i_12_n_6\,
      O => \y_weight_1_2_2_reg_1761[10]_i_16_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_56_reg_1736_reg[7]\(4),
      I1 => \^q0\(5),
      I2 => \tmp_51_reg_1686_reg[7]\(4),
      I3 => \y_weight_1_2_2_reg_1761[10]_i_13_n_6\,
      O => \y_weight_1_2_2_reg_1761[10]_i_17_n_6\
    );
\y_weight_1_2_2_reg_1761_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_6\,
      CO(2) => \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_7\,
      CO(1) => \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_8\,
      CO(0) => \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => DI(2 downto 0),
      DI(0) => \y_weight_1_2_2_reg_1761[0]_i_5_n_6\,
      O(3 downto 0) => y_weight_1_2_2_fu_1094_p2(3 downto 0),
      S(3 downto 2) => \tmp13_reg_1751_reg[2]\(1 downto 0),
      S(1) => \y_weight_1_2_2_reg_1761[0]_i_8_n_6\,
      S(0) => \y_weight_1_2_2_reg_1761[0]_i_9_n_6\
    );
\y_weight_1_2_2_reg_1761_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_6\,
      CO(2) => \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_7\,
      CO(1) => \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_8\,
      CO(0) => \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_9\,
      CYINIT => p_2_in(0),
      DI(3) => \y_weight_1_2_2_reg_1761[0]_i_12_n_6\,
      DI(2) => \y_weight_1_2_2_reg_1761[0]_i_13_n_6\,
      DI(1) => \y_weight_1_2_2_reg_1761[0]_i_14_n_6\,
      DI(0) => \tmp_51_reg_1686_reg[7]\(0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \y_weight_1_2_2_reg_1761[0]_i_15_n_6\,
      S(2) => \y_weight_1_2_2_reg_1761[0]_i_16_n_6\,
      S(1) => \y_weight_1_2_2_reg_1761[0]_i_17_n_6\,
      S(0) => \y_weight_1_2_2_reg_1761[0]_i_18_n_6\
    );
\y_weight_1_2_2_reg_1761_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_6\,
      CO(3 downto 2) => \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_weight_1_2_2_reg_1761_reg[10]_i_2_n_8\,
      CO(0) => \y_weight_1_2_2_reg_1761_reg[10]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_55_reg_1726_reg[7]\(1 downto 0),
      O(3) => \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => y_weight_1_2_2_fu_1094_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \tmp13_reg_1751_reg[8]\(2 downto 0)
    );
\y_weight_1_2_2_reg_1761_reg[10]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_2_reg_1761_reg[0]_i_10_n_6\,
      CO(3) => \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_6\,
      CO(2) => \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_7\,
      CO(1) => \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_8\,
      CO(0) => \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_9\,
      CYINIT => '0',
      DI(3) => \y_weight_1_2_2_reg_1761[10]_i_10_n_6\,
      DI(2) => \y_weight_1_2_2_reg_1761[10]_i_11_n_6\,
      DI(1) => \y_weight_1_2_2_reg_1761[10]_i_12_n_6\,
      DI(0) => \y_weight_1_2_2_reg_1761[10]_i_13_n_6\,
      O(3 downto 0) => \y_weight_1_2_2_reg_1761_reg[10]\(3 downto 0),
      S(3) => \y_weight_1_2_2_reg_1761[10]_i_14_n_6\,
      S(2) => \y_weight_1_2_2_reg_1761[10]_i_15_n_6\,
      S(1) => \y_weight_1_2_2_reg_1761[10]_i_16_n_6\,
      S(0) => \y_weight_1_2_2_reg_1761[10]_i_17_n_6\
    );
\y_weight_1_2_2_reg_1761_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_2_reg_1761_reg[10]_i_8_n_6\,
      CO(3 downto 2) => \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y_weight_1_2_2_reg_1761_reg[10]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \y_weight_1_2_2_reg_1761_reg[10]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => S(0)
    );
\y_weight_1_2_2_reg_1761_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_1_2_2_reg_1761_reg[0]_i_1_n_6\,
      CO(3) => \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_6\,
      CO(2) => \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_7\,
      CO(1) => \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_8\,
      CO(0) => \y_weight_1_2_2_reg_1761_reg[4]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp13_reg_1751_reg[6]\(3 downto 0),
      O(3 downto 0) => y_weight_1_2_2_fu_1094_p2(7 downto 4),
      S(3 downto 0) => \tmp13_reg_1751_reg[6]_0\(3 downto 0)
    );
\y_weight_2_2_reg_1797[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(0),
      O => p_2_in(0)
    );
\y_weight_2_2_reg_1797[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(2),
      I1 => \^q0\(3),
      I2 => \tmp_18_reg_1691_reg[7]\(2),
      O => \y_weight_2_2_reg_1797[0]_i_13_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(1),
      I1 => \^q0\(2),
      I2 => \tmp_18_reg_1691_reg[7]\(1),
      O => \y_weight_2_2_reg_1797[0]_i_14_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_18_reg_1691_reg[7]\(1),
      I1 => \tmp_27_reg_1741_reg[7]\(1),
      I2 => \^q0\(2),
      O => \y_weight_2_2_reg_1797[0]_i_15_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(3),
      I1 => \^q0\(4),
      I2 => \tmp_18_reg_1691_reg[7]\(3),
      I3 => \y_weight_2_2_reg_1797[0]_i_13_n_6\,
      O => \y_weight_2_2_reg_1797[0]_i_16_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(2),
      I1 => \^q0\(3),
      I2 => \tmp_18_reg_1691_reg[7]\(2),
      I3 => \y_weight_2_2_reg_1797[0]_i_14_n_6\,
      O => \y_weight_2_2_reg_1797[0]_i_17_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(1),
      I1 => \^q0\(2),
      I2 => \tmp_18_reg_1691_reg[7]\(1),
      I3 => \^q0\(1),
      I4 => \tmp_27_reg_1741_reg[7]\(0),
      O => \y_weight_2_2_reg_1797[0]_i_18_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(0),
      I1 => \^q0\(1),
      I2 => \tmp_18_reg_1691_reg[7]\(0),
      O => \y_weight_2_2_reg_1797[0]_i_19_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \tmp8_reg_1782_reg[1]\(0),
      O => \y_weight_2_2_reg_1797[0]_i_5_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696996"
    )
        port map (
      I0 => \tmp_24_reg_1731_reg[1]\(1),
      I1 => \^y_weight_2_2_reg_1797_reg[7]\(0),
      I2 => \tmp8_reg_1782_reg[1]\(1),
      I3 => \^q0\(0),
      I4 => \tmp8_reg_1782_reg[1]\(0),
      O => \y_weight_2_2_reg_1797[0]_i_8_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \tmp8_reg_1782_reg[1]\(0),
      I2 => \tmp_24_reg_1731_reg[1]\(0),
      O => \y_weight_2_2_reg_1797[0]_i_9_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(6),
      I1 => \^q0\(7),
      I2 => \tmp_18_reg_1691_reg[7]\(6),
      O => \y_weight_2_2_reg_1797[10]_i_10_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(5),
      I1 => \^q0\(6),
      I2 => \tmp_18_reg_1691_reg[7]\(5),
      O => \y_weight_2_2_reg_1797[10]_i_11_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(4),
      I1 => \^q0\(5),
      I2 => \tmp_18_reg_1691_reg[7]\(4),
      O => \y_weight_2_2_reg_1797[10]_i_12_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(3),
      I1 => \^q0\(4),
      I2 => \tmp_18_reg_1691_reg[7]\(3),
      O => \y_weight_2_2_reg_1797[10]_i_13_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \tmp_18_reg_1691_reg[7]\(6),
      I1 => \^q0\(7),
      I2 => \tmp_27_reg_1741_reg[7]\(6),
      I3 => \tmp_27_reg_1741_reg[7]\(7),
      I4 => \tmp_18_reg_1691_reg[7]\(7),
      O => \y_weight_2_2_reg_1797[10]_i_14_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[10]_i_11_n_6\,
      I1 => \^q0\(7),
      I2 => \tmp_27_reg_1741_reg[7]\(6),
      I3 => \tmp_18_reg_1691_reg[7]\(6),
      O => \y_weight_2_2_reg_1797[10]_i_15_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(5),
      I1 => \^q0\(6),
      I2 => \tmp_18_reg_1691_reg[7]\(5),
      I3 => \y_weight_2_2_reg_1797[10]_i_12_n_6\,
      O => \y_weight_2_2_reg_1797[10]_i_16_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_27_reg_1741_reg[7]\(4),
      I1 => \^q0\(5),
      I2 => \tmp_18_reg_1691_reg[7]\(4),
      I3 => \y_weight_2_2_reg_1797[10]_i_13_n_6\,
      O => \y_weight_2_2_reg_1797[10]_i_17_n_6\
    );
\y_weight_2_2_reg_1797_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_2_2_reg_1797_reg[0]_i_1_n_6\,
      CO(2) => \y_weight_2_2_reg_1797_reg[0]_i_1_n_7\,
      CO(1) => \y_weight_2_2_reg_1797_reg[0]_i_1_n_8\,
      CO(0) => \y_weight_2_2_reg_1797_reg[0]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp8_reg_1782_reg[2]\(2 downto 0),
      DI(0) => \y_weight_2_2_reg_1797[0]_i_5_n_6\,
      O(3 downto 0) => y_weight_2_2_fu_1316_p2(3 downto 0),
      S(3 downto 2) => \tmp8_reg_1782_reg[2]_0\(1 downto 0),
      S(1) => \y_weight_2_2_reg_1797[0]_i_8_n_6\,
      S(0) => \y_weight_2_2_reg_1797[0]_i_9_n_6\
    );
\y_weight_2_2_reg_1797_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_2_2_reg_1797_reg[0]_i_10_n_6\,
      CO(2) => \y_weight_2_2_reg_1797_reg[0]_i_10_n_7\,
      CO(1) => \y_weight_2_2_reg_1797_reg[0]_i_10_n_8\,
      CO(0) => \y_weight_2_2_reg_1797_reg[0]_i_10_n_9\,
      CYINIT => p_2_in(0),
      DI(3) => \y_weight_2_2_reg_1797[0]_i_13_n_6\,
      DI(2) => \y_weight_2_2_reg_1797[0]_i_14_n_6\,
      DI(1) => \y_weight_2_2_reg_1797[0]_i_15_n_6\,
      DI(0) => \tmp_18_reg_1691_reg[7]\(0),
      O(3 downto 0) => \^y_weight_2_2_reg_1797_reg[7]\(3 downto 0),
      S(3) => \y_weight_2_2_reg_1797[0]_i_16_n_6\,
      S(2) => \y_weight_2_2_reg_1797[0]_i_17_n_6\,
      S(1) => \y_weight_2_2_reg_1797[0]_i_18_n_6\,
      S(0) => \y_weight_2_2_reg_1797[0]_i_19_n_6\
    );
\y_weight_2_2_reg_1797_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_reg_1797_reg[4]_i_1_n_6\,
      CO(3 downto 2) => \NLW_y_weight_2_2_reg_1797_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_weight_2_2_reg_1797_reg[10]_i_2_n_8\,
      CO(0) => \y_weight_2_2_reg_1797_reg[10]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_24_reg_1731_reg[7]\(1 downto 0),
      O(3) => \NLW_y_weight_2_2_reg_1797_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => y_weight_2_2_fu_1316_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \tmp8_reg_1782_reg[8]\(2 downto 0)
    );
\y_weight_2_2_reg_1797_reg[10]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_reg_1797_reg[0]_i_10_n_6\,
      CO(3) => \y_weight_2_2_reg_1797_reg[10]_i_8_n_6\,
      CO(2) => \y_weight_2_2_reg_1797_reg[10]_i_8_n_7\,
      CO(1) => \y_weight_2_2_reg_1797_reg[10]_i_8_n_8\,
      CO(0) => \y_weight_2_2_reg_1797_reg[10]_i_8_n_9\,
      CYINIT => '0',
      DI(3) => \y_weight_2_2_reg_1797[10]_i_10_n_6\,
      DI(2) => \y_weight_2_2_reg_1797[10]_i_11_n_6\,
      DI(1) => \y_weight_2_2_reg_1797[10]_i_12_n_6\,
      DI(0) => \y_weight_2_2_reg_1797[10]_i_13_n_6\,
      O(3 downto 0) => \y_weight_2_2_reg_1797_reg[10]\(3 downto 0),
      S(3) => \y_weight_2_2_reg_1797[10]_i_14_n_6\,
      S(2) => \y_weight_2_2_reg_1797[10]_i_15_n_6\,
      S(1) => \y_weight_2_2_reg_1797[10]_i_16_n_6\,
      S(0) => \y_weight_2_2_reg_1797[10]_i_17_n_6\
    );
\y_weight_2_2_reg_1797_reg[10]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_reg_1797_reg[10]_i_8_n_6\,
      CO(3 downto 2) => \NLW_y_weight_2_2_reg_1797_reg[10]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \y_weight_2_2_reg_1797_reg[10]_0\(0),
      CO(0) => \NLW_y_weight_2_2_reg_1797_reg[10]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_y_weight_2_2_reg_1797_reg[10]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \y_weight_2_2_reg_1797_reg[10]_1\(0),
      S(3 downto 1) => B"001",
      S(0) => \tmp_18_reg_1691_reg[7]_0\(0)
    );
\y_weight_2_2_reg_1797_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_reg_1797_reg[0]_i_1_n_6\,
      CO(3) => \y_weight_2_2_reg_1797_reg[4]_i_1_n_6\,
      CO(2) => \y_weight_2_2_reg_1797_reg[4]_i_1_n_7\,
      CO(1) => \y_weight_2_2_reg_1797_reg[4]_i_1_n_8\,
      CO(0) => \y_weight_2_2_reg_1797_reg[4]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp8_reg_1782_reg[6]\(3 downto 0),
      O(3 downto 0) => y_weight_2_2_fu_1316_p2(7 downto 4),
      S(3 downto 0) => \tmp8_reg_1782_reg[6]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_read is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    rdata_valid : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \exitcond_flatten_reg_1587_reg[0]_0\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]_0\ : in STD_LOGIC;
    \gmem0_addr_reg_1655_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem0_addr_1_reg_1638_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    m_axi_gmem0_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    gmem0_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_read : entity is "sobel_filter_gmem0_m_axi_read";
end design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_read;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_read is
  signal \^arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \align_len_reg_n_6_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_6\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_7\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_9\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal buff_rdata_n_54 : STD_LOGIC;
  signal buff_rdata_n_55 : STD_LOGIC;
  signal buff_rdata_n_56 : STD_LOGIC;
  signal buff_rdata_n_57 : STD_LOGIC;
  signal buff_rdata_n_58 : STD_LOGIC;
  signal buff_rdata_n_59 : STD_LOGIC;
  signal buff_rdata_n_60 : STD_LOGIC;
  signal buff_rdata_n_61 : STD_LOGIC;
  signal buff_rdata_n_62 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \bus_wide_gen.data_buf01_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_6\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_n_7\ : STD_LOGIC;
  signal \end_addr_carry__6_n_8\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_6 : STD_LOGIC;
  signal end_addr_carry_i_2_n_6 : STD_LOGIC;
  signal end_addr_carry_i_3_n_6 : STD_LOGIC;
  signal end_addr_carry_i_4_n_6 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_7 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_6 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_n_9\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_6 : STD_LOGIC;
  signal first_sect_carry_i_2_n_6 : STD_LOGIC;
  signal first_sect_carry_i_3_n_6 : STD_LOGIC;
  signal first_sect_carry_i_4_n_6 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_8\ : STD_LOGIC;
  signal \last_sect_carry__0_n_9\ : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem0_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_11\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_12\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_13\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_12 : STD_LOGIC;
  signal p_0_out_carry_n_13 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal pout17_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_6 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_6\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[9]\ : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair97";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair90";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair122";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  ARLEN(3 downto 0) <= \^arlen\(3 downto 0);
  m_axi_gmem0_ARADDR(29 downto 0) <= \^m_axi_gmem0_araddr\(29 downto 0);
  m_axi_gmem0_ARVALID <= \^m_axi_gmem0_arvalid\;
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_6_[31]\,
      R => ap_rst_n_inv
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_6_[31]\,
      I1 => \start_addr_reg_n_6_[1]\,
      O => \beat_len_buf[1]_i_2_n_6\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_6_[31]\,
      I1 => \start_addr_reg_n_6_[0]\,
      O => \beat_len_buf[1]_i_3_n_6\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_6\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_7\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_8\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_6_[31]\,
      DI(0) => \align_len_reg_n_6_[31]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_6_[31]\,
      S(2) => \align_len_reg_n_6_[31]\,
      S(1) => \beat_len_buf[1]_i_2_n_6\,
      S(0) => \beat_len_buf[1]_i_3_n_6\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_6\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_6\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_7\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_8\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \align_len_reg_n_6_[31]\,
      S(2) => \align_len_reg_n_6_[31]\,
      S(1) => \align_len_reg_n_6_[31]\,
      S(0) => \align_len_reg_n_6_[31]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => ap_rst_n_inv
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_6\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_7\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_8\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \align_len_reg_n_6_[31]\,
      S(2) => \align_len_reg_n_6_[31]\,
      S(1) => \align_len_reg_n_6_[31]\,
      S(0) => \align_len_reg_n_6_[31]\
    );
buff_rdata: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_buffer__parameterized0\
     port map (
      D(6) => \p_0_out_carry__0_n_11\,
      D(5) => \p_0_out_carry__0_n_12\,
      D(4) => \p_0_out_carry__0_n_13\,
      D(3) => p_0_out_carry_n_10,
      D(2) => p_0_out_carry_n_11,
      D(1) => p_0_out_carry_n_12,
      D(0) => p_0_out_carry_n_13,
      DI(0) => usedw19_out,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_8,
      S(2) => buff_rdata_n_9,
      S(1) => buff_rdata_n_10,
      S(0) => buff_rdata_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[10]\ => buff_rdata_n_57,
      \bus_wide_gen.data_buf_reg[11]\ => buff_rdata_n_58,
      \bus_wide_gen.data_buf_reg[12]\ => buff_rdata_n_59,
      \bus_wide_gen.data_buf_reg[13]\ => buff_rdata_n_60,
      \bus_wide_gen.data_buf_reg[14]\ => buff_rdata_n_61,
      \bus_wide_gen.data_buf_reg[15]\ => buff_rdata_n_62,
      \bus_wide_gen.data_buf_reg[8]\ => buff_rdata_n_22,
      \bus_wide_gen.data_buf_reg[9]\ => buff_rdata_n_56,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      empty_n_reg_0(32) => data_pack(34),
      empty_n_reg_0(31) => buff_rdata_n_24,
      empty_n_reg_0(30) => buff_rdata_n_25,
      empty_n_reg_0(29) => buff_rdata_n_26,
      empty_n_reg_0(28) => buff_rdata_n_27,
      empty_n_reg_0(27) => buff_rdata_n_28,
      empty_n_reg_0(26) => buff_rdata_n_29,
      empty_n_reg_0(25) => buff_rdata_n_30,
      empty_n_reg_0(24) => buff_rdata_n_31,
      empty_n_reg_0(23) => buff_rdata_n_32,
      empty_n_reg_0(22) => buff_rdata_n_33,
      empty_n_reg_0(21) => buff_rdata_n_34,
      empty_n_reg_0(20) => buff_rdata_n_35,
      empty_n_reg_0(19) => buff_rdata_n_36,
      empty_n_reg_0(18) => buff_rdata_n_37,
      empty_n_reg_0(17) => buff_rdata_n_38,
      empty_n_reg_0(16) => buff_rdata_n_39,
      empty_n_reg_0(15) => buff_rdata_n_40,
      empty_n_reg_0(14) => buff_rdata_n_41,
      empty_n_reg_0(13) => buff_rdata_n_42,
      empty_n_reg_0(12) => buff_rdata_n_43,
      empty_n_reg_0(11) => buff_rdata_n_44,
      empty_n_reg_0(10) => buff_rdata_n_45,
      empty_n_reg_0(9) => buff_rdata_n_46,
      empty_n_reg_0(8) => buff_rdata_n_47,
      empty_n_reg_0(7) => buff_rdata_n_48,
      empty_n_reg_0(6) => buff_rdata_n_49,
      empty_n_reg_0(5) => buff_rdata_n_50,
      empty_n_reg_0(4) => buff_rdata_n_51,
      empty_n_reg_0(3) => buff_rdata_n_52,
      empty_n_reg_0(2) => buff_rdata_n_53,
      empty_n_reg_0(1) => buff_rdata_n_54,
      empty_n_reg_0(0) => buff_rdata_n_55,
      m_axi_gmem0_RLAST(32 downto 0) => m_axi_gmem0_RLAST(32 downto 0),
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      \q_reg[11]\(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      \usedw_reg[7]_0\(2) => buff_rdata_n_18,
      \usedw_reg[7]_0\(1) => buff_rdata_n_19,
      \usedw_reg[7]_0\(0) => buff_rdata_n_20
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_6_[24]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_6_[25]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_29,
      Q => \bus_wide_gen.data_buf_reg_n_6_[26]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_28,
      Q => \bus_wide_gen.data_buf_reg_n_6_[27]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_27,
      Q => \bus_wide_gen.data_buf_reg_n_6_[28]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_6_[29]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_6_[30]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_6_[31]\,
      R => \bus_wide_gen.fifo_burst_n_7\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_47\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_6_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo
     port map (
      D(23) => \bus_wide_gen.fifo_burst_n_10\,
      D(22) => \bus_wide_gen.fifo_burst_n_11\,
      D(21) => \bus_wide_gen.fifo_burst_n_12\,
      D(20) => \bus_wide_gen.fifo_burst_n_13\,
      D(19) => \bus_wide_gen.fifo_burst_n_14\,
      D(18) => \bus_wide_gen.fifo_burst_n_15\,
      D(17) => \bus_wide_gen.fifo_burst_n_16\,
      D(16) => \bus_wide_gen.fifo_burst_n_17\,
      D(15) => \bus_wide_gen.fifo_burst_n_18\,
      D(14) => \bus_wide_gen.fifo_burst_n_19\,
      D(13) => \bus_wide_gen.fifo_burst_n_20\,
      D(12) => \bus_wide_gen.fifo_burst_n_21\,
      D(11) => \bus_wide_gen.fifo_burst_n_22\,
      D(10) => \bus_wide_gen.fifo_burst_n_23\,
      D(9) => \bus_wide_gen.fifo_burst_n_24\,
      D(8) => \bus_wide_gen.fifo_burst_n_25\,
      D(7) => \bus_wide_gen.fifo_burst_n_26\,
      D(6) => \bus_wide_gen.fifo_burst_n_27\,
      D(5) => \bus_wide_gen.fifo_burst_n_28\,
      D(4) => \bus_wide_gen.fifo_burst_n_29\,
      D(3) => \bus_wide_gen.fifo_burst_n_30\,
      D(2) => \bus_wide_gen.fifo_burst_n_31\,
      D(1) => \bus_wide_gen.fifo_burst_n_32\,
      D(0) => \bus_wide_gen.fifo_burst_n_33\,
      Q(15) => \bus_wide_gen.data_buf_reg_n_6_[23]\,
      Q(14) => \bus_wide_gen.data_buf_reg_n_6_[22]\,
      Q(13) => \bus_wide_gen.data_buf_reg_n_6_[21]\,
      Q(12) => \bus_wide_gen.data_buf_reg_n_6_[20]\,
      Q(11) => \bus_wide_gen.data_buf_reg_n_6_[19]\,
      Q(10) => \bus_wide_gen.data_buf_reg_n_6_[18]\,
      Q(9) => \bus_wide_gen.data_buf_reg_n_6_[17]\,
      Q(8) => \bus_wide_gen.data_buf_reg_n_6_[16]\,
      Q(7) => \bus_wide_gen.data_buf_reg_n_6_[15]\,
      Q(6) => \bus_wide_gen.data_buf_reg_n_6_[14]\,
      Q(5) => \bus_wide_gen.data_buf_reg_n_6_[13]\,
      Q(4) => \bus_wide_gen.data_buf_reg_n_6_[12]\,
      Q(3) => \bus_wide_gen.data_buf_reg_n_6_[11]\,
      Q(2) => \bus_wide_gen.data_buf_reg_n_6_[10]\,
      Q(1) => \bus_wide_gen.data_buf_reg_n_6_[9]\,
      Q(0) => \bus_wide_gen.data_buf_reg_n_6_[8]\,
      SR(0) => \bus_wide_gen.fifo_burst_n_8\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf01_in\(7 downto 0) => \bus_wide_gen.data_buf01_in\(7 downto 0),
      \bus_wide_gen.data_buf1__0\ => \bus_wide_gen.data_buf1__0\,
      \bus_wide_gen.data_buf_reg[23]\(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      \bus_wide_gen.data_buf_reg[24]\ => \bus_wide_gen.fifo_burst_n_47\,
      \bus_wide_gen.data_buf_reg[24]_0\ => \bus_wide_gen.data_buf_reg_n_6_[24]\,
      \bus_wide_gen.data_buf_reg[25]\ => \bus_wide_gen.data_buf_reg_n_6_[25]\,
      \bus_wide_gen.data_buf_reg[26]\ => \bus_wide_gen.data_buf_reg_n_6_[26]\,
      \bus_wide_gen.data_buf_reg[27]\ => \bus_wide_gen.data_buf_reg_n_6_[27]\,
      \bus_wide_gen.data_buf_reg[28]\ => \bus_wide_gen.data_buf_reg_n_6_[28]\,
      \bus_wide_gen.data_buf_reg[29]\ => \bus_wide_gen.data_buf_reg_n_6_[29]\,
      \bus_wide_gen.data_buf_reg[30]\ => \bus_wide_gen.data_buf_reg_n_6_[30]\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_7\,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.data_buf_reg_n_6_[31]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[1]\ => fifo_rctl_n_17,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_49\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_6\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_42\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_6_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_41\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_6_[1]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^m_axi_gmem0_arvalid\,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_48\,
      \could_multi_bursts.arlen_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_39\,
      \could_multi_bursts.arlen_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_40\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_6\,
      data_vld_reg_0 => fifo_rctl_n_7,
      \dout_buf_reg[16]\ => buff_rdata_n_22,
      \dout_buf_reg[17]\ => buff_rdata_n_56,
      \dout_buf_reg[18]\ => buff_rdata_n_57,
      \dout_buf_reg[19]\ => buff_rdata_n_58,
      \dout_buf_reg[20]\ => buff_rdata_n_59,
      \dout_buf_reg[21]\ => buff_rdata_n_60,
      \dout_buf_reg[22]\ => buff_rdata_n_61,
      \dout_buf_reg[23]\ => buff_rdata_n_62,
      \dout_buf_reg[34]\(32) => data_pack(34),
      \dout_buf_reg[34]\(31) => buff_rdata_n_24,
      \dout_buf_reg[34]\(30) => buff_rdata_n_25,
      \dout_buf_reg[34]\(29) => buff_rdata_n_26,
      \dout_buf_reg[34]\(28) => buff_rdata_n_27,
      \dout_buf_reg[34]\(27) => buff_rdata_n_28,
      \dout_buf_reg[34]\(26) => buff_rdata_n_29,
      \dout_buf_reg[34]\(25) => buff_rdata_n_30,
      \dout_buf_reg[34]\(24) => buff_rdata_n_31,
      \dout_buf_reg[34]\(23) => buff_rdata_n_32,
      \dout_buf_reg[34]\(22) => buff_rdata_n_33,
      \dout_buf_reg[34]\(21) => buff_rdata_n_34,
      \dout_buf_reg[34]\(20) => buff_rdata_n_35,
      \dout_buf_reg[34]\(19) => buff_rdata_n_36,
      \dout_buf_reg[34]\(18) => buff_rdata_n_37,
      \dout_buf_reg[34]\(17) => buff_rdata_n_38,
      \dout_buf_reg[34]\(16) => buff_rdata_n_39,
      \dout_buf_reg[34]\(15) => buff_rdata_n_40,
      \dout_buf_reg[34]\(14) => buff_rdata_n_41,
      \dout_buf_reg[34]\(13) => buff_rdata_n_42,
      \dout_buf_reg[34]\(12) => buff_rdata_n_43,
      \dout_buf_reg[34]\(11) => buff_rdata_n_44,
      \dout_buf_reg[34]\(10) => buff_rdata_n_45,
      \dout_buf_reg[34]\(9) => buff_rdata_n_46,
      \dout_buf_reg[34]\(8) => buff_rdata_n_47,
      \dout_buf_reg[34]\(7) => buff_rdata_n_48,
      \dout_buf_reg[34]\(6) => buff_rdata_n_49,
      \dout_buf_reg[34]\(5) => buff_rdata_n_50,
      \dout_buf_reg[34]\(4) => buff_rdata_n_51,
      \dout_buf_reg[34]\(3) => buff_rdata_n_52,
      \dout_buf_reg[34]\(2) => buff_rdata_n_53,
      \dout_buf_reg[34]\(1) => buff_rdata_n_54,
      \dout_buf_reg[34]\(0) => buff_rdata_n_55,
      empty_n_reg_0 => fifo_rctl_n_8,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      pout17_out => pout17_out,
      push => push,
      rdata_ack_t => rdata_ack_t,
      \sect_addr_buf_reg[1]\(1) => \sect_addr_buf_reg_n_6_[1]\,
      \sect_addr_buf_reg[1]\(0) => \sect_addr_buf_reg_n_6_[0]\,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_6_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_6_[1]\,
      \sect_len_buf_reg[9]\(9) => \sect_len_buf_reg_n_6_[9]\,
      \sect_len_buf_reg[9]\(8) => \sect_len_buf_reg_n_6_[8]\,
      \sect_len_buf_reg[9]\(7) => \sect_len_buf_reg_n_6_[7]\,
      \sect_len_buf_reg[9]\(6) => \sect_len_buf_reg_n_6_[6]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_6_[5]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_6_[4]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_6_[3]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_6_[2]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_6_[1]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_6_[0]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      I5 => \bus_wide_gen.len_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_6\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_5_n_6\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      I2 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_6\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_8\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_49\,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_6\,
      R => ap_rst_n_inv
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_6_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_6_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_16,
      Q => \^m_axi_gmem0_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(2),
      I1 => \^arlen\(2),
      I2 => \^arlen\(1),
      I3 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_6\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(1),
      I1 => \^arlen\(1),
      I2 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_6\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(0),
      I1 => \^arlen\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_6\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(4),
      I1 => \^arlen\(2),
      I2 => \^arlen\(0),
      I3 => \^arlen\(1),
      I4 => \^arlen\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_6\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem0_araddr\(3),
      I1 => \^arlen\(3),
      I2 => \^arlen\(2),
      I3 => \^arlen\(0),
      I4 => \^arlen\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_6\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_48\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem0_araddr\(8),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem0_araddr\(9),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem0_araddr\(10),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem0_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem0_araddr\(11),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem0_araddr\(12),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem0_araddr\(13),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem0_araddr\(14),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem0_araddr\(15),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem0_araddr\(16),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem0_araddr\(17),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem0_araddr\(18),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem0_araddr\(19),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem0_araddr\(20),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem0_araddr\(21),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem0_araddr\(22),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem0_araddr\(23),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem0_araddr\(24),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem0_araddr\(25),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem0_araddr\(26),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem0_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem0_araddr\(27),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem0_araddr\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem0_araddr\(28),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem0_araddr\(29),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem0_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem0_araddr\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem0_araddr\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem0_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_6\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_6\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_6\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem0_araddr\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem0_araddr\(4),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem0_araddr\(5),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem0_araddr\(6),
      R => ap_rst_n_inv
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem0_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem0_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_6\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_6\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem0_araddr\(7),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^arlen\(0),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^arlen\(1),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^arlen\(2),
      R => ap_rst_n_inv
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^arlen\(3),
      R => ap_rst_n_inv
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_9
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_9
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_9
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_9
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_9
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_9
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_13,
      Q => \could_multi_bursts.sect_handling_reg_n_6\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_6_[10]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_6_[11]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_6_[3]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_6_[4]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_6_[5]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_6_[6]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_6_[7]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_6_[8]\,
      R => ap_rst_n_inv
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_6_[9]\,
      R => ap_rst_n_inv
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_6,
      CO(2) => end_addr_carry_n_7,
      CO(1) => end_addr_carry_n_8,
      CO(0) => end_addr_carry_n_9,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[3]\,
      DI(2) => \start_addr_reg_n_6_[2]\,
      DI(1) => \start_addr_reg_n_6_[1]\,
      DI(0) => \start_addr_reg_n_6_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => end_addr_carry_i_1_n_6,
      S(2) => end_addr_carry_i_2_n_6,
      S(1) => end_addr_carry_i_3_n_6,
      S(0) => end_addr_carry_i_4_n_6
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_6,
      CO(3) => \end_addr_carry__0_n_6\,
      CO(2) => \end_addr_carry__0_n_7\,
      CO(1) => \end_addr_carry__0_n_8\,
      CO(0) => \end_addr_carry__0_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[7]\,
      DI(2) => \start_addr_reg_n_6_[6]\,
      DI(1) => \start_addr_reg_n_6_[5]\,
      DI(0) => \start_addr_reg_n_6_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1_n_6\,
      S(2) => \end_addr_carry__0_i_2_n_6\,
      S(1) => \end_addr_carry__0_i_3_n_6\,
      S(0) => \end_addr_carry__0_i_4_n_6\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[7]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__0_i_1_n_6\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[6]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__0_i_2_n_6\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[5]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__0_i_3_n_6\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[4]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__0_i_4_n_6\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_6\,
      CO(3) => \end_addr_carry__1_n_6\,
      CO(2) => \end_addr_carry__1_n_7\,
      CO(1) => \end_addr_carry__1_n_8\,
      CO(0) => \end_addr_carry__1_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[11]\,
      DI(2) => \start_addr_reg_n_6_[10]\,
      DI(1) => \start_addr_reg_n_6_[9]\,
      DI(0) => \start_addr_reg_n_6_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1_n_6\,
      S(2) => \end_addr_carry__1_i_2_n_6\,
      S(1) => \end_addr_carry__1_i_3_n_6\,
      S(0) => \end_addr_carry__1_i_4_n_6\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[11]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__1_i_1_n_6\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[10]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__1_i_2_n_6\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[9]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__1_i_3_n_6\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[8]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__1_i_4_n_6\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_6\,
      CO(3) => \end_addr_carry__2_n_6\,
      CO(2) => \end_addr_carry__2_n_7\,
      CO(1) => \end_addr_carry__2_n_8\,
      CO(0) => \end_addr_carry__2_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[15]\,
      DI(2) => \start_addr_reg_n_6_[14]\,
      DI(1) => \start_addr_reg_n_6_[13]\,
      DI(0) => \start_addr_reg_n_6_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1_n_6\,
      S(2) => \end_addr_carry__2_i_2_n_6\,
      S(1) => \end_addr_carry__2_i_3_n_6\,
      S(0) => \end_addr_carry__2_i_4_n_6\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[15]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__2_i_1_n_6\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[14]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__2_i_2_n_6\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[13]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__2_i_3_n_6\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[12]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__2_i_4_n_6\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_6\,
      CO(3) => \end_addr_carry__3_n_6\,
      CO(2) => \end_addr_carry__3_n_7\,
      CO(1) => \end_addr_carry__3_n_8\,
      CO(0) => \end_addr_carry__3_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[19]\,
      DI(2) => \start_addr_reg_n_6_[18]\,
      DI(1) => \start_addr_reg_n_6_[17]\,
      DI(0) => \start_addr_reg_n_6_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1_n_6\,
      S(2) => \end_addr_carry__3_i_2_n_6\,
      S(1) => \end_addr_carry__3_i_3_n_6\,
      S(0) => \end_addr_carry__3_i_4_n_6\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[19]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__3_i_1_n_6\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[18]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__3_i_2_n_6\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[17]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__3_i_3_n_6\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[16]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__3_i_4_n_6\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_6\,
      CO(3) => \end_addr_carry__4_n_6\,
      CO(2) => \end_addr_carry__4_n_7\,
      CO(1) => \end_addr_carry__4_n_8\,
      CO(0) => \end_addr_carry__4_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[23]\,
      DI(2) => \start_addr_reg_n_6_[22]\,
      DI(1) => \start_addr_reg_n_6_[21]\,
      DI(0) => \start_addr_reg_n_6_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1_n_6\,
      S(2) => \end_addr_carry__4_i_2_n_6\,
      S(1) => \end_addr_carry__4_i_3_n_6\,
      S(0) => \end_addr_carry__4_i_4_n_6\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[23]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_1_n_6\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[22]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_2_n_6\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[21]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_3_n_6\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[20]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_4_n_6\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_6\,
      CO(3) => \end_addr_carry__5_n_6\,
      CO(2) => \end_addr_carry__5_n_7\,
      CO(1) => \end_addr_carry__5_n_8\,
      CO(0) => \end_addr_carry__5_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[27]\,
      DI(2) => \start_addr_reg_n_6_[26]\,
      DI(1) => \start_addr_reg_n_6_[25]\,
      DI(0) => \start_addr_reg_n_6_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1_n_6\,
      S(2) => \end_addr_carry__5_i_2_n_6\,
      S(1) => \end_addr_carry__5_i_3_n_6\,
      S(0) => \end_addr_carry__5_i_4_n_6\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[27]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_1_n_6\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[26]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_2_n_6\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[25]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_3_n_6\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[24]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_4_n_6\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_6\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_7\,
      CO(1) => \end_addr_carry__6_n_8\,
      CO(0) => \end_addr_carry__6_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_6_[30]\,
      DI(1) => \start_addr_reg_n_6_[29]\,
      DI(0) => \start_addr_reg_n_6_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1_n_6\,
      S(2) => \end_addr_carry__6_i_2_n_6\,
      S(1) => \end_addr_carry__6_i_3_n_6\,
      S(0) => \end_addr_carry__6_i_4_n_6\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[31]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_1_n_6\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[30]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_2_n_6\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[29]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_3_n_6\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[28]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_4_n_6\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[3]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => end_addr_carry_i_1_n_6
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[2]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => end_addr_carry_i_2_n_6
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[1]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => end_addr_carry_i_3_n_6
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[0]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => end_addr_carry_i_4_n_6
    );
fifo_rctl: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized1\
     port map (
      CO(0) => first_sect,
      E(0) => align_len,
      Q(1) => \end_addr_buf_reg_n_6_[1]\,
      Q(0) => \end_addr_buf_reg_n_6_[0]\,
      SR(0) => fifo_rctl_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\ => fifo_rctl_n_17,
      \bus_wide_gen.len_cnt_reg[3]\(3 downto 0) => \bus_wide_gen.len_cnt_reg__0\(3 downto 0),
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_16,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem0_arvalid\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_13,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_6\,
      data_vld_reg_0 => fifo_rctl_n_7,
      \dout_buf_reg[34]\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_8,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_6,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      p_20_in => p_20_in,
      pop0 => pop0,
      pout17_out => pout17_out,
      push => push,
      rreq_handling_reg => fifo_rctl_n_20,
      rreq_handling_reg_0 => rreq_handling_reg_n_6,
      \sect_addr_buf_reg[0]\(0) => fifo_rctl_n_11,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_end_buf_reg[0]\ => fifo_rctl_n_15,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_6_[0]\,
      \sect_end_buf_reg[1]\ => fifo_rctl_n_14,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_6_[1]\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_40\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_39\
    );
fifo_rreq: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_fifo__parameterized0\
     port map (
      D(19) => fifo_rreq_n_9,
      D(18) => fifo_rreq_n_10,
      D(17) => fifo_rreq_n_11,
      D(16) => fifo_rreq_n_12,
      D(15) => fifo_rreq_n_13,
      D(14) => fifo_rreq_n_14,
      D(13) => fifo_rreq_n_15,
      D(12) => fifo_rreq_n_16,
      D(11) => fifo_rreq_n_17,
      D(10) => fifo_rreq_n_18,
      D(9) => fifo_rreq_n_19,
      D(8) => fifo_rreq_n_20,
      D(7) => fifo_rreq_n_21,
      D(6) => fifo_rreq_n_22,
      D(5) => fifo_rreq_n_23,
      D(4) => fifo_rreq_n_24,
      D(3) => fifo_rreq_n_25,
      D(2) => fifo_rreq_n_26,
      D(1) => fifo_rreq_n_27,
      D(0) => fifo_rreq_n_28,
      E(0) => fifo_rreq_n_38,
      Q(19) => \start_addr_reg_n_6_[31]\,
      Q(18) => \start_addr_reg_n_6_[30]\,
      Q(17) => \start_addr_reg_n_6_[29]\,
      Q(16) => \start_addr_reg_n_6_[28]\,
      Q(15) => \start_addr_reg_n_6_[27]\,
      Q(14) => \start_addr_reg_n_6_[26]\,
      Q(13) => \start_addr_reg_n_6_[25]\,
      Q(12) => \start_addr_reg_n_6_[24]\,
      Q(11) => \start_addr_reg_n_6_[23]\,
      Q(10) => \start_addr_reg_n_6_[22]\,
      Q(9) => \start_addr_reg_n_6_[21]\,
      Q(8) => \start_addr_reg_n_6_[20]\,
      Q(7) => \start_addr_reg_n_6_[19]\,
      Q(6) => \start_addr_reg_n_6_[18]\,
      Q(5) => \start_addr_reg_n_6_[17]\,
      Q(4) => \start_addr_reg_n_6_[16]\,
      Q(3) => \start_addr_reg_n_6_[15]\,
      Q(2) => \start_addr_reg_n_6_[14]\,
      Q(1) => \start_addr_reg_n_6_[13]\,
      Q(0) => \start_addr_reg_n_6_[12]\,
      S(3) => fifo_rreq_n_29,
      S(2) => fifo_rreq_n_30,
      S(1) => fifo_rreq_n_31,
      S(0) => fifo_rreq_n_32,
      align_len0(0) => align_len0(31),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_33,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_34,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_35,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_6,
      invalid_len_event0 => invalid_len_event0,
      next_rreq => next_rreq,
      p_20_in => p_20_in,
      pop0 => pop0,
      rreq_handling_reg => rreq_handling_reg_n_6,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_6_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_6_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_6_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_6_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_6_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_6_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_6_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_6_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_6_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_6_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_6_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_6_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_6_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_6_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_6_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_6_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_6_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_6_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_6_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_6_[0]\,
      \start_addr_reg[31]\(31) => fifo_rreq_n_39,
      \start_addr_reg[31]\(30) => fifo_rreq_n_40,
      \start_addr_reg[31]\(29) => fifo_rreq_n_41,
      \start_addr_reg[31]\(28) => fifo_rreq_n_42,
      \start_addr_reg[31]\(27) => fifo_rreq_n_43,
      \start_addr_reg[31]\(26) => fifo_rreq_n_44,
      \start_addr_reg[31]\(25) => fifo_rreq_n_45,
      \start_addr_reg[31]\(24) => fifo_rreq_n_46,
      \start_addr_reg[31]\(23) => fifo_rreq_n_47,
      \start_addr_reg[31]\(22) => fifo_rreq_n_48,
      \start_addr_reg[31]\(21) => fifo_rreq_n_49,
      \start_addr_reg[31]\(20) => fifo_rreq_n_50,
      \start_addr_reg[31]\(19) => fifo_rreq_n_51,
      \start_addr_reg[31]\(18) => fifo_rreq_n_52,
      \start_addr_reg[31]\(17) => fifo_rreq_n_53,
      \start_addr_reg[31]\(16) => fifo_rreq_n_54,
      \start_addr_reg[31]\(15) => fifo_rreq_n_55,
      \start_addr_reg[31]\(14) => fifo_rreq_n_56,
      \start_addr_reg[31]\(13) => fifo_rreq_n_57,
      \start_addr_reg[31]\(12) => fifo_rreq_n_58,
      \start_addr_reg[31]\(11) => fifo_rreq_n_59,
      \start_addr_reg[31]\(10) => fifo_rreq_n_60,
      \start_addr_reg[31]\(9) => fifo_rreq_n_61,
      \start_addr_reg[31]\(8) => fifo_rreq_n_62,
      \start_addr_reg[31]\(7) => fifo_rreq_n_63,
      \start_addr_reg[31]\(6) => fifo_rreq_n_64,
      \start_addr_reg[31]\(5) => fifo_rreq_n_65,
      \start_addr_reg[31]\(4) => fifo_rreq_n_66,
      \start_addr_reg[31]\(3) => fifo_rreq_n_67,
      \start_addr_reg[31]\(2) => fifo_rreq_n_68,
      \start_addr_reg[31]\(1) => fifo_rreq_n_69,
      \start_addr_reg[31]\(0) => fifo_rreq_n_70,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_6,
      R => ap_rst_n_inv
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_6,
      CO(2) => first_sect_carry_n_7,
      CO(1) => first_sect_carry_n_8,
      CO(0) => first_sect_carry_n_9,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_6,
      S(2) => first_sect_carry_i_2_n_6,
      S(1) => first_sect_carry_i_3_n_6,
      S(0) => first_sect_carry_i_4_n_6
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_6,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_8\,
      CO(0) => \first_sect_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_6\,
      S(1) => \first_sect_carry__0_i_2_n_6\,
      S(0) => \first_sect_carry__0_i_3_n_6\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[18]\,
      I1 => p_0_in_0(18),
      I2 => p_0_in_0(19),
      I3 => \sect_cnt_reg_n_6_[19]\,
      O => \first_sect_carry__0_i_1_n_6\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[16]\,
      I1 => p_0_in_0(16),
      I2 => \sect_cnt_reg_n_6_[15]\,
      I3 => p_0_in_0(15),
      I4 => \sect_cnt_reg_n_6_[17]\,
      I5 => p_0_in_0(17),
      O => \first_sect_carry__0_i_2_n_6\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[13]\,
      I1 => p_0_in_0(13),
      I2 => \sect_cnt_reg_n_6_[12]\,
      I3 => p_0_in_0(12),
      I4 => \sect_cnt_reg_n_6_[14]\,
      I5 => p_0_in_0(14),
      O => \first_sect_carry__0_i_3_n_6\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[10]\,
      I1 => p_0_in_0(10),
      I2 => \sect_cnt_reg_n_6_[9]\,
      I3 => p_0_in_0(9),
      I4 => \sect_cnt_reg_n_6_[11]\,
      I5 => p_0_in_0(11),
      O => first_sect_carry_i_1_n_6
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[7]\,
      I1 => p_0_in_0(7),
      I2 => \sect_cnt_reg_n_6_[6]\,
      I3 => p_0_in_0(6),
      I4 => \sect_cnt_reg_n_6_[8]\,
      I5 => p_0_in_0(8),
      O => first_sect_carry_i_2_n_6
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[4]\,
      I1 => p_0_in_0(4),
      I2 => \sect_cnt_reg_n_6_[3]\,
      I3 => p_0_in_0(3),
      I4 => \sect_cnt_reg_n_6_[5]\,
      I5 => p_0_in_0(5),
      O => first_sect_carry_i_3_n_6
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[1]\,
      I1 => p_0_in_0(1),
      I2 => \sect_cnt_reg_n_6_[0]\,
      I3 => p_0_in_0(0),
      I4 => \sect_cnt_reg_n_6_[2]\,
      I5 => p_0_in_0(2),
      O => first_sect_carry_i_4_n_6
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => ap_rst_n_inv
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => ap_rst_n_inv
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => ap_rst_n_inv
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_6,
      CO(2) => last_sect_carry_n_7,
      CO(1) => last_sect_carry_n_8,
      CO(0) => last_sect_carry_n_9,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_29,
      S(2) => fifo_rreq_n_30,
      S(1) => fifo_rreq_n_31,
      S(0) => fifo_rreq_n_32
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_6,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_8\,
      CO(0) => \last_sect_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_33,
      S(1) => fifo_rreq_n_34,
      S(0) => fifo_rreq_n_35
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_6,
      CO(2) => p_0_out_carry_n_7,
      CO(1) => p_0_out_carry_n_8,
      CO(0) => p_0_out_carry_n_9,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => usedw19_out,
      O(3) => p_0_out_carry_n_10,
      O(2) => p_0_out_carry_n_11,
      O(1) => p_0_out_carry_n_12,
      O(0) => p_0_out_carry_n_13,
      S(3) => buff_rdata_n_8,
      S(2) => buff_rdata_n_9,
      S(1) => buff_rdata_n_10,
      S(0) => buff_rdata_n_11
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_6,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_8\,
      CO(0) => \p_0_out_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_11\,
      O(1) => \p_0_out_carry__0_n_12\,
      O(0) => \p_0_out_carry__0_n_13\,
      S(3) => '0',
      S(2) => buff_rdata_n_18,
      S(1) => buff_rdata_n_19,
      S(0) => buff_rdata_n_20
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_20,
      Q => rreq_handling_reg_n_6,
      R => ap_rst_n_inv
    );
rs_rdata: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice__parameterized0\
     port map (
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(0) => Q(2),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.data_buf_reg[7]\(7) => \bus_wide_gen.data_buf_reg_n_6_[7]\,
      \bus_wide_gen.data_buf_reg[7]\(6) => \bus_wide_gen.data_buf_reg_n_6_[6]\,
      \bus_wide_gen.data_buf_reg[7]\(5) => \bus_wide_gen.data_buf_reg_n_6_[5]\,
      \bus_wide_gen.data_buf_reg[7]\(4) => \bus_wide_gen.data_buf_reg_n_6_[4]\,
      \bus_wide_gen.data_buf_reg[7]\(3) => \bus_wide_gen.data_buf_reg_n_6_[3]\,
      \bus_wide_gen.data_buf_reg[7]\(2) => \bus_wide_gen.data_buf_reg_n_6_[2]\,
      \bus_wide_gen.data_buf_reg[7]\(1) => \bus_wide_gen.data_buf_reg_n_6_[1]\,
      \bus_wide_gen.data_buf_reg[7]\(0) => \bus_wide_gen.data_buf_reg_n_6_[0]\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_6\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg[0]_0\,
      gmem0_RREADY => gmem0_RREADY,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      rdata_ack_t => rdata_ack_t,
      \state_reg[0]_0\(0) => rdata_valid,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\
    );
rs_rreq: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice_3
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_reg_ioackin_gmem0_ARREADY => ap_reg_ioackin_gmem0_ARREADY,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg[0]\,
      \exitcond_flatten_reg_1587_reg[0]_0\ => \exitcond_flatten_reg_1587_reg[0]_0\,
      \gmem0_addr_1_reg_1638_reg[31]\(31 downto 0) => \gmem0_addr_1_reg_1638_reg[31]\(31 downto 0),
      \gmem0_addr_reg_1655_reg[31]\(31 downto 0) => \gmem0_addr_reg_1655_reg[31]\(31 downto 0),
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg[0]\,
      \q_reg[31]\(31 downto 0) => rs2f_rreq_data(31 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \state_reg[0]_0\(0) => rs2f_rreq_valid,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg[0]\,
      \tmp_1_mid2_reg_1603_reg[0]_0\ => \tmp_1_mid2_reg_1603_reg[0]_0\
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_0(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_6_[0]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_6_[10]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_6_[11]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_6_[12]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_6_[13]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_6_[14]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_6_[15]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_6_[16]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_6_[17]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_6_[18]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_6_[19]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_6_[1]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_6_[20]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_6_[21]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_6_[22]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_6_[23]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_6_[24]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_6_[25]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_6_[26]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_6_[27]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_6_[28]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_6_[29]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_6_[2]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_6_[30]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_6_[31]\,
      R => ap_rst_n_inv
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_6_[3]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_6_[4]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_6_[5]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_6_[6]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_6_[7]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_6_[8]\,
      R => fifo_rctl_n_11
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_6_[9]\,
      R => fifo_rctl_n_11
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_6,
      CO(2) => sect_cnt0_carry_n_7,
      CO(1) => sect_cnt0_carry_n_8,
      CO(0) => sect_cnt0_carry_n_9,
      CYINIT => \sect_cnt_reg_n_6_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_6_[4]\,
      S(2) => \sect_cnt_reg_n_6_[3]\,
      S(1) => \sect_cnt_reg_n_6_[2]\,
      S(0) => \sect_cnt_reg_n_6_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_6,
      CO(3) => \sect_cnt0_carry__0_n_6\,
      CO(2) => \sect_cnt0_carry__0_n_7\,
      CO(1) => \sect_cnt0_carry__0_n_8\,
      CO(0) => \sect_cnt0_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_6_[8]\,
      S(2) => \sect_cnt_reg_n_6_[7]\,
      S(1) => \sect_cnt_reg_n_6_[6]\,
      S(0) => \sect_cnt_reg_n_6_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_6\,
      CO(3) => \sect_cnt0_carry__1_n_6\,
      CO(2) => \sect_cnt0_carry__1_n_7\,
      CO(1) => \sect_cnt0_carry__1_n_8\,
      CO(0) => \sect_cnt0_carry__1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_6_[12]\,
      S(2) => \sect_cnt_reg_n_6_[11]\,
      S(1) => \sect_cnt_reg_n_6_[10]\,
      S(0) => \sect_cnt_reg_n_6_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_6\,
      CO(3) => \sect_cnt0_carry__2_n_6\,
      CO(2) => \sect_cnt0_carry__2_n_7\,
      CO(1) => \sect_cnt0_carry__2_n_8\,
      CO(0) => \sect_cnt0_carry__2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_6_[16]\,
      S(2) => \sect_cnt_reg_n_6_[15]\,
      S(1) => \sect_cnt_reg_n_6_[14]\,
      S(0) => \sect_cnt_reg_n_6_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_6\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_8\,
      CO(0) => \sect_cnt0_carry__3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_6_[19]\,
      S(1) => \sect_cnt_reg_n_6_[18]\,
      S(0) => \sect_cnt_reg_n_6_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_28,
      Q => \sect_cnt_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_6_[10]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_6_[11]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_6_[12]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_6_[13]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_6_[14]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_6_[15]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_6_[16]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_6_[17]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_6_[18]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_6_[19]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_27,
      Q => \sect_cnt_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_26,
      Q => \sect_cnt_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_25,
      Q => \sect_cnt_reg_n_6_[3]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_6_[4]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_6_[5]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_6_[6]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_6_[7]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_6_[8]\,
      R => ap_rst_n_inv
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_38,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_6_[9]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_15,
      Q => \sect_end_buf_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_14,
      Q => \sect_end_buf_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => \start_addr_buf_reg_n_6_[2]\,
      I2 => \end_addr_buf_reg_n_6_[2]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_6\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(1),
      I1 => \start_addr_buf_reg_n_6_[3]\,
      I2 => \end_addr_buf_reg_n_6_[3]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_6\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(2),
      I1 => \start_addr_buf_reg_n_6_[4]\,
      I2 => \end_addr_buf_reg_n_6_[4]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_6\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(3),
      I1 => \start_addr_buf_reg_n_6_[5]\,
      I2 => \end_addr_buf_reg_n_6_[5]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_6\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(4),
      I1 => \start_addr_buf_reg_n_6_[6]\,
      I2 => \end_addr_buf_reg_n_6_[6]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_6\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(5),
      I1 => \start_addr_buf_reg_n_6_[7]\,
      I2 => \end_addr_buf_reg_n_6_[7]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_6\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(6),
      I1 => \start_addr_buf_reg_n_6_[8]\,
      I2 => \end_addr_buf_reg_n_6_[8]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_6\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => \start_addr_buf_reg_n_6_[9]\,
      I2 => \end_addr_buf_reg_n_6_[9]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_6\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => \start_addr_buf_reg_n_6_[10]\,
      I2 => \end_addr_buf_reg_n_6_[10]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_6\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAF033FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => \start_addr_buf_reg_n_6_[11]\,
      I2 => \end_addr_buf_reg_n_6_[11]\,
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_6\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[0]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[1]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[2]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[3]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[3]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[4]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[4]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[5]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[5]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[6]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[6]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[7]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[7]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[8]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[8]\,
      R => ap_rst_n_inv
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \sect_len_buf[9]_i_2_n_6\,
      Q => \sect_len_buf_reg_n_6_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[0]\,
      Q => \start_addr_buf_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[10]\,
      Q => \start_addr_buf_reg_n_6_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[11]\,
      Q => \start_addr_buf_reg_n_6_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[12]\,
      Q => p_0_in_0(0),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[13]\,
      Q => p_0_in_0(1),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[14]\,
      Q => p_0_in_0(2),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[15]\,
      Q => p_0_in_0(3),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[16]\,
      Q => p_0_in_0(4),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[17]\,
      Q => p_0_in_0(5),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[18]\,
      Q => p_0_in_0(6),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[19]\,
      Q => p_0_in_0(7),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[1]\,
      Q => \start_addr_buf_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[20]\,
      Q => p_0_in_0(8),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[21]\,
      Q => p_0_in_0(9),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[22]\,
      Q => p_0_in_0(10),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[23]\,
      Q => p_0_in_0(11),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[24]\,
      Q => p_0_in_0(12),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[25]\,
      Q => p_0_in_0(13),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[26]\,
      Q => p_0_in_0(14),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[27]\,
      Q => p_0_in_0(15),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[28]\,
      Q => p_0_in_0(16),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[29]\,
      Q => p_0_in_0(17),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[2]\,
      Q => \start_addr_buf_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[30]\,
      Q => p_0_in_0(18),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[31]\,
      Q => p_0_in_0(19),
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[3]\,
      Q => \start_addr_buf_reg_n_6_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[4]\,
      Q => \start_addr_buf_reg_n_6_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[5]\,
      Q => \start_addr_buf_reg_n_6_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[6]\,
      Q => \start_addr_buf_reg_n_6_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[7]\,
      Q => \start_addr_buf_reg_n_6_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[8]\,
      Q => \start_addr_buf_reg_n_6_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[9]\,
      Q => \start_addr_buf_reg_n_6_[9]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_70,
      Q => \start_addr_reg_n_6_[0]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_6_[10]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_6_[11]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_6_[12]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_6_[13]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_6_[14]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_6_[15]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_6_[16]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_6_[17]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_6_[18]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_6_[19]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_69,
      Q => \start_addr_reg_n_6_[1]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_6_[20]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_6_[21]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_6_[22]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_6_[23]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_6_[24]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_6_[25]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_6_[26]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_6_[27]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_6_[28]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_6_[29]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_68,
      Q => \start_addr_reg_n_6_[2]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_6_[30]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_6_[31]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_67,
      Q => \start_addr_reg_n_6_[3]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_66,
      Q => \start_addr_reg_n_6_[4]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_6_[5]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_6_[6]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_6_[7]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_6_[8]\,
      R => ap_rst_n_inv
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_6_[9]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_write is
  port (
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_write : entity is "sobel_filter_gmem0_m_axi_write";
end design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_write;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_write is
begin
rs_wreq: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_reg_slice
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_read is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    gmem1_ARREADY : out STD_LOGIC;
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg : out STD_LOGIC;
    ap_block_pp5_stage0_11001 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \val_reg_1903_reg[0]\ : out STD_LOGIC;
    i5_reg_4330 : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    \gmem1_addr_6_reg_1887_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ : out STD_LOGIC;
    \exitcond1_reg_1894_reg[0]\ : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_gmem1_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    exitcond1_fu_1532_p2 : in STD_LOGIC;
    ap_enable_reg_pp5_iter0 : in STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \val_reg_1903_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    edge_val_1_i_reg_1787 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_gmem1_WREADY_reg_0 : in STD_LOGIC;
    edge_val_1_i1_reg_1813 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_gmem1_WREADY_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond1_reg_1894_reg[0]_0\ : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \tmp_10_reg_1818_reg[0]\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg_2 : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    tmp_cast1_reg_1562 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_read : entity is "sobel_filter_gmem1_m_axi_read";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_read;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_read is
  signal align_len : STD_LOGIC;
  signal \align_len0_carry__0_n_10\ : STD_LOGIC;
  signal \align_len0_carry__0_n_11\ : STD_LOGIC;
  signal \align_len0_carry__0_n_12\ : STD_LOGIC;
  signal \align_len0_carry__0_n_13\ : STD_LOGIC;
  signal \align_len0_carry__0_n_6\ : STD_LOGIC;
  signal \align_len0_carry__0_n_7\ : STD_LOGIC;
  signal \align_len0_carry__0_n_8\ : STD_LOGIC;
  signal \align_len0_carry__0_n_9\ : STD_LOGIC;
  signal \align_len0_carry__1_n_10\ : STD_LOGIC;
  signal \align_len0_carry__1_n_11\ : STD_LOGIC;
  signal \align_len0_carry__1_n_12\ : STD_LOGIC;
  signal \align_len0_carry__1_n_13\ : STD_LOGIC;
  signal \align_len0_carry__1_n_6\ : STD_LOGIC;
  signal \align_len0_carry__1_n_7\ : STD_LOGIC;
  signal \align_len0_carry__1_n_8\ : STD_LOGIC;
  signal \align_len0_carry__1_n_9\ : STD_LOGIC;
  signal \align_len0_carry__2_n_13\ : STD_LOGIC;
  signal align_len0_carry_n_10 : STD_LOGIC;
  signal align_len0_carry_n_11 : STD_LOGIC;
  signal align_len0_carry_n_12 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal align_len0_carry_n_8 : STD_LOGIC;
  signal align_len0_carry_n_9 : STD_LOGIC;
  signal \align_len_reg_n_6_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[16]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[17]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[18]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[19]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[20]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[21]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[22]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_6\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_12\ : STD_LOGIC;
  signal \end_addr_carry__0_n_13\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_12\ : STD_LOGIC;
  signal \end_addr_carry__1_n_13\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_12\ : STD_LOGIC;
  signal \end_addr_carry__2_n_13\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_10\ : STD_LOGIC;
  signal \end_addr_carry__3_n_11\ : STD_LOGIC;
  signal \end_addr_carry__3_n_12\ : STD_LOGIC;
  signal \end_addr_carry__3_n_13\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_10\ : STD_LOGIC;
  signal \end_addr_carry__4_n_11\ : STD_LOGIC;
  signal \end_addr_carry__4_n_12\ : STD_LOGIC;
  signal \end_addr_carry__4_n_13\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_10\ : STD_LOGIC;
  signal \end_addr_carry__5_n_11\ : STD_LOGIC;
  signal \end_addr_carry__5_n_12\ : STD_LOGIC;
  signal \end_addr_carry__5_n_13\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_n_12\ : STD_LOGIC;
  signal \end_addr_carry__6_n_13\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal \end_addr_carry_i_1__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry_i_2__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry_i_3__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry_i_4__1_n_6\ : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_11 : STD_LOGIC;
  signal end_addr_carry_n_12 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_6 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 52 downto 42 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal fifo_rreq_n_82 : STD_LOGIC;
  signal fifo_rreq_n_83 : STD_LOGIC;
  signal fifo_rreq_n_85 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_6 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_n_9\ : STD_LOGIC;
  signal \first_sect_carry_i_1__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_2__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_3__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_4__1_n_6\ : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_6 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_8\ : STD_LOGIC;
  signal \last_sect_carry__0_n_9\ : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem1_arlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_arvalid\ : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_6 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_12 : STD_LOGIC;
  signal sect_cnt0_carry_n_13 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_6_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_6\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[9]\ : STD_LOGIC;
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1__0\ : label is "soft_lutpair165";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__1\ : label is "soft_lutpair155";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair184";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_gmem1_ARADDR(29 downto 0) <= \^m_axi_gmem1_araddr\(29 downto 0);
  \m_axi_gmem1_ARLEN[3]\(3 downto 0) <= \^m_axi_gmem1_arlen[3]\(3 downto 0);
  m_axi_gmem1_ARVALID <= \^m_axi_gmem1_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_6,
      CO(2) => align_len0_carry_n_7,
      CO(1) => align_len0_carry_n_8,
      CO(0) => align_len0_carry_n_9,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => fifo_rreq_data(42),
      DI(1 downto 0) => B"00",
      O(3) => align_len0_carry_n_10,
      O(2) => align_len0_carry_n_11,
      O(1) => align_len0_carry_n_12,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => '1',
      S(2) => fifo_rreq_n_76,
      S(1 downto 0) => B"11"
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_6,
      CO(3) => \align_len0_carry__0_n_6\,
      CO(2) => \align_len0_carry__0_n_7\,
      CO(1) => \align_len0_carry__0_n_8\,
      CO(0) => \align_len0_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_rreq_data(48 downto 47),
      DI(1) => '0',
      DI(0) => fifo_rreq_data(45),
      O(3) => \align_len0_carry__0_n_10\,
      O(2) => \align_len0_carry__0_n_11\,
      O(1) => \align_len0_carry__0_n_12\,
      O(0) => \align_len0_carry__0_n_13\,
      S(3) => fifo_rreq_n_73,
      S(2) => fifo_rreq_n_74,
      S(1) => '1',
      S(0) => fifo_rreq_n_75
    );
\align_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__0_n_6\,
      CO(3) => \align_len0_carry__1_n_6\,
      CO(2) => \align_len0_carry__1_n_7\,
      CO(1) => \align_len0_carry__1_n_8\,
      CO(0) => \align_len0_carry__1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(52 downto 49),
      O(3) => \align_len0_carry__1_n_10\,
      O(2) => \align_len0_carry__1_n_11\,
      O(1) => \align_len0_carry__1_n_12\,
      O(0) => \align_len0_carry__1_n_13\,
      S(3) => fifo_rreq_n_31,
      S(2) => fifo_rreq_n_32,
      S(1) => fifo_rreq_n_33,
      S(0) => fifo_rreq_n_34
    );
\align_len0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__1_n_6\,
      CO(3 downto 0) => \NLW_align_len0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => \align_len0_carry__2_n_13\,
      S(3 downto 0) => B"0001"
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_12,
      Q => \align_len_reg_n_6_[11]\,
      R => SR(0)
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_11,
      Q => \align_len_reg_n_6_[12]\,
      R => SR(0)
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_10,
      Q => \align_len_reg_n_6_[14]\,
      R => SR(0)
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_13\,
      Q => \align_len_reg_n_6_[15]\,
      R => SR(0)
    );
\align_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_12\,
      Q => \align_len_reg_n_6_[16]\,
      R => SR(0)
    );
\align_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_11\,
      Q => \align_len_reg_n_6_[17]\,
      R => SR(0)
    );
\align_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__0_n_10\,
      Q => \align_len_reg_n_6_[18]\,
      R => SR(0)
    );
\align_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_13\,
      Q => \align_len_reg_n_6_[19]\,
      R => SR(0)
    );
\align_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_12\,
      Q => \align_len_reg_n_6_[20]\,
      R => SR(0)
    );
\align_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_11\,
      Q => \align_len_reg_n_6_[21]\,
      R => SR(0)
    );
\align_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__1_n_10\,
      Q => \align_len_reg_n_6_[22]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => \align_len0_carry__2_n_13\,
      Q => \align_len_reg_n_6_[31]\,
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_6_[11]\,
      Q => \beat_len_buf_reg_n_6_[9]\,
      R => SR(0)
    );
buff_rdata: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer__parameterized0\
     port map (
      E(0) => next_beat,
      Q(8) => data_pack(34),
      Q(7) => buff_rdata_n_11,
      Q(6) => buff_rdata_n_12,
      Q(5) => buff_rdata_n_13,
      Q(4) => buff_rdata_n_14,
      Q(3) => buff_rdata_n_15,
      Q(2) => buff_rdata_n_16,
      Q(1) => buff_rdata_n_17,
      Q(0) => buff_rdata_n_18,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => buff_rdata_n_9,
      \bus_equal_gen.rdata_valid_t_reg_0\ => \bus_equal_gen.rdata_valid_t_reg_n_6\,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      rdata_ack_t => rdata_ack_t
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_9,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_6\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_14,
      Q => \^m_axi_gmem1_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_12\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\
    );
\could_multi_bursts.araddr_buf[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(2),
      I1 => \^m_axi_gmem1_arlen[3]\(2),
      I2 => \^m_axi_gmem1_arlen[3]\(1),
      I3 => \^m_axi_gmem1_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3__0_n_6\
    );
\could_multi_bursts.araddr_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(1),
      I1 => \^m_axi_gmem1_arlen[3]\(1),
      I2 => \^m_axi_gmem1_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4__0_n_6\
    );
\could_multi_bursts.araddr_buf[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(0),
      I1 => \^m_axi_gmem1_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5__0_n_6\
    );
\could_multi_bursts.araddr_buf[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(4),
      I1 => \^m_axi_gmem1_arlen[3]\(2),
      I2 => \^m_axi_gmem1_arlen[3]\(0),
      I3 => \^m_axi_gmem1_arlen[3]\(1),
      I4 => \^m_axi_gmem1_arlen[3]\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3__0_n_6\
    );
\could_multi_bursts.araddr_buf[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem1_araddr\(3),
      I1 => \^m_axi_gmem1_arlen[3]\(3),
      I2 => \^m_axi_gmem1_arlen[3]\(2),
      I3 => \^m_axi_gmem1_arlen[3]\(0),
      I4 => \^m_axi_gmem1_arlen[3]\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4__0_n_6\
    );
\could_multi_bursts.araddr_buf[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3__0_n_6\,
      I2 => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem1_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem1_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem1_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_araddr\(8 downto 7),
      O(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_10\,
      O(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_12\,
      O(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_13\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem1_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem1_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem1_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem1_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_10\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_12\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_13\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem1_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem1_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem1_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem1_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_10\,
      O(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_12\,
      O(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_13\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem1_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem1_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem1_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem1_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_10\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_12\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_13\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem1_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem1_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem1_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem1_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_10\,
      O(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_12\,
      O(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_13\,
      S(3 downto 0) => \^m_axi_gmem1_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem1_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem1_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem1_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem1_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_6\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_12\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem1_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem1_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_araddr\(2 downto 0),
      DI(0) => '0',
      O(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_10\,
      O(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_12\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3__0_n_6\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4__0_n_6\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5__0_n_6\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem1_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem1_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem1_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem1_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_6\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_araddr\(6 downto 3),
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_10\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_11\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_12\,
      O(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_13\,
      S(3 downto 2) => \^m_axi_gmem1_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3__0_n_6\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4__0_n_6\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem1_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_12,
      D => fifo_rctl_n_9,
      Q => \^m_axi_gmem1_arlen[3]\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_12,
      D => fifo_rctl_n_10,
      Q => \^m_axi_gmem1_arlen[3]\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_12,
      D => fifo_rctl_n_11,
      Q => \^m_axi_gmem1_arlen[3]\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_12,
      D => fifo_rctl_n_13,
      Q => \^m_axi_gmem1_arlen[3]\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__2\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__2\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__2\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__2\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__2\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \p_0_in__2\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_rctl_n_6
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_18,
      Q => \could_multi_bursts.sect_handling_reg_n_6\,
      R => SR(0)
    );
\end_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[2]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_buf[2]_i_1__0_n_6\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_13\,
      Q => \end_addr_buf_reg_n_6_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_12\,
      Q => \end_addr_buf_reg_n_6_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_11\,
      Q => \end_addr_buf_reg_n_6_[12]\,
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_10\,
      Q => \end_addr_buf_reg_n_6_[13]\,
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_13\,
      Q => \end_addr_buf_reg_n_6_[14]\,
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_12\,
      Q => \end_addr_buf_reg_n_6_[15]\,
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_11\,
      Q => \end_addr_buf_reg_n_6_[16]\,
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_10\,
      Q => \end_addr_buf_reg_n_6_[17]\,
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_13\,
      Q => \end_addr_buf_reg_n_6_[18]\,
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_12\,
      Q => \end_addr_buf_reg_n_6_[19]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_11\,
      Q => \end_addr_buf_reg_n_6_[20]\,
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__3_n_10\,
      Q => \end_addr_buf_reg_n_6_[21]\,
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_13\,
      Q => \end_addr_buf_reg_n_6_[22]\,
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_12\,
      Q => \end_addr_buf_reg_n_6_[23]\,
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_11\,
      Q => \end_addr_buf_reg_n_6_[24]\,
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__4_n_10\,
      Q => \end_addr_buf_reg_n_6_[25]\,
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_13\,
      Q => \end_addr_buf_reg_n_6_[26]\,
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_12\,
      Q => \end_addr_buf_reg_n_6_[27]\,
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_11\,
      Q => \end_addr_buf_reg_n_6_[28]\,
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__5_n_10\,
      Q => \end_addr_buf_reg_n_6_[29]\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__0_n_6\,
      Q => \end_addr_buf_reg_n_6_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_13\,
      Q => \end_addr_buf_reg_n_6_[30]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__6_n_12\,
      Q => \end_addr_buf_reg_n_6_[31]\,
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_12,
      Q => \end_addr_buf_reg_n_6_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_11,
      Q => \end_addr_buf_reg_n_6_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_10,
      Q => \end_addr_buf_reg_n_6_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_13\,
      Q => \end_addr_buf_reg_n_6_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_12\,
      Q => \end_addr_buf_reg_n_6_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_11\,
      Q => \end_addr_buf_reg_n_6_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_10\,
      Q => \end_addr_buf_reg_n_6_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_6,
      CO(2) => end_addr_carry_n_7,
      CO(1) => end_addr_carry_n_8,
      CO(0) => end_addr_carry_n_9,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[5]\,
      DI(2) => \start_addr_reg_n_6_[4]\,
      DI(1) => \start_addr_reg_n_6_[3]\,
      DI(0) => \start_addr_reg_n_6_[2]\,
      O(3) => end_addr_carry_n_10,
      O(2) => end_addr_carry_n_11,
      O(1) => end_addr_carry_n_12,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__1_n_6\,
      S(2) => \end_addr_carry_i_2__1_n_6\,
      S(1) => \end_addr_carry_i_3__1_n_6\,
      S(0) => \end_addr_carry_i_4__1_n_6\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_6,
      CO(3) => \end_addr_carry__0_n_6\,
      CO(2) => \end_addr_carry__0_n_7\,
      CO(1) => \end_addr_carry__0_n_8\,
      CO(0) => \end_addr_carry__0_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[9]\,
      DI(2) => \start_addr_reg_n_6_[8]\,
      DI(1) => \start_addr_reg_n_6_[7]\,
      DI(0) => \start_addr_reg_n_6_[6]\,
      O(3) => \end_addr_carry__0_n_10\,
      O(2) => \end_addr_carry__0_n_11\,
      O(1) => \end_addr_carry__0_n_12\,
      O(0) => \end_addr_carry__0_n_13\,
      S(3) => \end_addr_carry__0_i_1__1_n_6\,
      S(2) => \end_addr_carry__0_i_2__1_n_6\,
      S(1) => \end_addr_carry__0_i_3__1_n_6\,
      S(0) => \end_addr_carry__0_i_4__1_n_6\
    );
\end_addr_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[9]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry__0_i_1__1_n_6\
    );
\end_addr_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[8]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry__0_i_2__1_n_6\
    );
\end_addr_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[7]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry__0_i_3__1_n_6\
    );
\end_addr_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[6]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry__0_i_4__1_n_6\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_6\,
      CO(3) => \end_addr_carry__1_n_6\,
      CO(2) => \end_addr_carry__1_n_7\,
      CO(1) => \end_addr_carry__1_n_8\,
      CO(0) => \end_addr_carry__1_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[13]\,
      DI(2) => \start_addr_reg_n_6_[12]\,
      DI(1) => \start_addr_reg_n_6_[11]\,
      DI(0) => \start_addr_reg_n_6_[10]\,
      O(3) => \end_addr_carry__1_n_10\,
      O(2) => \end_addr_carry__1_n_11\,
      O(1) => \end_addr_carry__1_n_12\,
      O(0) => \end_addr_carry__1_n_13\,
      S(3) => \end_addr_carry__1_i_1__1_n_6\,
      S(2) => \end_addr_carry__1_i_2__1_n_6\,
      S(1) => \end_addr_carry__1_i_3__1_n_6\,
      S(0) => \end_addr_carry__1_i_4__1_n_6\
    );
\end_addr_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[13]\,
      I1 => \align_len_reg_n_6_[14]\,
      O => \end_addr_carry__1_i_1__1_n_6\
    );
\end_addr_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[12]\,
      I1 => \align_len_reg_n_6_[12]\,
      O => \end_addr_carry__1_i_2__1_n_6\
    );
\end_addr_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[11]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry__1_i_3__1_n_6\
    );
\end_addr_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[10]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry__1_i_4__1_n_6\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_6\,
      CO(3) => \end_addr_carry__2_n_6\,
      CO(2) => \end_addr_carry__2_n_7\,
      CO(1) => \end_addr_carry__2_n_8\,
      CO(0) => \end_addr_carry__2_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[17]\,
      DI(2) => \start_addr_reg_n_6_[16]\,
      DI(1) => \start_addr_reg_n_6_[15]\,
      DI(0) => \start_addr_reg_n_6_[14]\,
      O(3) => \end_addr_carry__2_n_10\,
      O(2) => \end_addr_carry__2_n_11\,
      O(1) => \end_addr_carry__2_n_12\,
      O(0) => \end_addr_carry__2_n_13\,
      S(3) => \end_addr_carry__2_i_1__1_n_6\,
      S(2) => \end_addr_carry__2_i_2__1_n_6\,
      S(1) => \end_addr_carry__2_i_3__1_n_6\,
      S(0) => \end_addr_carry__2_i_4__1_n_6\
    );
\end_addr_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[17]\,
      I1 => \align_len_reg_n_6_[17]\,
      O => \end_addr_carry__2_i_1__1_n_6\
    );
\end_addr_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[16]\,
      I1 => \align_len_reg_n_6_[16]\,
      O => \end_addr_carry__2_i_2__1_n_6\
    );
\end_addr_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[15]\,
      I1 => \align_len_reg_n_6_[15]\,
      O => \end_addr_carry__2_i_3__1_n_6\
    );
\end_addr_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[14]\,
      I1 => \align_len_reg_n_6_[14]\,
      O => \end_addr_carry__2_i_4__1_n_6\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_6\,
      CO(3) => \end_addr_carry__3_n_6\,
      CO(2) => \end_addr_carry__3_n_7\,
      CO(1) => \end_addr_carry__3_n_8\,
      CO(0) => \end_addr_carry__3_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[21]\,
      DI(2) => \start_addr_reg_n_6_[20]\,
      DI(1) => \start_addr_reg_n_6_[19]\,
      DI(0) => \start_addr_reg_n_6_[18]\,
      O(3) => \end_addr_carry__3_n_10\,
      O(2) => \end_addr_carry__3_n_11\,
      O(1) => \end_addr_carry__3_n_12\,
      O(0) => \end_addr_carry__3_n_13\,
      S(3) => \end_addr_carry__3_i_1__1_n_6\,
      S(2) => \end_addr_carry__3_i_2__1_n_6\,
      S(1) => \end_addr_carry__3_i_3__1_n_6\,
      S(0) => \end_addr_carry__3_i_4__1_n_6\
    );
\end_addr_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[21]\,
      I1 => \align_len_reg_n_6_[21]\,
      O => \end_addr_carry__3_i_1__1_n_6\
    );
\end_addr_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[20]\,
      I1 => \align_len_reg_n_6_[20]\,
      O => \end_addr_carry__3_i_2__1_n_6\
    );
\end_addr_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[19]\,
      I1 => \align_len_reg_n_6_[19]\,
      O => \end_addr_carry__3_i_3__1_n_6\
    );
\end_addr_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[18]\,
      I1 => \align_len_reg_n_6_[18]\,
      O => \end_addr_carry__3_i_4__1_n_6\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_6\,
      CO(3) => \end_addr_carry__4_n_6\,
      CO(2) => \end_addr_carry__4_n_7\,
      CO(1) => \end_addr_carry__4_n_8\,
      CO(0) => \end_addr_carry__4_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[25]\,
      DI(2) => \start_addr_reg_n_6_[24]\,
      DI(1) => \start_addr_reg_n_6_[23]\,
      DI(0) => \start_addr_reg_n_6_[22]\,
      O(3) => \end_addr_carry__4_n_10\,
      O(2) => \end_addr_carry__4_n_11\,
      O(1) => \end_addr_carry__4_n_12\,
      O(0) => \end_addr_carry__4_n_13\,
      S(3) => \end_addr_carry__4_i_1__1_n_6\,
      S(2) => \end_addr_carry__4_i_2__1_n_6\,
      S(1) => \end_addr_carry__4_i_3__1_n_6\,
      S(0) => \end_addr_carry__4_i_4__1_n_6\
    );
\end_addr_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[25]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_1__1_n_6\
    );
\end_addr_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[24]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_2__1_n_6\
    );
\end_addr_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[23]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_3__1_n_6\
    );
\end_addr_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[22]\,
      I1 => \align_len_reg_n_6_[22]\,
      O => \end_addr_carry__4_i_4__1_n_6\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_6\,
      CO(3) => \end_addr_carry__5_n_6\,
      CO(2) => \end_addr_carry__5_n_7\,
      CO(1) => \end_addr_carry__5_n_8\,
      CO(0) => \end_addr_carry__5_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[29]\,
      DI(2) => \start_addr_reg_n_6_[28]\,
      DI(1) => \start_addr_reg_n_6_[27]\,
      DI(0) => \start_addr_reg_n_6_[26]\,
      O(3) => \end_addr_carry__5_n_10\,
      O(2) => \end_addr_carry__5_n_11\,
      O(1) => \end_addr_carry__5_n_12\,
      O(0) => \end_addr_carry__5_n_13\,
      S(3) => \end_addr_carry__5_i_1__1_n_6\,
      S(2) => \end_addr_carry__5_i_2__1_n_6\,
      S(1) => \end_addr_carry__5_i_3__1_n_6\,
      S(0) => \end_addr_carry__5_i_4__1_n_6\
    );
\end_addr_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[29]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_1__1_n_6\
    );
\end_addr_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[28]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_2__1_n_6\
    );
\end_addr_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[27]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_3__1_n_6\
    );
\end_addr_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[26]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_4__1_n_6\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_6\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_6_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1) => \end_addr_carry__6_n_12\,
      O(0) => \end_addr_carry__6_n_13\,
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__1_n_6\,
      S(0) => \end_addr_carry__6_i_2__1_n_6\
    );
\end_addr_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[31]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_1__1_n_6\
    );
\end_addr_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[30]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_2__1_n_6\
    );
\end_addr_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[5]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry_i_1__1_n_6\
    );
\end_addr_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[4]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry_i_2__1_n_6\
    );
\end_addr_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[3]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry_i_3__1_n_6\
    );
\end_addr_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[2]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry_i_4__1_n_6\
    );
fifo_rctl: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1_0\
     port map (
      CO(0) => first_sect,
      Q(3 downto 0) => p_1_in(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_6\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_14,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_gmem1_arvalid\,
      \could_multi_bursts.arlen_buf_reg[0]\ => fifo_rctl_n_9,
      \could_multi_bursts.arlen_buf_reg[0]_0\ => fifo_rctl_n_12,
      \could_multi_bursts.arlen_buf_reg[1]\ => fifo_rctl_n_10,
      \could_multi_bursts.arlen_buf_reg[2]\ => fifo_rctl_n_11,
      \could_multi_bursts.arlen_buf_reg[3]\ => fifo_rctl_n_13,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => fifo_rctl_n_6,
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_18,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_6\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_6,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      pop0 => pop0,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_17,
      rreq_handling_reg_0 => rreq_handling_reg_n_6,
      \sect_addr_buf_reg[2]\(0) => fifo_rctl_n_8,
      \sect_cnt_reg[18]\(0) => last_sect
    );
fifo_rreq: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0_1\
     port map (
      D(19) => fifo_rreq_n_10,
      D(18) => fifo_rreq_n_11,
      D(17) => fifo_rreq_n_12,
      D(16) => fifo_rreq_n_13,
      D(15) => fifo_rreq_n_14,
      D(14) => fifo_rreq_n_15,
      D(13) => fifo_rreq_n_16,
      D(12) => fifo_rreq_n_17,
      D(11) => fifo_rreq_n_18,
      D(10) => fifo_rreq_n_19,
      D(9) => fifo_rreq_n_20,
      D(8) => fifo_rreq_n_21,
      D(7) => fifo_rreq_n_22,
      D(6) => fifo_rreq_n_23,
      D(5) => fifo_rreq_n_24,
      D(4) => fifo_rreq_n_25,
      D(3) => fifo_rreq_n_26,
      D(2) => fifo_rreq_n_27,
      D(1) => fifo_rreq_n_28,
      D(0) => fifo_rreq_n_29,
      E(0) => align_len,
      O(2) => \sect_cnt0_carry__3_n_11\,
      O(1) => \sect_cnt0_carry__3_n_12\,
      O(0) => \sect_cnt0_carry__3_n_13\,
      Q(19) => \start_addr_reg_n_6_[31]\,
      Q(18) => \start_addr_reg_n_6_[30]\,
      Q(17) => \start_addr_reg_n_6_[29]\,
      Q(16) => \start_addr_reg_n_6_[28]\,
      Q(15) => \start_addr_reg_n_6_[27]\,
      Q(14) => \start_addr_reg_n_6_[26]\,
      Q(13) => \start_addr_reg_n_6_[25]\,
      Q(12) => \start_addr_reg_n_6_[24]\,
      Q(11) => \start_addr_reg_n_6_[23]\,
      Q(10) => \start_addr_reg_n_6_[22]\,
      Q(9) => \start_addr_reg_n_6_[21]\,
      Q(8) => \start_addr_reg_n_6_[20]\,
      Q(7) => \start_addr_reg_n_6_[19]\,
      Q(6) => \start_addr_reg_n_6_[18]\,
      Q(5) => \start_addr_reg_n_6_[17]\,
      Q(4) => \start_addr_reg_n_6_[16]\,
      Q(3) => \start_addr_reg_n_6_[15]\,
      Q(2) => \start_addr_reg_n_6_[14]\,
      Q(1) => \start_addr_reg_n_6_[13]\,
      Q(0) => \start_addr_reg_n_6_[12]\,
      S(3) => fifo_rreq_n_31,
      S(2) => fifo_rreq_n_32,
      S(1) => fifo_rreq_n_33,
      S(0) => fifo_rreq_n_34,
      SR(0) => SR(0),
      \align_len_reg[14]\(0) => fifo_rreq_n_76,
      \align_len_reg[18]\(2) => fifo_rreq_n_73,
      \align_len_reg[18]\(1) => fifo_rreq_n_74,
      \align_len_reg[18]\(0) => fifo_rreq_n_75,
      \align_len_reg[22]\(37 downto 32) => fifo_rreq_data(52 downto 47),
      \align_len_reg[22]\(31) => fifo_rreq_data(45),
      \align_len_reg[22]\(30) => fifo_rreq_data(42),
      \align_len_reg[22]\(29) => fifo_rreq_n_43,
      \align_len_reg[22]\(28) => fifo_rreq_n_44,
      \align_len_reg[22]\(27) => fifo_rreq_n_45,
      \align_len_reg[22]\(26) => fifo_rreq_n_46,
      \align_len_reg[22]\(25) => fifo_rreq_n_47,
      \align_len_reg[22]\(24) => fifo_rreq_n_48,
      \align_len_reg[22]\(23) => fifo_rreq_n_49,
      \align_len_reg[22]\(22) => fifo_rreq_n_50,
      \align_len_reg[22]\(21) => fifo_rreq_n_51,
      \align_len_reg[22]\(20) => fifo_rreq_n_52,
      \align_len_reg[22]\(19) => fifo_rreq_n_53,
      \align_len_reg[22]\(18) => fifo_rreq_n_54,
      \align_len_reg[22]\(17) => fifo_rreq_n_55,
      \align_len_reg[22]\(16) => fifo_rreq_n_56,
      \align_len_reg[22]\(15) => fifo_rreq_n_57,
      \align_len_reg[22]\(14) => fifo_rreq_n_58,
      \align_len_reg[22]\(13) => fifo_rreq_n_59,
      \align_len_reg[22]\(12) => fifo_rreq_n_60,
      \align_len_reg[22]\(11) => fifo_rreq_n_61,
      \align_len_reg[22]\(10) => fifo_rreq_n_62,
      \align_len_reg[22]\(9) => fifo_rreq_n_63,
      \align_len_reg[22]\(8) => fifo_rreq_n_64,
      \align_len_reg[22]\(7) => fifo_rreq_n_65,
      \align_len_reg[22]\(6) => fifo_rreq_n_66,
      \align_len_reg[22]\(5) => fifo_rreq_n_67,
      \align_len_reg[22]\(4) => fifo_rreq_n_68,
      \align_len_reg[22]\(3) => fifo_rreq_n_69,
      \align_len_reg[22]\(2) => fifo_rreq_n_70,
      \align_len_reg[22]\(1) => fifo_rreq_n_71,
      \align_len_reg[22]\(0) => fifo_rreq_n_72,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \data_p1_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19) => \end_addr_buf_reg_n_6_[31]\,
      \end_addr_buf_reg[31]\(18) => \end_addr_buf_reg_n_6_[30]\,
      \end_addr_buf_reg[31]\(17) => \end_addr_buf_reg_n_6_[29]\,
      \end_addr_buf_reg[31]\(16) => \end_addr_buf_reg_n_6_[28]\,
      \end_addr_buf_reg[31]\(15) => \end_addr_buf_reg_n_6_[27]\,
      \end_addr_buf_reg[31]\(14) => \end_addr_buf_reg_n_6_[26]\,
      \end_addr_buf_reg[31]\(13) => \end_addr_buf_reg_n_6_[25]\,
      \end_addr_buf_reg[31]\(12) => \end_addr_buf_reg_n_6_[24]\,
      \end_addr_buf_reg[31]\(11) => \end_addr_buf_reg_n_6_[23]\,
      \end_addr_buf_reg[31]\(10) => \end_addr_buf_reg_n_6_[22]\,
      \end_addr_buf_reg[31]\(9) => \end_addr_buf_reg_n_6_[21]\,
      \end_addr_buf_reg[31]\(8) => \end_addr_buf_reg_n_6_[20]\,
      \end_addr_buf_reg[31]\(7) => \end_addr_buf_reg_n_6_[19]\,
      \end_addr_buf_reg[31]\(6) => \end_addr_buf_reg_n_6_[18]\,
      \end_addr_buf_reg[31]\(5) => \end_addr_buf_reg_n_6_[17]\,
      \end_addr_buf_reg[31]\(4) => \end_addr_buf_reg_n_6_[16]\,
      \end_addr_buf_reg[31]\(3) => \end_addr_buf_reg_n_6_[15]\,
      \end_addr_buf_reg[31]\(2) => \end_addr_buf_reg_n_6_[14]\,
      \end_addr_buf_reg[31]\(1) => \end_addr_buf_reg_n_6_[13]\,
      \end_addr_buf_reg[31]\(0) => \end_addr_buf_reg_n_6_[12]\,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_6,
      invalid_len_event0 => invalid_len_event0,
      next_rreq => next_rreq,
      p_21_in => p_21_in,
      pop0 => pop0,
      rreq_handling_reg => rreq_handling_reg_n_6,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[0]\(0) => fifo_rreq_n_85,
      \sect_cnt_reg[0]_0\(3) => sect_cnt0_carry_n_10,
      \sect_cnt_reg[0]_0\(2) => sect_cnt0_carry_n_11,
      \sect_cnt_reg[0]_0\(1) => sect_cnt0_carry_n_12,
      \sect_cnt_reg[0]_0\(0) => sect_cnt0_carry_n_13,
      \sect_cnt_reg[12]\(3) => \sect_cnt0_carry__1_n_10\,
      \sect_cnt_reg[12]\(2) => \sect_cnt0_carry__1_n_11\,
      \sect_cnt_reg[12]\(1) => \sect_cnt0_carry__1_n_12\,
      \sect_cnt_reg[12]\(0) => \sect_cnt0_carry__1_n_13\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__2_n_10\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__2_n_11\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__2_n_12\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__2_n_13\,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_6_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_6_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_6_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_6_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_6_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_6_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_6_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_6_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_6_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_6_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_6_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_6_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_6_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_6_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_6_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_6_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_6_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_6_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_6_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_6_[0]\,
      \sect_cnt_reg[8]\(3) => \sect_cnt0_carry__0_n_10\,
      \sect_cnt_reg[8]\(2) => \sect_cnt0_carry__0_n_11\,
      \sect_cnt_reg[8]\(1) => \sect_cnt0_carry__0_n_12\,
      \sect_cnt_reg[8]\(0) => \sect_cnt0_carry__0_n_13\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_6_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_6_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_6_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_6_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_6_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_6_[4]\,
      \start_addr_reg[2]\(3) => fifo_rreq_n_77,
      \start_addr_reg[2]\(2) => fifo_rreq_n_78,
      \start_addr_reg[2]\(1) => fifo_rreq_n_79,
      \start_addr_reg[2]\(0) => fifo_rreq_n_80,
      \start_addr_reg[2]_0\(2) => fifo_rreq_n_81,
      \start_addr_reg[2]_0\(1) => fifo_rreq_n_82,
      \start_addr_reg[2]_0\(0) => fifo_rreq_n_83,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_6,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_6,
      CO(2) => first_sect_carry_n_7,
      CO(1) => first_sect_carry_n_8,
      CO(0) => first_sect_carry_n_9,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__1_n_6\,
      S(2) => \first_sect_carry_i_2__1_n_6\,
      S(1) => \first_sect_carry_i_3__1_n_6\,
      S(0) => \first_sect_carry_i_4__1_n_6\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_6,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_8\,
      CO(0) => \first_sect_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__1_n_6\,
      S(1) => \first_sect_carry__0_i_2__1_n_6\,
      S(0) => \first_sect_carry__0_i_3__1_n_6\
    );
\first_sect_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[18]\,
      I1 => \start_addr_buf_reg_n_6_[30]\,
      I2 => \start_addr_buf_reg_n_6_[31]\,
      I3 => \sect_cnt_reg_n_6_[19]\,
      O => \first_sect_carry__0_i_1__1_n_6\
    );
\first_sect_carry__0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[16]\,
      I1 => \start_addr_buf_reg_n_6_[28]\,
      I2 => \sect_cnt_reg_n_6_[15]\,
      I3 => \start_addr_buf_reg_n_6_[27]\,
      I4 => \sect_cnt_reg_n_6_[17]\,
      I5 => \start_addr_buf_reg_n_6_[29]\,
      O => \first_sect_carry__0_i_2__1_n_6\
    );
\first_sect_carry__0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[13]\,
      I1 => \start_addr_buf_reg_n_6_[25]\,
      I2 => \sect_cnt_reg_n_6_[12]\,
      I3 => \start_addr_buf_reg_n_6_[24]\,
      I4 => \sect_cnt_reg_n_6_[14]\,
      I5 => \start_addr_buf_reg_n_6_[26]\,
      O => \first_sect_carry__0_i_3__1_n_6\
    );
\first_sect_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[10]\,
      I1 => \start_addr_buf_reg_n_6_[22]\,
      I2 => \sect_cnt_reg_n_6_[9]\,
      I3 => \start_addr_buf_reg_n_6_[21]\,
      I4 => \sect_cnt_reg_n_6_[11]\,
      I5 => \start_addr_buf_reg_n_6_[23]\,
      O => \first_sect_carry_i_1__1_n_6\
    );
\first_sect_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[7]\,
      I1 => \start_addr_buf_reg_n_6_[19]\,
      I2 => \sect_cnt_reg_n_6_[6]\,
      I3 => \start_addr_buf_reg_n_6_[18]\,
      I4 => \sect_cnt_reg_n_6_[8]\,
      I5 => \start_addr_buf_reg_n_6_[20]\,
      O => \first_sect_carry_i_2__1_n_6\
    );
\first_sect_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[4]\,
      I1 => \start_addr_buf_reg_n_6_[16]\,
      I2 => \sect_cnt_reg_n_6_[3]\,
      I3 => \start_addr_buf_reg_n_6_[15]\,
      I4 => \sect_cnt_reg_n_6_[5]\,
      I5 => \start_addr_buf_reg_n_6_[17]\,
      O => \first_sect_carry_i_3__1_n_6\
    );
\first_sect_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_6_[1]\,
      I1 => \start_addr_buf_reg_n_6_[13]\,
      I2 => \sect_cnt_reg_n_6_[0]\,
      I3 => \start_addr_buf_reg_n_6_[12]\,
      I4 => \sect_cnt_reg_n_6_[2]\,
      I5 => \start_addr_buf_reg_n_6_[14]\,
      O => \first_sect_carry_i_4__1_n_6\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_6,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_6,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_6,
      CO(2) => last_sect_carry_n_7,
      CO(1) => last_sect_carry_n_8,
      CO(0) => last_sect_carry_n_9,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_77,
      S(2) => fifo_rreq_n_78,
      S(1) => fifo_rreq_n_79,
      S(0) => fifo_rreq_n_80
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_6,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_8\,
      CO(0) => \last_sect_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_81,
      S(1) => fifo_rreq_n_82,
      S(0) => fifo_rreq_n_83
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_17,
      Q => rreq_handling_reg_n_6,
      R => SR(0)
    );
rs_rdata: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice__parameterized0\
     port map (
      D(15 downto 0) => D(15 downto 0),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(0) => Q(1),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp5_iter0 => ap_enable_reg_pp5_iter0,
      ap_enable_reg_pp5_iter1_reg => ap_enable_reg_pp5_iter1_reg,
      ap_enable_reg_pp5_iter1_reg_0 => ap_enable_reg_pp5_iter1_reg_0,
      ap_enable_reg_pp5_iter2_reg => ap_enable_reg_pp5_iter2_reg,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg,
      ap_reg_ioackin_gmem1_WREADY_reg_0 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg_1 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      ap_reg_ioackin_gmem1_WREADY_reg_2 => ap_reg_ioackin_gmem1_WREADY_reg_2,
      ap_rst_n => ap_rst_n,
      \bus_equal_gen.data_buf_reg[7]\(7 downto 0) => \bus_equal_gen.data_buf\(7 downto 0),
      \bus_equal_gen.rdata_valid_t_reg\ => \bus_equal_gen.rdata_valid_t_reg_n_6\,
      edge_val_1_i1_reg_1813(7 downto 0) => edge_val_1_i1_reg_1813(7 downto 0),
      edge_val_1_i_reg_1787(7 downto 0) => edge_val_1_i_reg_1787(7 downto 0),
      exitcond1_fu_1532_p2 => exitcond1_fu_1532_p2,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      \exitcond1_reg_1894_reg[0]\ => \exitcond1_reg_1894_reg[0]\,
      \exitcond1_reg_1894_reg[0]_0\ => \exitcond1_reg_1894_reg[0]_0\,
      full_n_reg => full_n_reg,
      i5_reg_4330 => i5_reg_4330,
      \i5_reg_433_reg[0]\ => ap_block_pp5_stage0_11001,
      rdata_ack_t => rdata_ack_t,
      \tmp_10_reg_1818_reg[0]\ => \tmp_10_reg_1818_reg[0]\,
      \val_reg_1903_reg[0]\ => \val_reg_1903_reg[0]\,
      \val_reg_1903_reg[7]\(7 downto 0) => \val_reg_1903_reg[7]\(7 downto 0)
    );
rs_rreq: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice_2
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \gmem1_addr_6_reg_1887_reg[0]\ => gmem1_ARREADY,
      \gmem1_addr_6_reg_1887_reg[0]_0\(0) => \gmem1_addr_6_reg_1887_reg[0]\(0),
      \q_reg[29]\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \state_reg[0]_0\(0) => rs2f_rreq_valid,
      tmp_cast1_reg_1562(29 downto 0) => tmp_cast1_reg_1562(29 downto 0)
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[10]\,
      O => \sect_addr_buf[10]_i_1__1_n_6\
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[11]\,
      O => \sect_addr_buf[11]_i_2__1_n_6\
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[0]\,
      O => \sect_addr_buf[12]_i_1__1_n_6\
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[1]\,
      O => \sect_addr_buf[13]_i_1__1_n_6\
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[2]\,
      O => \sect_addr_buf[14]_i_1__1_n_6\
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[3]\,
      O => \sect_addr_buf[15]_i_1__1_n_6\
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[4]\,
      O => \sect_addr_buf[16]_i_1__1_n_6\
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[5]\,
      O => \sect_addr_buf[17]_i_1__1_n_6\
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[6]\,
      O => \sect_addr_buf[18]_i_1__1_n_6\
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[7]\,
      O => \sect_addr_buf[19]_i_1__1_n_6\
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[8]\,
      O => \sect_addr_buf[20]_i_1__1_n_6\
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[9]\,
      O => \sect_addr_buf[21]_i_1__1_n_6\
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[10]\,
      O => \sect_addr_buf[22]_i_1__1_n_6\
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[11]\,
      O => \sect_addr_buf[23]_i_1__1_n_6\
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[12]\,
      O => \sect_addr_buf[24]_i_1__1_n_6\
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[13]\,
      O => \sect_addr_buf[25]_i_1__1_n_6\
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[14]\,
      O => \sect_addr_buf[26]_i_1__1_n_6\
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[15]\,
      O => \sect_addr_buf[27]_i_1__1_n_6\
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[16]\,
      O => \sect_addr_buf[28]_i_1__1_n_6\
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[17]\,
      O => \sect_addr_buf[29]_i_1__1_n_6\
    );
\sect_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[2]\,
      O => \sect_addr_buf[2]_i_1__1_n_6\
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[18]\,
      O => \sect_addr_buf[30]_i_1__1_n_6\
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_6_[19]\,
      O => \sect_addr_buf[31]_i_1__1_n_6\
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[3]\,
      O => \sect_addr_buf[3]_i_1__1_n_6\
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[4]\,
      O => \sect_addr_buf[4]_i_1__1_n_6\
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[5]\,
      O => \sect_addr_buf[5]_i_1__1_n_6\
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[6]\,
      O => \sect_addr_buf[6]_i_1__1_n_6\
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[7]\,
      O => \sect_addr_buf[7]_i_1__1_n_6\
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[8]\,
      O => \sect_addr_buf[8]_i_1__1_n_6\
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_6_[9]\,
      O => \sect_addr_buf[9]_i_1__1_n_6\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[10]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[11]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[2]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[3]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[4]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[5]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[6]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[7]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[8]\,
      R => fifo_rctl_n_8
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1__1_n_6\,
      Q => \sect_addr_buf_reg_n_6_[9]\,
      R => fifo_rctl_n_8
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_6,
      CO(2) => sect_cnt0_carry_n_7,
      CO(1) => sect_cnt0_carry_n_8,
      CO(0) => sect_cnt0_carry_n_9,
      CYINIT => \sect_cnt_reg_n_6_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => sect_cnt0_carry_n_10,
      O(2) => sect_cnt0_carry_n_11,
      O(1) => sect_cnt0_carry_n_12,
      O(0) => sect_cnt0_carry_n_13,
      S(3) => \sect_cnt_reg_n_6_[4]\,
      S(2) => \sect_cnt_reg_n_6_[3]\,
      S(1) => \sect_cnt_reg_n_6_[2]\,
      S(0) => \sect_cnt_reg_n_6_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_6,
      CO(3) => \sect_cnt0_carry__0_n_6\,
      CO(2) => \sect_cnt0_carry__0_n_7\,
      CO(1) => \sect_cnt0_carry__0_n_8\,
      CO(0) => \sect_cnt0_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__0_n_10\,
      O(2) => \sect_cnt0_carry__0_n_11\,
      O(1) => \sect_cnt0_carry__0_n_12\,
      O(0) => \sect_cnt0_carry__0_n_13\,
      S(3) => \sect_cnt_reg_n_6_[8]\,
      S(2) => \sect_cnt_reg_n_6_[7]\,
      S(1) => \sect_cnt_reg_n_6_[6]\,
      S(0) => \sect_cnt_reg_n_6_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_6\,
      CO(3) => \sect_cnt0_carry__1_n_6\,
      CO(2) => \sect_cnt0_carry__1_n_7\,
      CO(1) => \sect_cnt0_carry__1_n_8\,
      CO(0) => \sect_cnt0_carry__1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__1_n_10\,
      O(2) => \sect_cnt0_carry__1_n_11\,
      O(1) => \sect_cnt0_carry__1_n_12\,
      O(0) => \sect_cnt0_carry__1_n_13\,
      S(3) => \sect_cnt_reg_n_6_[12]\,
      S(2) => \sect_cnt_reg_n_6_[11]\,
      S(1) => \sect_cnt_reg_n_6_[10]\,
      S(0) => \sect_cnt_reg_n_6_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_6\,
      CO(3) => \sect_cnt0_carry__2_n_6\,
      CO(2) => \sect_cnt0_carry__2_n_7\,
      CO(1) => \sect_cnt0_carry__2_n_8\,
      CO(0) => \sect_cnt0_carry__2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sect_cnt0_carry__2_n_10\,
      O(2) => \sect_cnt0_carry__2_n_11\,
      O(1) => \sect_cnt0_carry__2_n_12\,
      O(0) => \sect_cnt0_carry__2_n_13\,
      S(3) => \sect_cnt_reg_n_6_[16]\,
      S(2) => \sect_cnt_reg_n_6_[15]\,
      S(1) => \sect_cnt_reg_n_6_[14]\,
      S(0) => \sect_cnt_reg_n_6_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_6\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_8\,
      CO(0) => \sect_cnt0_carry__3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2) => \sect_cnt0_carry__3_n_11\,
      O(1) => \sect_cnt0_carry__3_n_12\,
      O(0) => \sect_cnt0_carry__3_n_13\,
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_6_[19]\,
      S(1) => \sect_cnt_reg_n_6_[18]\,
      S(0) => \sect_cnt_reg_n_6_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_29,
      Q => \sect_cnt_reg_n_6_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_6_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_6_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_6_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_6_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_6_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_6_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_6_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_6_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_6_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_6_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_28,
      Q => \sect_cnt_reg_n_6_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_27,
      Q => \sect_cnt_reg_n_6_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_26,
      Q => \sect_cnt_reg_n_6_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_25,
      Q => \sect_cnt_reg_n_6_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_6_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_6_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_6_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_6_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_85,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_6_[9]\,
      R => SR(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[2]\,
      I1 => \end_addr_buf_reg_n_6_[2]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_6\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[3]\,
      I1 => \end_addr_buf_reg_n_6_[3]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_6\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[4]\,
      I1 => \end_addr_buf_reg_n_6_[4]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_6\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[5]\,
      I1 => \end_addr_buf_reg_n_6_[5]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_6\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[6]\,
      I1 => \end_addr_buf_reg_n_6_[6]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_6\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[7]\,
      I1 => \end_addr_buf_reg_n_6_[7]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_6\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[8]\,
      I1 => \end_addr_buf_reg_n_6_[8]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_6\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[9]\,
      I1 => \end_addr_buf_reg_n_6_[9]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_6\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[10]\,
      I1 => \end_addr_buf_reg_n_6_[10]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_6\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_buf_reg_n_6_[11]\,
      I1 => \end_addr_buf_reg_n_6_[11]\,
      I2 => \beat_len_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_6\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[0]_i_1_n_6\,
      Q => p_1_in(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[1]_i_1_n_6\,
      Q => p_1_in(1),
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[2]_i_1_n_6\,
      Q => p_1_in(2),
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[3]_i_1_n_6\,
      Q => p_1_in(3),
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[4]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[5]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[6]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[7]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[8]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[9]_i_2_n_6\,
      Q => \sect_len_buf_reg_n_6_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[10]\,
      Q => \start_addr_buf_reg_n_6_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[11]\,
      Q => \start_addr_buf_reg_n_6_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[12]\,
      Q => \start_addr_buf_reg_n_6_[12]\,
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[13]\,
      Q => \start_addr_buf_reg_n_6_[13]\,
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[14]\,
      Q => \start_addr_buf_reg_n_6_[14]\,
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[15]\,
      Q => \start_addr_buf_reg_n_6_[15]\,
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[16]\,
      Q => \start_addr_buf_reg_n_6_[16]\,
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[17]\,
      Q => \start_addr_buf_reg_n_6_[17]\,
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[18]\,
      Q => \start_addr_buf_reg_n_6_[18]\,
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[19]\,
      Q => \start_addr_buf_reg_n_6_[19]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[20]\,
      Q => \start_addr_buf_reg_n_6_[20]\,
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[21]\,
      Q => \start_addr_buf_reg_n_6_[21]\,
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[22]\,
      Q => \start_addr_buf_reg_n_6_[22]\,
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[23]\,
      Q => \start_addr_buf_reg_n_6_[23]\,
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[24]\,
      Q => \start_addr_buf_reg_n_6_[24]\,
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[25]\,
      Q => \start_addr_buf_reg_n_6_[25]\,
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[26]\,
      Q => \start_addr_buf_reg_n_6_[26]\,
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[27]\,
      Q => \start_addr_buf_reg_n_6_[27]\,
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[28]\,
      Q => \start_addr_buf_reg_n_6_[28]\,
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[29]\,
      Q => \start_addr_buf_reg_n_6_[29]\,
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[2]\,
      Q => \start_addr_buf_reg_n_6_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[30]\,
      Q => \start_addr_buf_reg_n_6_[30]\,
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[31]\,
      Q => \start_addr_buf_reg_n_6_[31]\,
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[3]\,
      Q => \start_addr_buf_reg_n_6_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[4]\,
      Q => \start_addr_buf_reg_n_6_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[5]\,
      Q => \start_addr_buf_reg_n_6_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[6]\,
      Q => \start_addr_buf_reg_n_6_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[7]\,
      Q => \start_addr_buf_reg_n_6_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[8]\,
      Q => \start_addr_buf_reg_n_6_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_6_[9]\,
      Q => \start_addr_buf_reg_n_6_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_6_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_6_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_6_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_6_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_6_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_6_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_6_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_6_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_6_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_6_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_6_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_6_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_6_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_6_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_6_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_6_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_6_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_6_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_6_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_6_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_72,
      Q => \start_addr_reg_n_6_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_6_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_6_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_71,
      Q => \start_addr_reg_n_6_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_70,
      Q => \start_addr_reg_n_6_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_69,
      Q => \start_addr_reg_n_6_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_68,
      Q => \start_addr_reg_n_6_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_67,
      Q => \start_addr_reg_n_6_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_66,
      Q => \start_addr_reg_n_6_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_6_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BREADY : out STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WLAST : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    \fullIndex_1_reg_168_reg[12]\ : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter6_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter7_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : out STD_LOGIC;
    \i2_reg_400_reg[15]\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    i1_reg_389_reg_0_sp_1 : out STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter6_reg : out STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg_0 : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 20 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_51_reg_1686_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    \i2_reg_400_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp4_iter0_reg : out STD_LOGIC;
    \out_pix4_sum2_reg_1871_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp3_iter0_reg : out STD_LOGIC;
    I_BREADY4 : out STD_LOGIC;
    \out_pix4_sum1_reg_1851_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp5_iter0_reg : out STD_LOGIC;
    i1_reg_389_reg_1_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_9_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_10_sp_1 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    i2_reg_4000 : out STD_LOGIC;
    \reg_475_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem0_RREADY : out STD_LOGIC;
    \gmem0_addr_read_reg_1671_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    edge_val_1_i_reg_17870 : out STD_LOGIC;
    \gmem0_addr_1_read_reg_1661_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_1_reg_1676_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg_0 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    grp_getVal_fu_444_ap_start_reg_reg : out STD_LOGIC;
    \exitcond2_reg_1838_reg[0]\ : out STD_LOGIC;
    \tmp_10_reg_1818_reg[0]\ : out STD_LOGIC;
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\ : out STD_LOGIC;
    \tmp_31_reg_1867_reg[0]\ : out STD_LOGIC;
    \edge_val_1_i1_reg_1813_reg[7]\ : out STD_LOGIC;
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\ : out STD_LOGIC;
    \tmp_20_reg_1847_reg[0]\ : out STD_LOGIC;
    \i1_reg_389_reg[0]_0\ : out STD_LOGIC;
    i1_reg_389_reg_2_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_3_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_4_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_5_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_6_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_7_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_8_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\ : out STD_LOGIC;
    \y_weight_2_2_reg_1797_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \m_axi_gmem1_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    i4_reg_4220 : out STD_LOGIC;
    i3_reg_4110 : out STD_LOGIC;
    \edge_val_1_i_reg_1787_reg[7]\ : out STD_LOGIC;
    \reg_470_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_val_1_i1_reg_1813_reg[7]_0\ : out STD_LOGIC;
    \throttl_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt10_out__4\ : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    \throttl_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_getVal_fu_444_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    tmp_31_fu_1491_p2 : in STD_LOGIC;
    ap_enable_reg_pp4_iter0 : in STD_LOGIC;
    ap_enable_reg_pp4_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    ap_enable_reg_pp4_iter6 : in STD_LOGIC;
    ap_enable_reg_pp4_iter7_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg : in STD_LOGIC;
    ap_block_pp5_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    tmp_20_fu_1460_p2 : in STD_LOGIC;
    ap_enable_reg_pp3_iter6 : in STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem1_addr_6_reg_1887_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum2_reg_1871_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_31_reg_1867_reg[0]_0\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter6_reg : in STD_LOGIC;
    tmp_31_reg_1867 : in STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg_1 : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp4_iter2 : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter1_reg : in STD_LOGIC;
    tmp_20_reg_1847_pp3_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    gmem1_ARREADY : in STD_LOGIC;
    tmp_20_reg_1847_pp3_iter6_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    tmp_20_reg_1847 : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp5_iter0 : in STD_LOGIC;
    exitcond1_fu_1532_p2 : in STD_LOGIC;
    i1_reg_389_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \i1_reg_389_reg[6]_0\ : in STD_LOGIC;
    \tmp_10_reg_1818_reg[0]_0\ : in STD_LOGIC;
    \exitcond2_reg_1838_reg[0]_0\ : in STD_LOGIC;
    exitcond2_fu_1448_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix4_sum8_reg_1827_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    tmp_cast1_reg_1562 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum1_reg_1851_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_1_mid2_reg_1603_reg[0]_1\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[53]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : in STD_LOGIC;
    p_i_fu_1208_p3 : in STD_LOGIC;
    p_i1_fu_1395_p3 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    throttl_cnt1 : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \req_en__6\ : in STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : in STD_LOGIC;
    \throttl_cnt_reg[3]\ : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_write : entity is "sobel_filter_gmem1_m_axi_write";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_write;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^i_bready4\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_0 : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_9\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_9\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_9\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_8\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_9\ : STD_LOGIC;
  signal \align_len_reg_n_6_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[16]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[17]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[18]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[19]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[20]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[21]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[22]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_6_[9]\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp3_iter6_reg\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_56 : STD_LOGIC;
  signal buff_wdata_n_57 : STD_LOGIC;
  signal buff_wdata_n_58 : STD_LOGIC;
  signal buff_wdata_n_59 : STD_LOGIC;
  signal buff_wdata_n_60 : STD_LOGIC;
  signal buff_wdata_n_61 : STD_LOGIC;
  signal buff_wdata_n_62 : STD_LOGIC;
  signal buff_wdata_n_63 : STD_LOGIC;
  signal buff_wdata_n_64 : STD_LOGIC;
  signal buff_wdata_n_65 : STD_LOGIC;
  signal buff_wdata_n_66 : STD_LOGIC;
  signal buff_wdata_n_67 : STD_LOGIC;
  signal buff_wdata_n_68 : STD_LOGIC;
  signal buff_wdata_n_69 : STD_LOGIC;
  signal buff_wdata_n_70 : STD_LOGIC;
  signal buff_wdata_n_71 : STD_LOGIC;
  signal buff_wdata_n_72 : STD_LOGIC;
  signal buff_wdata_n_73 : STD_LOGIC;
  signal buff_wdata_n_74 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_6\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_6_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_6\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \end_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_n_8\ : STD_LOGIC;
  signal \end_addr_carry__2_n_9\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_6\ : STD_LOGIC;
  signal \end_addr_carry__3_n_7\ : STD_LOGIC;
  signal \end_addr_carry__3_n_8\ : STD_LOGIC;
  signal \end_addr_carry__3_n_9\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_6\ : STD_LOGIC;
  signal \end_addr_carry__4_n_7\ : STD_LOGIC;
  signal \end_addr_carry__4_n_8\ : STD_LOGIC;
  signal \end_addr_carry__4_n_9\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_6\ : STD_LOGIC;
  signal \end_addr_carry__5_n_7\ : STD_LOGIC;
  signal \end_addr_carry__5_n_8\ : STD_LOGIC;
  signal \end_addr_carry__5_n_9\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__6_n_9\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_6\ : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_10 : STD_LOGIC;
  signal fifo_resp_n_11 : STD_LOGIC;
  signal fifo_resp_n_15 : STD_LOGIC;
  signal fifo_resp_n_16 : STD_LOGIC;
  signal fifo_resp_n_6 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_resp_to_user_n_24 : STD_LOGIC;
  signal fifo_resp_to_user_n_25 : STD_LOGIC;
  signal fifo_resp_to_user_n_26 : STD_LOGIC;
  signal fifo_resp_to_user_n_27 : STD_LOGIC;
  signal fifo_resp_to_user_n_28 : STD_LOGIC;
  signal fifo_resp_to_user_n_29 : STD_LOGIC;
  signal fifo_resp_to_user_n_30 : STD_LOGIC;
  signal fifo_resp_to_user_n_31 : STD_LOGIC;
  signal fifo_resp_to_user_n_32 : STD_LOGIC;
  signal fifo_resp_to_user_n_33 : STD_LOGIC;
  signal fifo_resp_to_user_n_34 : STD_LOGIC;
  signal fifo_resp_to_user_n_35 : STD_LOGIC;
  signal fifo_resp_to_user_n_36 : STD_LOGIC;
  signal fifo_resp_to_user_n_37 : STD_LOGIC;
  signal fifo_resp_to_user_n_38 : STD_LOGIC;
  signal fifo_resp_to_user_n_39 : STD_LOGIC;
  signal fifo_resp_to_user_n_40 : STD_LOGIC;
  signal fifo_resp_to_user_n_41 : STD_LOGIC;
  signal fifo_resp_to_user_n_42 : STD_LOGIC;
  signal fifo_resp_to_user_n_43 : STD_LOGIC;
  signal fifo_resp_to_user_n_44 : STD_LOGIC;
  signal fifo_resp_to_user_n_45 : STD_LOGIC;
  signal fifo_resp_to_user_n_46 : STD_LOGIC;
  signal fifo_resp_to_user_n_47 : STD_LOGIC;
  signal fifo_resp_to_user_n_48 : STD_LOGIC;
  signal fifo_resp_to_user_n_49 : STD_LOGIC;
  signal fifo_resp_to_user_n_50 : STD_LOGIC;
  signal fifo_resp_to_user_n_51 : STD_LOGIC;
  signal fifo_resp_to_user_n_52 : STD_LOGIC;
  signal fifo_resp_to_user_n_53 : STD_LOGIC;
  signal fifo_resp_to_user_n_54 : STD_LOGIC;
  signal fifo_resp_to_user_n_55 : STD_LOGIC;
  signal fifo_resp_to_user_n_56 : STD_LOGIC;
  signal fifo_resp_to_user_n_57 : STD_LOGIC;
  signal fifo_resp_to_user_n_58 : STD_LOGIC;
  signal fifo_resp_to_user_n_59 : STD_LOGIC;
  signal fifo_resp_to_user_n_61 : STD_LOGIC;
  signal fifo_resp_to_user_n_62 : STD_LOGIC;
  signal fifo_resp_to_user_n_63 : STD_LOGIC;
  signal fifo_resp_to_user_n_64 : STD_LOGIC;
  signal fifo_resp_to_user_n_65 : STD_LOGIC;
  signal fifo_resp_to_user_n_71 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 52 downto 32 );
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_n_87 : STD_LOGIC;
  signal fifo_wreq_n_88 : STD_LOGIC;
  signal fifo_wreq_n_89 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_n_90 : STD_LOGIC;
  signal fifo_wreq_n_91 : STD_LOGIC;
  signal fifo_wreq_n_92 : STD_LOGIC;
  signal fifo_wreq_n_93 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_6 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__0_n_8\ : STD_LOGIC;
  signal \first_sect_carry__0_n_9\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_6\ : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal first_sect_carry_n_8 : STD_LOGIC;
  signal first_sect_carry_n_9 : STD_LOGIC;
  signal gmem1_AWREADY : STD_LOGIC;
  signal gmem1_WREADY : STD_LOGIC;
  signal i1_reg_389_reg_0_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_10_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_1_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_2_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_3_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_4_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_5_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_6_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_7_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_8_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_9_sn_1 : STD_LOGIC;
  signal \^i2_reg_400_reg[0]\ : STD_LOGIC;
  signal \^i2_reg_400_reg[15]\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_8\ : STD_LOGIC;
  signal \last_sect_carry__0_n_9\ : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal last_sect_carry_n_8 : STD_LOGIC;
  signal last_sect_carry_n_9 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem1_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_bready\ : STD_LOGIC;
  signal \^m_axi_gmem1_wlast\ : STD_LOGIC;
  signal \^m_axi_gmem1_wvalid\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_26_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal rs_wreq_n_15 : STD_LOGIC;
  signal rs_wreq_n_27 : STD_LOGIC;
  signal rs_wreq_n_28 : STD_LOGIC;
  signal rs_wreq_n_29 : STD_LOGIC;
  signal rs_wreq_n_31 : STD_LOGIC;
  signal rs_wreq_n_34 : STD_LOGIC;
  signal rs_wreq_n_44 : STD_LOGIC;
  signal rs_wreq_n_45 : STD_LOGIC;
  signal rs_wreq_n_46 : STD_LOGIC;
  signal rs_wreq_n_47 : STD_LOGIC;
  signal rs_wreq_n_48 : STD_LOGIC;
  signal rs_wreq_n_49 : STD_LOGIC;
  signal rs_wreq_n_50 : STD_LOGIC;
  signal rs_wreq_n_51 : STD_LOGIC;
  signal rs_wreq_n_52 : STD_LOGIC;
  signal rs_wreq_n_53 : STD_LOGIC;
  signal rs_wreq_n_54 : STD_LOGIC;
  signal rs_wreq_n_55 : STD_LOGIC;
  signal rs_wreq_n_56 : STD_LOGIC;
  signal rs_wreq_n_57 : STD_LOGIC;
  signal rs_wreq_n_58 : STD_LOGIC;
  signal rs_wreq_n_59 : STD_LOGIC;
  signal rs_wreq_n_60 : STD_LOGIC;
  signal rs_wreq_n_61 : STD_LOGIC;
  signal rs_wreq_n_62 : STD_LOGIC;
  signal rs_wreq_n_63 : STD_LOGIC;
  signal rs_wreq_n_64 : STD_LOGIC;
  signal rs_wreq_n_65 : STD_LOGIC;
  signal rs_wreq_n_66 : STD_LOGIC;
  signal rs_wreq_n_67 : STD_LOGIC;
  signal rs_wreq_n_68 : STD_LOGIC;
  signal rs_wreq_n_69 : STD_LOGIC;
  signal rs_wreq_n_70 : STD_LOGIC;
  signal rs_wreq_n_71 : STD_LOGIC;
  signal rs_wreq_n_72 : STD_LOGIC;
  signal rs_wreq_n_73 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \sect_addr_buf_reg_n_6_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_6_[9]\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_9\ : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \sect_len_buf[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_6\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_6_[3]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \start_addr_reg_n_6_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_6_[9]\ : STD_LOGIC;
  signal \^throttl_cnt10_out__4\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_6 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair283";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair276";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair308";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  I_BREADY4 <= \^i_bready4\;
  SR(0) <= \^sr\(0);
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp3_iter6_reg <= \^ap_enable_reg_pp3_iter6_reg\;
  i1_reg_389_reg_0_sp_1 <= i1_reg_389_reg_0_sn_1;
  i1_reg_389_reg_10_sp_1 <= i1_reg_389_reg_10_sn_1;
  i1_reg_389_reg_1_sp_1 <= i1_reg_389_reg_1_sn_1;
  i1_reg_389_reg_2_sp_1 <= i1_reg_389_reg_2_sn_1;
  i1_reg_389_reg_3_sp_1 <= i1_reg_389_reg_3_sn_1;
  i1_reg_389_reg_4_sp_1 <= i1_reg_389_reg_4_sn_1;
  i1_reg_389_reg_5_sp_1 <= i1_reg_389_reg_5_sn_1;
  i1_reg_389_reg_6_sp_1 <= i1_reg_389_reg_6_sn_1;
  i1_reg_389_reg_7_sp_1 <= i1_reg_389_reg_7_sn_1;
  i1_reg_389_reg_8_sp_1 <= i1_reg_389_reg_8_sn_1;
  i1_reg_389_reg_9_sp_1 <= i1_reg_389_reg_9_sn_1;
  \i2_reg_400_reg[0]\ <= \^i2_reg_400_reg[0]\;
  \i2_reg_400_reg[15]\ <= \^i2_reg_400_reg[15]\;
  m_axi_gmem1_AWADDR(29 downto 0) <= \^m_axi_gmem1_awaddr\(29 downto 0);
  \m_axi_gmem1_AWLEN[3]\(3 downto 0) <= \^m_axi_gmem1_awlen[3]\(3 downto 0);
  m_axi_gmem1_BREADY <= \^m_axi_gmem1_bready\;
  m_axi_gmem1_WLAST <= \^m_axi_gmem1_wlast\;
  m_axi_gmem1_WVALID <= \^m_axi_gmem1_wvalid\;
  \throttl_cnt10_out__4\ <= \^throttl_cnt10_out__4\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_6\,
      CO(2) => \align_len0_inferred__1/i__carry_n_7\,
      CO(1) => \align_len0_inferred__1/i__carry_n_8\,
      CO(0) => \align_len0_inferred__1/i__carry_n_9\,
      CYINIT => '0',
      DI(3) => fifo_wreq_data(39),
      DI(2) => '0',
      DI(1) => fifo_wreq_data(32),
      DI(0) => '0',
      O(3 downto 2) => align_len0(9 downto 8),
      O(1) => align_len0(2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3) => fifo_wreq_n_84,
      S(2) => '1',
      S(1) => fifo_wreq_n_85,
      S(0) => '1'
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_6\,
      CO(3) => \align_len0_inferred__1/i__carry__0_n_6\,
      CO(2) => \align_len0_inferred__1/i__carry__0_n_7\,
      CO(1) => \align_len0_inferred__1/i__carry__0_n_8\,
      CO(0) => \align_len0_inferred__1/i__carry__0_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => fifo_wreq_data(42 downto 40),
      O(3) => align_len0(14),
      O(2 downto 0) => align_len0(12 downto 10),
      S(3) => '1',
      S(2) => fifo_wreq_n_81,
      S(1) => fifo_wreq_n_82,
      S(0) => fifo_wreq_n_83
    );
\align_len0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__0_n_6\,
      CO(3) => \align_len0_inferred__1/i__carry__1_n_6\,
      CO(2) => \align_len0_inferred__1/i__carry__1_n_7\,
      CO(1) => \align_len0_inferred__1/i__carry__1_n_8\,
      CO(0) => \align_len0_inferred__1/i__carry__1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => fifo_wreq_data(48 downto 47),
      DI(1) => '0',
      DI(0) => fifo_wreq_data(45),
      O(3 downto 0) => align_len0(18 downto 15),
      S(3) => fifo_wreq_n_78,
      S(2) => fifo_wreq_n_79,
      S(1) => '1',
      S(0) => fifo_wreq_n_80
    );
\align_len0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__1_n_6\,
      CO(3) => \align_len0_inferred__1/i__carry__2_n_6\,
      CO(2) => \align_len0_inferred__1/i__carry__2_n_7\,
      CO(1) => \align_len0_inferred__1/i__carry__2_n_8\,
      CO(0) => \align_len0_inferred__1/i__carry__2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(52 downto 49),
      O(3 downto 0) => align_len0(22 downto 19),
      S(3) => fifo_wreq_n_74,
      S(2) => fifo_wreq_n_75,
      S(1) => fifo_wreq_n_76,
      S(0) => fifo_wreq_n_77
    );
\align_len0_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__2_n_6\,
      CO(3 downto 0) => \NLW_align_len0_inferred__1/i__carry__3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_inferred__1/i__carry__3_O_UNCONNECTED\(3 downto 1),
      O(0) => align_len0(31),
      S(3 downto 0) => B"0001"
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(10),
      Q => \align_len_reg_n_6_[10]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(11),
      Q => \align_len_reg_n_6_[11]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(12),
      Q => \align_len_reg_n_6_[12]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(14),
      Q => \align_len_reg_n_6_[14]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(15),
      Q => \align_len_reg_n_6_[15]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(16),
      Q => \align_len_reg_n_6_[16]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(17),
      Q => \align_len_reg_n_6_[17]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(18),
      Q => \align_len_reg_n_6_[18]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(19),
      Q => \align_len_reg_n_6_[19]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(20),
      Q => \align_len_reg_n_6_[20]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(21),
      Q => \align_len_reg_n_6_[21]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(22),
      Q => \align_len_reg_n_6_[22]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(2),
      Q => \align_len_reg_n_6_[2]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(31),
      Q => \align_len_reg_n_6_[31]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(8),
      Q => \align_len_reg_n_6_[8]\,
      R => fifo_wreq_n_8
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(9),
      Q => \align_len_reg_n_6_[9]\,
      R => fifo_wreq_n_8
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_6_[2]\,
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_6_[8]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_6_[9]\,
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_6_[10]\,
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_6_[11]\,
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
buff_wdata: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_buffer
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(4) => Q(21),
      Q(3) => Q(14),
      Q(2 downto 1) => Q(12 downto 11),
      Q(0) => Q(5),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[26]\ => i1_reg_389_reg_0_sn_1,
      \ap_CS_fsm_reg[27]\(0) => \ap_CS_fsm_reg[27]\(0),
      \ap_CS_fsm_reg[32]\ => \^i2_reg_400_reg[15]\,
      \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\ => \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\,
      \ap_CS_fsm_reg[49]\ => buff_wdata_n_15,
      ap_NS_fsm(2) => ap_NS_fsm(19),
      ap_NS_fsm(1) => ap_NS_fsm(9),
      ap_NS_fsm(0) => ap_NS_fsm(4),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_2,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => ap_enable_reg_pp2_iter0_reg,
      ap_enable_reg_pp2_iter1_reg => ap_enable_reg_pp2_iter1_reg,
      ap_enable_reg_pp2_iter1_reg_0 => buff_wdata_n_10,
      ap_enable_reg_pp2_iter1_reg_1 => ap_enable_reg_pp2_iter1_reg_0,
      ap_enable_reg_pp5_iter0 => ap_enable_reg_pp5_iter0,
      ap_enable_reg_pp5_iter1_reg => ap_enable_reg_pp5_iter1_reg,
      ap_enable_reg_pp5_iter2_reg => ap_enable_reg_pp5_iter2_reg_0,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg_0 => fifo_resp_to_user_n_71,
      ap_reg_ioackin_gmem1_WREADY_reg_1 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WVALID_Dummy_reg\ => buff_wdata_n_38,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \^m_axi_gmem1_wvalid\,
      \bus_equal_gen.len_cnt_reg[7]\(1 downto 0) => \bus_equal_gen.len_cnt_reg__0\(7 downto 6),
      \bus_equal_gen.strb_buf_reg[3]\(35 downto 32) => tmp_strb(3 downto 0),
      \bus_equal_gen.strb_buf_reg[3]\(31) => buff_wdata_n_43,
      \bus_equal_gen.strb_buf_reg[3]\(30) => buff_wdata_n_44,
      \bus_equal_gen.strb_buf_reg[3]\(29) => buff_wdata_n_45,
      \bus_equal_gen.strb_buf_reg[3]\(28) => buff_wdata_n_46,
      \bus_equal_gen.strb_buf_reg[3]\(27) => buff_wdata_n_47,
      \bus_equal_gen.strb_buf_reg[3]\(26) => buff_wdata_n_48,
      \bus_equal_gen.strb_buf_reg[3]\(25) => buff_wdata_n_49,
      \bus_equal_gen.strb_buf_reg[3]\(24) => buff_wdata_n_50,
      \bus_equal_gen.strb_buf_reg[3]\(23) => buff_wdata_n_51,
      \bus_equal_gen.strb_buf_reg[3]\(22) => buff_wdata_n_52,
      \bus_equal_gen.strb_buf_reg[3]\(21) => buff_wdata_n_53,
      \bus_equal_gen.strb_buf_reg[3]\(20) => buff_wdata_n_54,
      \bus_equal_gen.strb_buf_reg[3]\(19) => buff_wdata_n_55,
      \bus_equal_gen.strb_buf_reg[3]\(18) => buff_wdata_n_56,
      \bus_equal_gen.strb_buf_reg[3]\(17) => buff_wdata_n_57,
      \bus_equal_gen.strb_buf_reg[3]\(16) => buff_wdata_n_58,
      \bus_equal_gen.strb_buf_reg[3]\(15) => buff_wdata_n_59,
      \bus_equal_gen.strb_buf_reg[3]\(14) => buff_wdata_n_60,
      \bus_equal_gen.strb_buf_reg[3]\(13) => buff_wdata_n_61,
      \bus_equal_gen.strb_buf_reg[3]\(12) => buff_wdata_n_62,
      \bus_equal_gen.strb_buf_reg[3]\(11) => buff_wdata_n_63,
      \bus_equal_gen.strb_buf_reg[3]\(10) => buff_wdata_n_64,
      \bus_equal_gen.strb_buf_reg[3]\(9) => buff_wdata_n_65,
      \bus_equal_gen.strb_buf_reg[3]\(8) => buff_wdata_n_66,
      \bus_equal_gen.strb_buf_reg[3]\(7) => buff_wdata_n_67,
      \bus_equal_gen.strb_buf_reg[3]\(6) => buff_wdata_n_68,
      \bus_equal_gen.strb_buf_reg[3]\(5) => buff_wdata_n_69,
      \bus_equal_gen.strb_buf_reg[3]\(4) => buff_wdata_n_70,
      \bus_equal_gen.strb_buf_reg[3]\(3) => buff_wdata_n_71,
      \bus_equal_gen.strb_buf_reg[3]\(2) => buff_wdata_n_72,
      \bus_equal_gen.strb_buf_reg[3]\(1) => buff_wdata_n_73,
      \bus_equal_gen.strb_buf_reg[3]\(0) => buff_wdata_n_74,
      data_valid => data_valid,
      exitcond1_fu_1532_p2 => exitcond1_fu_1532_p2,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      exitcond2_fu_1448_p2 => exitcond2_fu_1448_p2,
      \exitcond2_reg_1838_reg[0]\ => \exitcond2_reg_1838_reg[0]\,
      \exitcond2_reg_1838_reg[0]_0\ => \exitcond2_reg_1838_reg[0]_0\,
      gmem1_AWREADY => gmem1_AWREADY,
      gmem1_WREADY => gmem1_WREADY,
      i1_reg_389_reg(10 downto 0) => i1_reg_389_reg(10 downto 0),
      \i1_reg_389_reg[6]_0\ => \i1_reg_389_reg[6]_0\,
      i1_reg_389_reg_0_sp_1 => \i1_reg_389_reg[0]_0\,
      i1_reg_389_reg_10_sp_1 => i1_reg_389_reg_10_sn_1,
      i1_reg_389_reg_1_sp_1 => i1_reg_389_reg_1_sn_1,
      i1_reg_389_reg_2_sp_1 => i1_reg_389_reg_2_sn_1,
      i1_reg_389_reg_3_sp_1 => i1_reg_389_reg_3_sn_1,
      i1_reg_389_reg_4_sp_1 => i1_reg_389_reg_4_sn_1,
      i1_reg_389_reg_5_sp_1 => i1_reg_389_reg_5_sn_1,
      i1_reg_389_reg_6_sp_1 => i1_reg_389_reg_6_sn_1,
      i1_reg_389_reg_7_sp_1 => i1_reg_389_reg_7_sn_1,
      i1_reg_389_reg_8_sp_1 => i1_reg_389_reg_8_sn_1,
      i1_reg_389_reg_9_sp_1 => i1_reg_389_reg_9_sn_1,
      i2_reg_4000 => i2_reg_4000,
      \i2_reg_400_reg[0]\ => \^i2_reg_400_reg[0]\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      mem_reg_0 => mem_reg_0,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      \q_reg[0]\ => buff_wdata_n_37,
      \tmp_10_reg_1818_reg[0]\ => \tmp_10_reg_1818_reg[0]\,
      \tmp_10_reg_1818_reg[0]_0\ => \tmp_10_reg_1818_reg[0]_0\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_16\,
      Q => \^m_axi_gmem1_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_38,
      Q => \^m_axi_gmem1_wvalid\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_74,
      Q => m_axi_gmem1_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_64,
      Q => m_axi_gmem1_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_63,
      Q => m_axi_gmem1_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_62,
      Q => m_axi_gmem1_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_61,
      Q => m_axi_gmem1_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_60,
      Q => m_axi_gmem1_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_59,
      Q => m_axi_gmem1_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_58,
      Q => m_axi_gmem1_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_57,
      Q => m_axi_gmem1_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_56,
      Q => m_axi_gmem1_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_55,
      Q => m_axi_gmem1_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_73,
      Q => m_axi_gmem1_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_54,
      Q => m_axi_gmem1_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_53,
      Q => m_axi_gmem1_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_52,
      Q => m_axi_gmem1_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_51,
      Q => m_axi_gmem1_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_50,
      Q => m_axi_gmem1_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_49,
      Q => m_axi_gmem1_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_48,
      Q => m_axi_gmem1_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_47,
      Q => m_axi_gmem1_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_46,
      Q => m_axi_gmem1_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_45,
      Q => m_axi_gmem1_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_72,
      Q => m_axi_gmem1_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_gmem1_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_gmem1_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_71,
      Q => m_axi_gmem1_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_70,
      Q => m_axi_gmem1_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_69,
      Q => m_axi_gmem1_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_68,
      Q => m_axi_gmem1_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_67,
      Q => m_axi_gmem1_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_66,
      Q => m_axi_gmem1_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_65,
      Q => m_axi_gmem1_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo
     port map (
      E(0) => p_30_in,
      Q(9 downto 4) => sect_len_buf(9 downto 4),
      Q(3) => \sect_len_buf_reg_n_6_[3]\,
      Q(2) => \sect_len_buf_reg_n_6_[2]\,
      Q(1) => \sect_len_buf_reg_n_6_[1]\,
      Q(0) => \sect_len_buf_reg_n_6_[0]\,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \bus_equal_gen.fifo_burst_n_16\,
      \bus_equal_gen.WVALID_Dummy_reg\ => \^m_axi_gmem1_wvalid\,
      \bus_equal_gen.len_cnt_reg[5]\(5 downto 0) => \bus_equal_gen.len_cnt_reg__0\(5 downto 0),
      \bus_equal_gen.len_cnt_reg[7]\(0) => \bus_equal_gen.fifo_burst_n_8\,
      \bus_equal_gen.len_cnt_reg[7]_0\ => buff_wdata_n_37,
      \could_multi_bursts.awlen_buf_reg[3]\ => \bus_equal_gen.fifo_burst_n_13\,
      \could_multi_bursts.awlen_buf_reg[3]_0\ => \bus_equal_gen.fifo_burst_n_14\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_valid => data_valid,
      fifo_burst_ready => fifo_burst_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_gmem1_WLAST => \^m_axi_gmem1_wlast\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(0),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(1),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(2),
      I3 => \bus_equal_gen.len_cnt_reg__0\(3),
      O => \p_0_in__1\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(2),
      I1 => \bus_equal_gen.len_cnt_reg__0\(0),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(3),
      I4 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \p_0_in__1\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(3),
      I1 => \bus_equal_gen.len_cnt_reg__0\(1),
      I2 => \bus_equal_gen.len_cnt_reg__0\(0),
      I3 => \bus_equal_gen.len_cnt_reg__0\(2),
      I4 => \bus_equal_gen.len_cnt_reg__0\(4),
      I5 => \bus_equal_gen.len_cnt_reg__0\(5),
      O => \p_0_in__1\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt[7]_i_3_n_6\,
      I1 => \bus_equal_gen.len_cnt_reg__0\(6),
      O => \p_0_in__1\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt[7]_i_3_n_6\,
      I1 => \bus_equal_gen.len_cnt_reg__0\(6),
      I2 => \bus_equal_gen.len_cnt_reg__0\(7),
      O => \p_0_in__1\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg__0\(5),
      I1 => \bus_equal_gen.len_cnt_reg__0\(3),
      I2 => \bus_equal_gen.len_cnt_reg__0\(1),
      I3 => \bus_equal_gen.len_cnt_reg__0\(0),
      I4 => \bus_equal_gen.len_cnt_reg__0\(2),
      I5 => \bus_equal_gen.len_cnt_reg__0\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_6\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(0),
      Q => \bus_equal_gen.len_cnt_reg__0\(0),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(1),
      Q => \bus_equal_gen.len_cnt_reg__0\(1),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(2),
      Q => \bus_equal_gen.len_cnt_reg__0\(2),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(3),
      Q => \bus_equal_gen.len_cnt_reg__0\(3),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(4),
      Q => \bus_equal_gen.len_cnt_reg__0\(4),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(5),
      Q => \bus_equal_gen.len_cnt_reg__0\(5),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(6),
      Q => \bus_equal_gen.len_cnt_reg__0\(6),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(7),
      Q => \bus_equal_gen.len_cnt_reg__0\(7),
      R => \bus_equal_gen.fifo_burst_n_8\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_gmem1_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_gmem1_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_gmem1_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_gmem1_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_11,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(2),
      I1 => \^m_axi_gmem1_awlen[3]\(2),
      I2 => \^m_axi_gmem1_awlen[3]\(1),
      I3 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_6\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(1),
      I1 => \^m_axi_gmem1_awlen[3]\(1),
      I2 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_6\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(0),
      I1 => \^m_axi_gmem1_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_6\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(4),
      I1 => \^m_axi_gmem1_awlen[3]\(2),
      I2 => \^m_axi_gmem1_awlen[3]\(0),
      I3 => \^m_axi_gmem1_awlen[3]\(1),
      I4 => \^m_axi_gmem1_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_6\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem1_awaddr\(3),
      I1 => \^m_axi_gmem1_awlen[3]\(3),
      I2 => \^m_axi_gmem1_awlen[3]\(2),
      I3 => \^m_axi_gmem1_awlen[3]\(0),
      I4 => \^m_axi_gmem1_awlen[3]\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_6\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_6_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_6\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_gmem1_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_gmem1_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_gmem1_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem1_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_gmem1_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_gmem1_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_gmem1_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_gmem1_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_gmem1_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_gmem1_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_gmem1_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_gmem1_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_gmem1_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_gmem1_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_gmem1_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_gmem1_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_gmem1_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_gmem1_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_gmem1_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_gmem1_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem1_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_gmem1_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_gmem1_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_gmem1_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_gmem1_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem1_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_gmem1_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_gmem1_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem1_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_6\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_6\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_6\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_gmem1_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_gmem1_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_gmem1_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_gmem1_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem1_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem1_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_6\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_6\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_gmem1_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^m_axi_gmem1_awlen[3]\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^m_axi_gmem1_awlen[3]\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^m_axi_gmem1_awlen[3]\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^m_axi_gmem1_awlen[3]\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_16,
      Q => \could_multi_bursts.last_sect_buf_reg_n_6\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_resp_n_6
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_resp_n_6
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_resp_n_6
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_resp_n_6
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_resp_n_6
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_resp_n_6
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_10,
      Q => \could_multi_bursts.sect_handling_reg_n_6\,
      R => \^sr\(0)
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[2]\,
      I1 => \align_len_reg_n_6_[2]\,
      O => end_addr(2)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_6_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_6_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_6_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_6_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_6_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_6_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_6_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_6_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_6_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_6_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_6,
      CO(2) => end_addr_carry_n_7,
      CO(1) => end_addr_carry_n_8,
      CO(0) => end_addr_carry_n_9,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[5]\,
      DI(2) => \start_addr_reg_n_6_[4]\,
      DI(1) => \start_addr_reg_n_6_[3]\,
      DI(0) => \start_addr_reg_n_6_[2]\,
      O(3 downto 1) => end_addr(5 downto 3),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__0_n_6\,
      S(2) => \end_addr_carry_i_2__0_n_6\,
      S(1) => \end_addr_carry_i_3__0_n_6\,
      S(0) => \end_addr_carry_i_4__0_n_6\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_6,
      CO(3) => \end_addr_carry__0_n_6\,
      CO(2) => \end_addr_carry__0_n_7\,
      CO(1) => \end_addr_carry__0_n_8\,
      CO(0) => \end_addr_carry__0_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[9]\,
      DI(2) => \start_addr_reg_n_6_[8]\,
      DI(1) => \start_addr_reg_n_6_[7]\,
      DI(0) => \start_addr_reg_n_6_[6]\,
      O(3 downto 0) => end_addr(9 downto 6),
      S(3) => \end_addr_carry__0_i_1__0_n_6\,
      S(2) => \end_addr_carry__0_i_2__0_n_6\,
      S(1) => \end_addr_carry__0_i_3__0_n_6\,
      S(0) => \end_addr_carry__0_i_4__0_n_6\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[9]\,
      I1 => \align_len_reg_n_6_[9]\,
      O => \end_addr_carry__0_i_1__0_n_6\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[8]\,
      I1 => \align_len_reg_n_6_[8]\,
      O => \end_addr_carry__0_i_2__0_n_6\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[7]\,
      I1 => \align_len_reg_n_6_[8]\,
      O => \end_addr_carry__0_i_3__0_n_6\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[6]\,
      I1 => \align_len_reg_n_6_[8]\,
      O => \end_addr_carry__0_i_4__0_n_6\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_6\,
      CO(3) => \end_addr_carry__1_n_6\,
      CO(2) => \end_addr_carry__1_n_7\,
      CO(1) => \end_addr_carry__1_n_8\,
      CO(0) => \end_addr_carry__1_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[13]\,
      DI(2) => \start_addr_reg_n_6_[12]\,
      DI(1) => \start_addr_reg_n_6_[11]\,
      DI(0) => \start_addr_reg_n_6_[10]\,
      O(3 downto 0) => end_addr(13 downto 10),
      S(3) => \end_addr_carry__1_i_1__0_n_6\,
      S(2) => \end_addr_carry__1_i_2__0_n_6\,
      S(1) => \end_addr_carry__1_i_3__0_n_6\,
      S(0) => \end_addr_carry__1_i_4__0_n_6\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[13]\,
      I1 => \align_len_reg_n_6_[14]\,
      O => \end_addr_carry__1_i_1__0_n_6\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[12]\,
      I1 => \align_len_reg_n_6_[12]\,
      O => \end_addr_carry__1_i_2__0_n_6\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[11]\,
      I1 => \align_len_reg_n_6_[11]\,
      O => \end_addr_carry__1_i_3__0_n_6\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[10]\,
      I1 => \align_len_reg_n_6_[10]\,
      O => \end_addr_carry__1_i_4__0_n_6\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_6\,
      CO(3) => \end_addr_carry__2_n_6\,
      CO(2) => \end_addr_carry__2_n_7\,
      CO(1) => \end_addr_carry__2_n_8\,
      CO(0) => \end_addr_carry__2_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[17]\,
      DI(2) => \start_addr_reg_n_6_[16]\,
      DI(1) => \start_addr_reg_n_6_[15]\,
      DI(0) => \start_addr_reg_n_6_[14]\,
      O(3 downto 0) => end_addr(17 downto 14),
      S(3) => \end_addr_carry__2_i_1__0_n_6\,
      S(2) => \end_addr_carry__2_i_2__0_n_6\,
      S(1) => \end_addr_carry__2_i_3__0_n_6\,
      S(0) => \end_addr_carry__2_i_4__0_n_6\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[17]\,
      I1 => \align_len_reg_n_6_[17]\,
      O => \end_addr_carry__2_i_1__0_n_6\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[16]\,
      I1 => \align_len_reg_n_6_[16]\,
      O => \end_addr_carry__2_i_2__0_n_6\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[15]\,
      I1 => \align_len_reg_n_6_[15]\,
      O => \end_addr_carry__2_i_3__0_n_6\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[14]\,
      I1 => \align_len_reg_n_6_[14]\,
      O => \end_addr_carry__2_i_4__0_n_6\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_6\,
      CO(3) => \end_addr_carry__3_n_6\,
      CO(2) => \end_addr_carry__3_n_7\,
      CO(1) => \end_addr_carry__3_n_8\,
      CO(0) => \end_addr_carry__3_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[21]\,
      DI(2) => \start_addr_reg_n_6_[20]\,
      DI(1) => \start_addr_reg_n_6_[19]\,
      DI(0) => \start_addr_reg_n_6_[18]\,
      O(3 downto 0) => end_addr(21 downto 18),
      S(3) => \end_addr_carry__3_i_1__0_n_6\,
      S(2) => \end_addr_carry__3_i_2__0_n_6\,
      S(1) => \end_addr_carry__3_i_3__0_n_6\,
      S(0) => \end_addr_carry__3_i_4__0_n_6\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[21]\,
      I1 => \align_len_reg_n_6_[21]\,
      O => \end_addr_carry__3_i_1__0_n_6\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[20]\,
      I1 => \align_len_reg_n_6_[20]\,
      O => \end_addr_carry__3_i_2__0_n_6\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[19]\,
      I1 => \align_len_reg_n_6_[19]\,
      O => \end_addr_carry__3_i_3__0_n_6\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[18]\,
      I1 => \align_len_reg_n_6_[18]\,
      O => \end_addr_carry__3_i_4__0_n_6\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_6\,
      CO(3) => \end_addr_carry__4_n_6\,
      CO(2) => \end_addr_carry__4_n_7\,
      CO(1) => \end_addr_carry__4_n_8\,
      CO(0) => \end_addr_carry__4_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[25]\,
      DI(2) => \start_addr_reg_n_6_[24]\,
      DI(1) => \start_addr_reg_n_6_[23]\,
      DI(0) => \start_addr_reg_n_6_[22]\,
      O(3 downto 0) => end_addr(25 downto 22),
      S(3) => \end_addr_carry__4_i_1__0_n_6\,
      S(2) => \end_addr_carry__4_i_2__0_n_6\,
      S(1) => \end_addr_carry__4_i_3__0_n_6\,
      S(0) => \end_addr_carry__4_i_4__0_n_6\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[25]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_1__0_n_6\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[24]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_2__0_n_6\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[23]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__4_i_3__0_n_6\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[22]\,
      I1 => \align_len_reg_n_6_[22]\,
      O => \end_addr_carry__4_i_4__0_n_6\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_6\,
      CO(3) => \end_addr_carry__5_n_6\,
      CO(2) => \end_addr_carry__5_n_7\,
      CO(1) => \end_addr_carry__5_n_8\,
      CO(0) => \end_addr_carry__5_n_9\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_6_[29]\,
      DI(2) => \start_addr_reg_n_6_[28]\,
      DI(1) => \start_addr_reg_n_6_[27]\,
      DI(0) => \start_addr_reg_n_6_[26]\,
      O(3 downto 0) => end_addr(29 downto 26),
      S(3) => \end_addr_carry__5_i_1__0_n_6\,
      S(2) => \end_addr_carry__5_i_2__0_n_6\,
      S(1) => \end_addr_carry__5_i_3__0_n_6\,
      S(0) => \end_addr_carry__5_i_4__0_n_6\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[29]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_1__0_n_6\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[28]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_2__0_n_6\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[27]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_3__0_n_6\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[26]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__5_i_4__0_n_6\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_6\,
      CO(3 downto 1) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_carry__6_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \start_addr_reg_n_6_[30]\,
      O(3 downto 2) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => end_addr(31 downto 30),
      S(3 downto 2) => B"00",
      S(1) => \end_addr_carry__6_i_1__0_n_6\,
      S(0) => \end_addr_carry__6_i_2__0_n_6\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[31]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_1__0_n_6\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[30]\,
      I1 => \align_len_reg_n_6_[31]\,
      O => \end_addr_carry__6_i_2__0_n_6\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[5]\,
      I1 => \align_len_reg_n_6_[8]\,
      O => \end_addr_carry_i_1__0_n_6\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[4]\,
      I1 => \align_len_reg_n_6_[8]\,
      O => \end_addr_carry_i_2__0_n_6\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[3]\,
      I1 => \align_len_reg_n_6_[8]\,
      O => \end_addr_carry_i_3__0_n_6\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_6_[2]\,
      I1 => \align_len_reg_n_6_[2]\,
      O => \end_addr_carry_i_4__0_n_6\
    );
fifo_resp: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized1\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => first_sect,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_11,
      \could_multi_bursts.last_sect_buf_reg\ => fifo_resp_n_16,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_6\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => fifo_resp_n_6,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_10,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_6\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_6,
      full_n_reg_0 => \^m_axi_gmem1_bready\,
      \in\(0) => invalid_len_event_reg2,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      p_26_in => p_26_in,
      pop0 => pop0,
      push => push,
      \sect_addr_buf_reg[2]\(0) => fifo_resp_n_8,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_len_buf_reg[5]\ => \bus_equal_gen.fifo_burst_n_14\,
      \sect_len_buf_reg[8]\ => \bus_equal_gen.fifo_burst_n_13\,
      \throttl_cnt_reg[3]\ => \throttl_cnt_reg[3]\,
      \throttl_cnt_reg[7]\ => \throttl_cnt_reg[7]_0\,
      wreq_handling_reg => fifo_resp_n_15,
      wreq_handling_reg_0 => wreq_handling_reg_n_6
    );
fifo_resp_to_user: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized2\
     port map (
      D(32) => fifo_resp_to_user_n_24,
      D(31) => fifo_resp_to_user_n_25,
      D(30) => fifo_resp_to_user_n_26,
      D(29) => fifo_resp_to_user_n_27,
      D(28) => fifo_resp_to_user_n_28,
      D(27) => fifo_resp_to_user_n_29,
      D(26) => fifo_resp_to_user_n_30,
      D(25) => fifo_resp_to_user_n_31,
      D(24) => fifo_resp_to_user_n_32,
      D(23) => fifo_resp_to_user_n_33,
      D(22) => fifo_resp_to_user_n_34,
      D(21) => fifo_resp_to_user_n_35,
      D(20) => fifo_resp_to_user_n_36,
      D(19) => fifo_resp_to_user_n_37,
      D(18) => fifo_resp_to_user_n_38,
      D(17) => fifo_resp_to_user_n_39,
      D(16) => fifo_resp_to_user_n_40,
      D(15) => fifo_resp_to_user_n_41,
      D(14) => fifo_resp_to_user_n_42,
      D(13) => fifo_resp_to_user_n_43,
      D(12) => fifo_resp_to_user_n_44,
      D(11) => fifo_resp_to_user_n_45,
      D(10) => fifo_resp_to_user_n_46,
      D(9) => fifo_resp_to_user_n_47,
      D(8) => fifo_resp_to_user_n_48,
      D(7) => fifo_resp_to_user_n_49,
      D(6) => fifo_resp_to_user_n_50,
      D(5) => fifo_resp_to_user_n_51,
      D(4) => fifo_resp_to_user_n_52,
      D(3) => fifo_resp_to_user_n_53,
      D(2) => fifo_resp_to_user_n_54,
      D(1) => fifo_resp_to_user_n_55,
      D(0) => fifo_resp_to_user_n_56,
      E(0) => E(0),
      I_BREADY4 => \^i_bready4\,
      Q(15) => Q(22),
      Q(14) => Q(20),
      Q(13) => Q(18),
      Q(12 downto 9) => Q(16 downto 13),
      Q(8 downto 4) => Q(11 downto 7),
      Q(3 downto 2) => Q(5 downto 4),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => \^sr\(0),
      WEA(0) => \^wea\(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[11]\ => rs_wreq_n_29,
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[31]\(0) => \ap_CS_fsm_reg[31]\(0),
      \ap_CS_fsm_reg[37]\ => \ap_CS_fsm_reg[37]\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      \ap_CS_fsm_reg[53]\ => \ap_CS_fsm_reg[53]\,
      ap_NS_fsm(9) => ap_NS_fsm(20),
      ap_NS_fsm(8 downto 5) => ap_NS_fsm(13 downto 10),
      ap_NS_fsm(4 downto 1) => ap_NS_fsm(8 downto 5),
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_0 => rs_wreq_n_31,
      ap_enable_reg_pp0_iter0_reg_1 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter1_reg_2 => rs_wreq_n_15,
      ap_enable_reg_pp0_iter1_reg_3 => ap_enable_reg_pp0_iter1_reg_2,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp3_iter1_reg => \^ap_enable_reg_pp3_iter6_reg\,
      ap_enable_reg_pp3_iter1_reg_0 => ap_enable_reg_pp3_iter1_reg_0,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter6 => ap_enable_reg_pp3_iter6,
      ap_enable_reg_pp3_iter6_reg => fifo_resp_to_user_n_62,
      ap_enable_reg_pp3_iter6_reg_0 => fifo_resp_to_user_n_63,
      ap_enable_reg_pp3_iter7_reg => ap_enable_reg_pp3_iter7_reg,
      ap_enable_reg_pp3_iter7_reg_0 => ap_enable_reg_pp3_iter7_reg_0,
      ap_enable_reg_pp3_iter7_reg_1 => ap_enable_reg_pp3_iter7_reg_1,
      ap_enable_reg_pp3_iter7_reg_2 => rs_wreq_n_34,
      ap_enable_reg_pp3_iter7_reg_3 => rs_wreq_n_27,
      ap_enable_reg_pp4_iter1_reg => ap_enable_reg_pp4_iter1_reg_0,
      ap_enable_reg_pp4_iter2 => ap_enable_reg_pp4_iter2,
      ap_enable_reg_pp4_iter6_reg => fifo_resp_to_user_n_64,
      ap_enable_reg_pp4_iter6_reg_0 => fifo_resp_to_user_n_65,
      ap_enable_reg_pp4_iter7_reg => ap_enable_reg_pp4_iter7_reg_0,
      ap_reg_ioackin_gmem0_ARREADY_reg(0) => ap_reg_ioackin_gmem0_ARREADY_reg(0),
      ap_reg_ioackin_gmem1_AWREADY_reg => fifo_resp_to_user_n_57,
      ap_reg_ioackin_gmem1_AWREADY_reg_0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => fifo_resp_to_user_n_61,
      ap_reg_ioackin_gmem1_WREADY_reg_0 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ce0 => ce0,
      \data_p1_reg[32]\ => fifo_resp_to_user_n_59,
      \data_p2_reg[45]\ => fifo_resp_to_user_n_58,
      \data_p2_reg[45]_0\(0) => load_p2,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      \exitcond2_reg_1838_reg[0]\ => buff_wdata_n_10,
      \fullIndex_1_reg_168_reg[12]\ => \fullIndex_1_reg_168_reg[12]\,
      full_n_reg_0 => \^i2_reg_400_reg[0]\,
      gmem1_AWREADY => gmem1_AWREADY,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0]\ => rs_wreq_n_73,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10]\ => rs_wreq_n_63,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11]\ => rs_wreq_n_62,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12]\ => rs_wreq_n_61,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13]\ => rs_wreq_n_60,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14]\ => rs_wreq_n_59,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15]\ => rs_wreq_n_58,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16]\ => rs_wreq_n_57,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17]\ => rs_wreq_n_56,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18]\ => rs_wreq_n_55,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19]\ => rs_wreq_n_54,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1]\ => rs_wreq_n_72,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20]\ => rs_wreq_n_53,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21]\ => rs_wreq_n_52,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22]\ => rs_wreq_n_51,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23]\ => rs_wreq_n_50,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24]\ => rs_wreq_n_49,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25]\ => rs_wreq_n_48,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26]\ => rs_wreq_n_47,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27]\ => rs_wreq_n_46,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28]\ => rs_wreq_n_45,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\ => rs_wreq_n_44,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2]\ => rs_wreq_n_71,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3]\ => rs_wreq_n_70,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4]\ => rs_wreq_n_69,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5]\ => rs_wreq_n_68,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6]\ => rs_wreq_n_67,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7]\ => rs_wreq_n_66,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8]\ => rs_wreq_n_65,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9]\ => rs_wreq_n_64,
      \gmem1_addr_6_reg_1887_reg[29]\(29 downto 0) => \gmem1_addr_6_reg_1887_reg[29]\(29 downto 0),
      grp_getVal_fu_444_ap_start_reg => grp_getVal_fu_444_ap_start_reg,
      grp_getVal_fu_444_ap_start_reg_reg => grp_getVal_fu_444_ap_start_reg_reg,
      \i2_reg_400_reg[15]\ => \^i2_reg_400_reg[15]\,
      m_axi_gmem1_BREADY => \^m_axi_gmem1_bready\,
      mem_reg => mem_reg,
      mem_reg_0 => fifo_resp_to_user_n_71,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      \out_pix4_sum1_reg_1851_reg[29]\(29 downto 0) => \out_pix4_sum1_reg_1851_reg[29]\(29 downto 0),
      \out_pix4_sum2_reg_1871_reg[29]\(29 downto 0) => \out_pix4_sum2_reg_1871_reg[29]\(29 downto 0),
      \out_pix4_sum8_reg_1827_reg[29]\(29 downto 0) => \out_pix4_sum8_reg_1827_reg[29]\(29 downto 0),
      push => push,
      s_ready_t_reg => rs_wreq_n_28,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg[0]\,
      \tmp_1_mid2_reg_1603_reg[0]_0\ => \tmp_1_mid2_reg_1603_reg[0]_1\,
      tmp_20_reg_1847 => tmp_20_reg_1847,
      tmp_20_reg_1847_pp3_iter1_reg => tmp_20_reg_1847_pp3_iter1_reg,
      tmp_20_reg_1847_pp3_iter6_reg => tmp_20_reg_1847_pp3_iter6_reg,
      tmp_31_reg_1867 => tmp_31_reg_1867,
      tmp_31_reg_1867_pp4_iter1_reg => tmp_31_reg_1867_pp4_iter1_reg,
      tmp_31_reg_1867_pp4_iter6_reg => tmp_31_reg_1867_pp4_iter6_reg,
      \tmp_51_reg_1686_reg[7]\(0) => \tmp_51_reg_1686_reg[7]\(0),
      tmp_cast1_reg_1562(29 downto 0) => tmp_cast1_reg_1562(29 downto 0)
    );
fifo_wreq: entity work.\design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_fifo__parameterized0\
     port map (
      D(19) => fifo_wreq_n_12,
      D(18) => fifo_wreq_n_13,
      D(17) => fifo_wreq_n_14,
      D(16) => fifo_wreq_n_15,
      D(15) => fifo_wreq_n_16,
      D(14) => fifo_wreq_n_17,
      D(13) => fifo_wreq_n_18,
      D(12) => fifo_wreq_n_19,
      D(11) => fifo_wreq_n_20,
      D(10) => fifo_wreq_n_21,
      D(9) => fifo_wreq_n_22,
      D(8) => fifo_wreq_n_23,
      D(7) => fifo_wreq_n_24,
      D(6) => fifo_wreq_n_25,
      D(5) => fifo_wreq_n_26,
      D(4) => fifo_wreq_n_27,
      D(3) => fifo_wreq_n_28,
      D(2) => fifo_wreq_n_29,
      D(1) => fifo_wreq_n_30,
      D(0) => fifo_wreq_n_31,
      E(0) => align_len0_0,
      Q(19) => \start_addr_reg_n_6_[31]\,
      Q(18) => \start_addr_reg_n_6_[30]\,
      Q(17) => \start_addr_reg_n_6_[29]\,
      Q(16) => \start_addr_reg_n_6_[28]\,
      Q(15) => \start_addr_reg_n_6_[27]\,
      Q(14) => \start_addr_reg_n_6_[26]\,
      Q(13) => \start_addr_reg_n_6_[25]\,
      Q(12) => \start_addr_reg_n_6_[24]\,
      Q(11) => \start_addr_reg_n_6_[23]\,
      Q(10) => \start_addr_reg_n_6_[22]\,
      Q(9) => \start_addr_reg_n_6_[21]\,
      Q(8) => \start_addr_reg_n_6_[20]\,
      Q(7) => \start_addr_reg_n_6_[19]\,
      Q(6) => \start_addr_reg_n_6_[18]\,
      Q(5) => \start_addr_reg_n_6_[17]\,
      Q(4) => \start_addr_reg_n_6_[16]\,
      Q(3) => \start_addr_reg_n_6_[15]\,
      Q(2) => \start_addr_reg_n_6_[14]\,
      Q(1) => \start_addr_reg_n_6_[13]\,
      Q(0) => \start_addr_reg_n_6_[12]\,
      S(3) => fifo_wreq_n_74,
      S(2) => fifo_wreq_n_75,
      S(1) => fifo_wreq_n_76,
      S(0) => fifo_wreq_n_77,
      SR(0) => \^sr\(0),
      \align_len_reg[14]\(2) => fifo_wreq_n_81,
      \align_len_reg[14]\(1) => fifo_wreq_n_82,
      \align_len_reg[14]\(0) => fifo_wreq_n_83,
      \align_len_reg[18]\(2) => fifo_wreq_n_78,
      \align_len_reg[18]\(1) => fifo_wreq_n_79,
      \align_len_reg[18]\(0) => fifo_wreq_n_80,
      \align_len_reg[22]\(41 downto 36) => fifo_wreq_data(52 downto 47),
      \align_len_reg[22]\(35) => fifo_wreq_data(45),
      \align_len_reg[22]\(34 downto 31) => fifo_wreq_data(42 downto 39),
      \align_len_reg[22]\(30) => fifo_wreq_data(32),
      \align_len_reg[22]\(29) => fifo_wreq_n_44,
      \align_len_reg[22]\(28) => fifo_wreq_n_45,
      \align_len_reg[22]\(27) => fifo_wreq_n_46,
      \align_len_reg[22]\(26) => fifo_wreq_n_47,
      \align_len_reg[22]\(25) => fifo_wreq_n_48,
      \align_len_reg[22]\(24) => fifo_wreq_n_49,
      \align_len_reg[22]\(23) => fifo_wreq_n_50,
      \align_len_reg[22]\(22) => fifo_wreq_n_51,
      \align_len_reg[22]\(21) => fifo_wreq_n_52,
      \align_len_reg[22]\(20) => fifo_wreq_n_53,
      \align_len_reg[22]\(19) => fifo_wreq_n_54,
      \align_len_reg[22]\(18) => fifo_wreq_n_55,
      \align_len_reg[22]\(17) => fifo_wreq_n_56,
      \align_len_reg[22]\(16) => fifo_wreq_n_57,
      \align_len_reg[22]\(15) => fifo_wreq_n_58,
      \align_len_reg[22]\(14) => fifo_wreq_n_59,
      \align_len_reg[22]\(13) => fifo_wreq_n_60,
      \align_len_reg[22]\(12) => fifo_wreq_n_61,
      \align_len_reg[22]\(11) => fifo_wreq_n_62,
      \align_len_reg[22]\(10) => fifo_wreq_n_63,
      \align_len_reg[22]\(9) => fifo_wreq_n_64,
      \align_len_reg[22]\(8) => fifo_wreq_n_65,
      \align_len_reg[22]\(7) => fifo_wreq_n_66,
      \align_len_reg[22]\(6) => fifo_wreq_n_67,
      \align_len_reg[22]\(5) => fifo_wreq_n_68,
      \align_len_reg[22]\(4) => fifo_wreq_n_69,
      \align_len_reg[22]\(3) => fifo_wreq_n_70,
      \align_len_reg[22]\(2) => fifo_wreq_n_71,
      \align_len_reg[22]\(1) => fifo_wreq_n_72,
      \align_len_reg[22]\(0) => fifo_wreq_n_73,
      \align_len_reg[31]\(0) => fifo_wreq_n_8,
      \align_len_reg[31]_0\(3) => fifo_wreq_n_86,
      \align_len_reg[31]_0\(2) => fifo_wreq_n_87,
      \align_len_reg[31]_0\(1) => fifo_wreq_n_88,
      \align_len_reg[31]_0\(0) => fifo_wreq_n_89,
      \align_len_reg[31]_1\(2) => fifo_wreq_n_90,
      \align_len_reg[31]_1\(1) => fifo_wreq_n_91,
      \align_len_reg[31]_1\(0) => fifo_wreq_n_92,
      \align_len_reg[9]\(1) => fifo_wreq_n_84,
      \align_len_reg[9]\(0) => fifo_wreq_n_85,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[45]\(33) => rs2f_wreq_data(45),
      \data_p1_reg[45]\(32) => rs2f_wreq_data(42),
      \data_p1_reg[45]\(31) => rs2f_wreq_data(39),
      \data_p1_reg[45]\(30) => rs2f_wreq_data(32),
      \data_p1_reg[45]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      \end_addr_buf_reg[31]\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_6,
      invalid_len_event_reg => fifo_wreq_n_9,
      next_wreq => next_wreq,
      p_26_in => p_26_in,
      pop0 => pop0,
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => fifo_wreq_n_93,
      \sect_cnt_reg[18]\(0) => last_sect,
      \sect_cnt_reg[19]\(19 downto 0) => sect_cnt(19 downto 0),
      \state_reg[0]\(0) => rs2f_wreq_valid,
      wreq_handling_reg => wreq_handling_reg_n_6
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_6,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_6,
      CO(2) => first_sect_carry_n_7,
      CO(1) => first_sect_carry_n_8,
      CO(0) => first_sect_carry_n_9,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_6\,
      S(2) => \first_sect_carry_i_2__0_n_6\,
      S(1) => \first_sect_carry_i_3__0_n_6\,
      S(0) => \first_sect_carry_i_4__0_n_6\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_6,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_8\,
      CO(0) => \first_sect_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_6\,
      S(1) => \first_sect_carry__0_i_2__0_n_6\,
      S(0) => \first_sect_carry__0_i_3__0_n_6\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sect_cnt(18),
      I1 => start_addr_buf(30),
      I2 => start_addr_buf(31),
      I3 => sect_cnt(19),
      O => \first_sect_carry__0_i_1__0_n_6\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(16),
      I1 => start_addr_buf(28),
      I2 => sect_cnt(15),
      I3 => start_addr_buf(27),
      I4 => sect_cnt(17),
      I5 => start_addr_buf(29),
      O => \first_sect_carry__0_i_2__0_n_6\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(13),
      I1 => start_addr_buf(25),
      I2 => sect_cnt(12),
      I3 => start_addr_buf(24),
      I4 => sect_cnt(14),
      I5 => start_addr_buf(26),
      O => \first_sect_carry__0_i_3__0_n_6\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(10),
      I1 => start_addr_buf(22),
      I2 => sect_cnt(9),
      I3 => start_addr_buf(21),
      I4 => sect_cnt(11),
      I5 => start_addr_buf(23),
      O => \first_sect_carry_i_1__0_n_6\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(7),
      I1 => start_addr_buf(19),
      I2 => sect_cnt(6),
      I3 => start_addr_buf(18),
      I4 => sect_cnt(8),
      I5 => start_addr_buf(20),
      O => \first_sect_carry_i_2__0_n_6\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(4),
      I1 => start_addr_buf(16),
      I2 => sect_cnt(3),
      I3 => start_addr_buf(15),
      I4 => sect_cnt(5),
      I5 => start_addr_buf(17),
      O => \first_sect_carry_i_3__0_n_6\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(1),
      I1 => start_addr_buf(13),
      I2 => sect_cnt(0),
      I3 => start_addr_buf(12),
      I4 => sect_cnt(2),
      I5 => start_addr_buf(14),
      O => \first_sect_carry_i_4__0_n_6\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_9,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_6,
      CO(2) => last_sect_carry_n_7,
      CO(1) => last_sect_carry_n_8,
      CO(0) => last_sect_carry_n_9,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_86,
      S(2) => fifo_wreq_n_87,
      S(1) => fifo_wreq_n_88,
      S(0) => fifo_wreq_n_89
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_6,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_8\,
      CO(0) => \last_sect_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_90,
      S(1) => fifo_wreq_n_91,
      S(0) => fifo_wreq_n_92
    );
m_axi_gmem1_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \req_en__6\,
      O => m_axi_gmem1_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
rs_wreq: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_reg_slice
     port map (
      D(32) => fifo_resp_to_user_n_24,
      D(31) => fifo_resp_to_user_n_25,
      D(30) => fifo_resp_to_user_n_26,
      D(29) => fifo_resp_to_user_n_27,
      D(28) => fifo_resp_to_user_n_28,
      D(27) => fifo_resp_to_user_n_29,
      D(26) => fifo_resp_to_user_n_30,
      D(25) => fifo_resp_to_user_n_31,
      D(24) => fifo_resp_to_user_n_32,
      D(23) => fifo_resp_to_user_n_33,
      D(22) => fifo_resp_to_user_n_34,
      D(21) => fifo_resp_to_user_n_35,
      D(20) => fifo_resp_to_user_n_36,
      D(19) => fifo_resp_to_user_n_37,
      D(18) => fifo_resp_to_user_n_38,
      D(17) => fifo_resp_to_user_n_39,
      D(16) => fifo_resp_to_user_n_40,
      D(15) => fifo_resp_to_user_n_41,
      D(14) => fifo_resp_to_user_n_42,
      D(13) => fifo_resp_to_user_n_43,
      D(12) => fifo_resp_to_user_n_44,
      D(11) => fifo_resp_to_user_n_45,
      D(10) => fifo_resp_to_user_n_46,
      D(9) => fifo_resp_to_user_n_47,
      D(8) => fifo_resp_to_user_n_48,
      D(7) => fifo_resp_to_user_n_49,
      D(6) => fifo_resp_to_user_n_50,
      D(5) => fifo_resp_to_user_n_51,
      D(4) => fifo_resp_to_user_n_52,
      D(3) => fifo_resp_to_user_n_53,
      D(2) => fifo_resp_to_user_n_54,
      D(1) => fifo_resp_to_user_n_55,
      D(0) => fifo_resp_to_user_n_56,
      E(0) => load_p2,
      I_BREADY4 => \^i_bready4\,
      I_RVALID => I_RVALID,
      Q(11 downto 6) => Q(21 downto 16),
      Q(5) => Q(11),
      Q(4 downto 0) => Q(6 downto 2),
      SR(0) => \^sr\(0),
      WEA(0) => \^wea\(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[11]\ => fifo_resp_to_user_n_61,
      \ap_CS_fsm_reg[11]_0\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      \ap_CS_fsm_reg[25]\ => \^ap_enable_reg_pp0_iter1_reg_0\,
      \ap_CS_fsm_reg[26]\ => fifo_resp_to_user_n_59,
      \ap_CS_fsm_reg[40]\ => rs_wreq_n_34,
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm_reg[47]\,
      \ap_CS_fsm_reg[48]\ => fifo_resp_to_user_n_57,
      \ap_CS_fsm_reg[48]_0\ => fifo_resp_to_user_n_58,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[9]\(0) => \ap_CS_fsm_reg[9]\(0),
      ap_NS_fsm(7 downto 3) => ap_NS_fsm(18 downto 14),
      ap_NS_fsm(2 downto 0) => ap_NS_fsm(3 downto 1),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_block_pp5_stage0_11001 => ap_block_pp5_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_2,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => ap_enable_reg_pp3_iter0_reg,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter1_reg_0 => ap_enable_reg_pp3_iter1_reg_0,
      ap_enable_reg_pp3_iter6 => ap_enable_reg_pp3_iter6,
      ap_enable_reg_pp3_iter6_reg => \^ap_enable_reg_pp3_iter6_reg\,
      ap_enable_reg_pp3_iter7_reg => ap_enable_reg_pp3_iter7_reg_1,
      ap_enable_reg_pp4_iter0 => ap_enable_reg_pp4_iter0,
      ap_enable_reg_pp4_iter0_reg => ap_enable_reg_pp4_iter0_reg,
      ap_enable_reg_pp4_iter1_reg => ap_enable_reg_pp4_iter1_reg,
      ap_enable_reg_pp4_iter1_reg_0 => ap_enable_reg_pp4_iter1_reg_0,
      ap_enable_reg_pp4_iter2 => ap_enable_reg_pp4_iter2,
      ap_enable_reg_pp4_iter6 => ap_enable_reg_pp4_iter6,
      ap_enable_reg_pp4_iter6_reg => ap_enable_reg_pp4_iter6_reg,
      ap_enable_reg_pp4_iter6_reg_0 => rs_wreq_n_28,
      ap_enable_reg_pp4_iter7_reg => ap_enable_reg_pp4_iter7_reg,
      ap_enable_reg_pp4_iter7_reg_0 => ap_enable_reg_pp4_iter7_reg_0,
      ap_enable_reg_pp5_iter0 => ap_enable_reg_pp5_iter0,
      ap_enable_reg_pp5_iter0_reg => ap_enable_reg_pp5_iter0_reg,
      ap_enable_reg_pp5_iter1_reg => ap_enable_reg_pp5_iter1_reg,
      ap_enable_reg_pp5_iter2_reg => ap_enable_reg_pp5_iter2_reg,
      ap_enable_reg_pp5_iter2_reg_0 => ap_enable_reg_pp5_iter2_reg_0,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg,
      ap_reg_ioackin_gmem1_AWREADY_reg_0 => rs_wreq_n_15,
      ap_reg_ioackin_gmem1_AWREADY_reg_1 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg,
      ap_reg_ioackin_gmem1_WREADY_reg_0 => ap_reg_ioackin_gmem1_WREADY_reg_1,
      ap_rst_n => ap_rst_n,
      \data_p2_reg[0]_0\ => rs_wreq_n_73,
      \data_p2_reg[10]_0\ => rs_wreq_n_63,
      \data_p2_reg[11]_0\ => rs_wreq_n_62,
      \data_p2_reg[12]_0\ => rs_wreq_n_61,
      \data_p2_reg[13]_0\ => rs_wreq_n_60,
      \data_p2_reg[14]_0\ => rs_wreq_n_59,
      \data_p2_reg[15]_0\ => rs_wreq_n_58,
      \data_p2_reg[16]_0\ => rs_wreq_n_57,
      \data_p2_reg[17]_0\ => rs_wreq_n_56,
      \data_p2_reg[18]_0\ => rs_wreq_n_55,
      \data_p2_reg[19]_0\ => rs_wreq_n_54,
      \data_p2_reg[1]_0\ => rs_wreq_n_72,
      \data_p2_reg[20]_0\ => rs_wreq_n_53,
      \data_p2_reg[21]_0\ => rs_wreq_n_52,
      \data_p2_reg[22]_0\ => rs_wreq_n_51,
      \data_p2_reg[23]_0\ => rs_wreq_n_50,
      \data_p2_reg[24]_0\ => rs_wreq_n_49,
      \data_p2_reg[25]_0\ => rs_wreq_n_48,
      \data_p2_reg[26]_0\ => rs_wreq_n_47,
      \data_p2_reg[27]_0\ => rs_wreq_n_46,
      \data_p2_reg[28]_0\ => rs_wreq_n_45,
      \data_p2_reg[29]_0\ => rs_wreq_n_44,
      \data_p2_reg[2]_0\ => rs_wreq_n_71,
      \data_p2_reg[3]_0\ => rs_wreq_n_70,
      \data_p2_reg[4]_0\ => rs_wreq_n_69,
      \data_p2_reg[5]_0\ => rs_wreq_n_68,
      \data_p2_reg[6]_0\ => rs_wreq_n_67,
      \data_p2_reg[7]_0\ => rs_wreq_n_66,
      \data_p2_reg[8]_0\ => rs_wreq_n_65,
      \data_p2_reg[9]_0\ => rs_wreq_n_64,
      \edge_val_1_i1_reg_1813_reg[7]\ => \edge_val_1_i1_reg_1813_reg[7]\,
      \edge_val_1_i1_reg_1813_reg[7]_0\ => \edge_val_1_i1_reg_1813_reg[7]_0\,
      edge_val_1_i_reg_17870 => edge_val_1_i_reg_17870,
      \edge_val_1_i_reg_1787_reg[7]\ => \edge_val_1_i_reg_1787_reg[7]\,
      empty_n_reg => rs_wreq_n_27,
      exitcond1_fu_1532_p2 => exitcond1_fu_1532_p2,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ => buff_wdata_n_15,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg[0]\,
      \fullIndex_1_reg_168_reg[12]\ => rs_wreq_n_29,
      full_n_reg => \^i2_reg_400_reg[0]\,
      gmem0_RREADY => gmem0_RREADY,
      \gmem0_addr_1_read_reg_1661_reg[0]\(0) => \gmem0_addr_1_read_reg_1661_reg[0]\(0),
      \gmem0_addr_read_reg_1671_reg[0]\(0) => \gmem0_addr_read_reg_1671_reg[0]\(0),
      gmem1_ARREADY => gmem1_ARREADY,
      gmem1_AWREADY => gmem1_AWREADY,
      gmem1_WREADY => gmem1_WREADY,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(29 downto 0) => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(29 downto 0),
      \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(29 downto 0) => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(29 downto 0),
      grp_getVal_fu_444_ap_start_reg_reg => rs_wreq_n_31,
      \i1_reg_389_reg[0]\ => i1_reg_389_reg_0_sn_1,
      i3_reg_4110 => i3_reg_4110,
      i4_reg_4220 => i4_reg_4220,
      \j_1_reg_1676_reg[0]\(0) => \j_1_reg_1676_reg[0]\(0),
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg[0]\,
      \or_cond_mid2_reg_1613_reg[0]_0\ => \or_cond_mid2_reg_1613_reg[0]_0\,
      \out_pix4_sum1_reg_1851_reg[0]\(0) => \out_pix4_sum1_reg_1851_reg[0]\(0),
      \out_pix4_sum2_reg_1871_reg[0]\(0) => \out_pix4_sum2_reg_1871_reg[0]\(0),
      p_i1_fu_1395_p3 => p_i1_fu_1395_p3,
      p_i_fu_1208_p3 => p_i_fu_1208_p3,
      \q_reg[52]\(33) => rs2f_wreq_data(45),
      \q_reg[52]\(32) => rs2f_wreq_data(42),
      \q_reg[52]\(31) => rs2f_wreq_data(39),
      \q_reg[52]\(30) => rs2f_wreq_data(32),
      \q_reg[52]\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      \reg_470_reg[0]\(0) => \reg_470_reg[0]\(0),
      \reg_475_reg[0]\(0) => \reg_475_reg[0]\(0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      \state_reg[1]_0\(0) => rs2f_wreq_valid,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg[0]_0\,
      tmp_20_fu_1460_p2 => tmp_20_fu_1460_p2,
      tmp_20_reg_1847 => tmp_20_reg_1847,
      tmp_20_reg_1847_pp3_iter1_reg => tmp_20_reg_1847_pp3_iter1_reg,
      \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\ => \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\,
      \tmp_20_reg_1847_pp3_iter1_reg_reg[0]_0\ => fifo_resp_to_user_n_62,
      tmp_20_reg_1847_pp3_iter6_reg => tmp_20_reg_1847_pp3_iter6_reg,
      \tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0\ => fifo_resp_to_user_n_63,
      \tmp_20_reg_1847_reg[0]\ => \tmp_20_reg_1847_reg[0]\,
      tmp_31_fu_1491_p2 => tmp_31_fu_1491_p2,
      tmp_31_reg_1867 => tmp_31_reg_1867,
      tmp_31_reg_1867_pp4_iter1_reg => tmp_31_reg_1867_pp4_iter1_reg,
      \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\ => \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\,
      \tmp_31_reg_1867_pp4_iter1_reg_reg[0]_0\ => fifo_resp_to_user_n_65,
      tmp_31_reg_1867_pp4_iter6_reg => tmp_31_reg_1867_pp4_iter6_reg,
      \tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0\ => fifo_resp_to_user_n_64,
      \tmp_31_reg_1867_reg[0]\ => \tmp_31_reg_1867_reg[0]\,
      \tmp_31_reg_1867_reg[0]_0\ => \tmp_31_reg_1867_reg[0]_0\,
      \y_weight_2_2_reg_1797_reg[10]\(0) => \y_weight_2_2_reg_1797_reg[10]\(0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(2),
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_6_[10]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_6_[11]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_6_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_6_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_6_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_6_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_6_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_6_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_6_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_6_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_6_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_6_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_6_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_6_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_6_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_6_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_6_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_6_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_6_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_6_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_6_[2]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_6_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_6_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_6_[3]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_6_[4]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_6_[5]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_6_[6]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_6_[7]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_6_[8]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_6_[9]\,
      R => fifo_resp_n_8
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_6,
      CO(2) => sect_cnt0_carry_n_7,
      CO(1) => sect_cnt0_carry_n_8,
      CO(0) => sect_cnt0_carry_n_9,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_6,
      CO(3) => \sect_cnt0_carry__0_n_6\,
      CO(2) => \sect_cnt0_carry__0_n_7\,
      CO(1) => \sect_cnt0_carry__0_n_8\,
      CO(0) => \sect_cnt0_carry__0_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_6\,
      CO(3) => \sect_cnt0_carry__1_n_6\,
      CO(2) => \sect_cnt0_carry__1_n_7\,
      CO(1) => \sect_cnt0_carry__1_n_8\,
      CO(0) => \sect_cnt0_carry__1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_6\,
      CO(3) => \sect_cnt0_carry__2_n_6\,
      CO(2) => \sect_cnt0_carry__2_n_7\,
      CO(1) => \sect_cnt0_carry__2_n_8\,
      CO(0) => \sect_cnt0_carry__2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_6\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_8\,
      CO(0) => \sect_cnt0_carry__3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(19 downto 17)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_31,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_21,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_20,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_19,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_18,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_17,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_16,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_15,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_14,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_13,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_12,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_30,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_29,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_28,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_27,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_26,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_25,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_24,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_23,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_93,
      D => fifo_wreq_n_22,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(0),
      I1 => start_addr_buf(2),
      I2 => \end_addr_buf_reg_n_6_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_6\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(3),
      I1 => \end_addr_buf_reg_n_6_[3]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_6\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(4),
      I1 => \end_addr_buf_reg_n_6_[4]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_6\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(5),
      I1 => \end_addr_buf_reg_n_6_[5]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_6\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(6),
      I1 => \end_addr_buf_reg_n_6_[6]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_6\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(7),
      I1 => \end_addr_buf_reg_n_6_[7]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_6\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => start_addr_buf(8),
      I1 => \end_addr_buf_reg_n_6_[8]\,
      I2 => beat_len_buf(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_6\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(7),
      I1 => start_addr_buf(9),
      I2 => \end_addr_buf_reg_n_6_[9]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_6\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(8),
      I1 => start_addr_buf(10),
      I2 => \end_addr_buf_reg_n_6_[10]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_6\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len_buf(9),
      I1 => start_addr_buf(11),
      I2 => \end_addr_buf_reg_n_6_[11]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_6\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[0]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[1]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[2]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[3]_i_1_n_6\,
      Q => \sect_len_buf_reg_n_6_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[4]_i_1_n_6\,
      Q => sect_len_buf(4),
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[5]_i_1_n_6\,
      Q => sect_len_buf(5),
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[6]_i_1_n_6\,
      Q => sect_len_buf(6),
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[7]_i_1_n_6\,
      Q => sect_len_buf(7),
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[8]_i_1_n_6\,
      Q => sect_len_buf(8),
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[9]_i_2_n_6\,
      Q => sect_len_buf(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[10]\,
      Q => start_addr_buf(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[11]\,
      Q => start_addr_buf(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[12]\,
      Q => start_addr_buf(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[13]\,
      Q => start_addr_buf(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[14]\,
      Q => start_addr_buf(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[15]\,
      Q => start_addr_buf(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[16]\,
      Q => start_addr_buf(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[17]\,
      Q => start_addr_buf(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[18]\,
      Q => start_addr_buf(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[19]\,
      Q => start_addr_buf(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[20]\,
      Q => start_addr_buf(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[21]\,
      Q => start_addr_buf(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[22]\,
      Q => start_addr_buf(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[23]\,
      Q => start_addr_buf(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[24]\,
      Q => start_addr_buf(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[25]\,
      Q => start_addr_buf(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[26]\,
      Q => start_addr_buf(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[27]\,
      Q => start_addr_buf(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[28]\,
      Q => start_addr_buf(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[29]\,
      Q => start_addr_buf(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[2]\,
      Q => start_addr_buf(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[30]\,
      Q => start_addr_buf(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[31]\,
      Q => start_addr_buf(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[3]\,
      Q => start_addr_buf(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[4]\,
      Q => start_addr_buf(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[5]\,
      Q => start_addr_buf(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[6]\,
      Q => start_addr_buf(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[7]\,
      Q => start_addr_buf(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[8]\,
      Q => start_addr_buf(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_6_[9]\,
      Q => start_addr_buf(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_65,
      Q => \start_addr_reg_n_6_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_64,
      Q => \start_addr_reg_n_6_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_6_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_6_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_6_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_6_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_6_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_6_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_6_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_6_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_6_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_6_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_53,
      Q => \start_addr_reg_n_6_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_52,
      Q => \start_addr_reg_n_6_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_51,
      Q => \start_addr_reg_n_6_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_50,
      Q => \start_addr_reg_n_6_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_49,
      Q => \start_addr_reg_n_6_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_48,
      Q => \start_addr_reg_n_6_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_47,
      Q => \start_addr_reg_n_6_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_46,
      Q => \start_addr_reg_n_6_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_73,
      Q => \start_addr_reg_n_6_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_45,
      Q => \start_addr_reg_n_6_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_44,
      Q => \start_addr_reg_n_6_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_72,
      Q => \start_addr_reg_n_6_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_71,
      Q => \start_addr_reg_n_6_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_70,
      Q => \start_addr_reg_n_6_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_69,
      Q => \start_addr_reg_n_6_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_68,
      Q => \start_addr_reg_n_6_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_67,
      Q => \start_addr_reg_n_6_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_66,
      Q => \start_addr_reg_n_6_[9]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_gmem1_awlen[3]\(0),
      I1 => \^throttl_cnt10_out__4\,
      I2 => \throttl_cnt_reg[0]_0\(0),
      O => \throttl_cnt_reg[0]\(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => throttl_cnt1,
      I1 => m_axi_gmem1_WREADY,
      I2 => \^m_axi_gmem1_wvalid\,
      I3 => \^throttl_cnt10_out__4\,
      O => \throttl_cnt_reg[7]\(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^m_axi_gmem1_awlen[3]\(0),
      I2 => \^m_axi_gmem1_awlen[3]\(1),
      I3 => \^m_axi_gmem1_awlen[3]\(2),
      I4 => \^m_axi_gmem1_awlen[3]\(3),
      I5 => AWREADY_Dummy,
      O => \^throttl_cnt10_out__4\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_15,
      Q => wreq_handling_reg_n_6,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_supebkb is
  port (
    ram_reg_0 : out STD_LOGIC;
    \tmp_18_reg_1691_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_24_reg_1731_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_23_reg_1721_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_56_reg_1736_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_52_reg_1696_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_53_reg_1706_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_0 : out STD_LOGIC;
    \reg_475_reg[0]\ : out STD_LOGIC;
    ram_reg_0_1 : out STD_LOGIC;
    ram_reg_0_2 : out STD_LOGIC;
    ram_reg_0_3 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_weight_1_2_2_reg_1761_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_weight_1_2_2_reg_1761_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_weight_1_2_2_fu_1094_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    x_weight_1_2_2_fu_1088_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_weight_2_2_reg_1797_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_weight_2_2_reg_1797_reg[10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \y_weight_2_2_reg_1797_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_weight_2_2_reg_1797_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    y_weight_2_2_fu_1316_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    x_weight_2_2_fu_1310_p2 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \gmem0_addr_read_reg_1671_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmem0_addr_1_read_reg_1661_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_51_reg_1686_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp13_reg_1751_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp13_reg_1751_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp13_reg_1751_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_55_reg_1726_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp13_reg_1751_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_54_reg_1716_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_18_reg_1691_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_18_reg_1691_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp8_reg_1782_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp8_reg_1782_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp8_reg_1782_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp8_reg_1782_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_24_reg_1731_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp8_reg_1782_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_23_reg_1721_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_56_reg_1736_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp13_reg_1751_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_27_reg_1741_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp8_reg_1782_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_55_reg_1726_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_24_reg_1731_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    addr0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_24_reg_1731_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_supebkb : entity is "sobel_filter_supebkb";
end design_1_sobel_filter_0_0_sobel_filter_supebkb;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_supebkb is
begin
sobel_filter_supebkb_ram_U: entity work.design_1_sobel_filter_0_0_sobel_filter_supebkb_ram
     port map (
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      E(0) => E(0),
      O(3 downto 0) => O(3 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(0) => S(0),
      WEA(0) => WEA(0),
      addr0(12 downto 0) => addr0(12 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ce0 => ce0,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg[0]\,
      \gmem0_addr_1_read_reg_1661_reg[7]\(7 downto 0) => \gmem0_addr_1_read_reg_1661_reg[7]\(7 downto 0),
      \gmem0_addr_read_reg_1671_reg[7]\(7 downto 0) => \gmem0_addr_read_reg_1671_reg[7]\(7 downto 0),
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg[0]\,
      q0(7 downto 0) => q0(7 downto 0),
      ram_reg_0_0 => ram_reg_0,
      ram_reg_0_1 => ram_reg_0_0,
      ram_reg_0_2 => ram_reg_0_1,
      ram_reg_0_3 => ram_reg_0_2,
      ram_reg_0_4 => ram_reg_0_3,
      \reg_475_reg[0]\ => \reg_475_reg[0]\,
      \tmp13_reg_1751_reg[1]\(1 downto 0) => \tmp13_reg_1751_reg[1]\(1 downto 0),
      \tmp13_reg_1751_reg[2]\(1 downto 0) => \tmp13_reg_1751_reg[2]\(1 downto 0),
      \tmp13_reg_1751_reg[6]\(3 downto 0) => \tmp13_reg_1751_reg[6]\(3 downto 0),
      \tmp13_reg_1751_reg[6]_0\(3 downto 0) => \tmp13_reg_1751_reg[6]_0\(3 downto 0),
      \tmp13_reg_1751_reg[8]\(2 downto 0) => \tmp13_reg_1751_reg[8]\(2 downto 0),
      \tmp8_reg_1782_reg[1]\(1 downto 0) => \tmp8_reg_1782_reg[1]\(1 downto 0),
      \tmp8_reg_1782_reg[2]\(2 downto 0) => \tmp8_reg_1782_reg[2]\(2 downto 0),
      \tmp8_reg_1782_reg[2]_0\(1 downto 0) => \tmp8_reg_1782_reg[2]_0\(1 downto 0),
      \tmp8_reg_1782_reg[6]\(3 downto 0) => \tmp8_reg_1782_reg[6]\(3 downto 0),
      \tmp8_reg_1782_reg[6]_0\(3 downto 0) => \tmp8_reg_1782_reg[6]_0\(3 downto 0),
      \tmp8_reg_1782_reg[8]\(2 downto 0) => \tmp8_reg_1782_reg[8]\(2 downto 0),
      \tmp_18_reg_1691_reg[0]\ => \tmp_18_reg_1691_reg[0]\,
      \tmp_18_reg_1691_reg[7]\(7 downto 0) => \tmp_18_reg_1691_reg[7]\(7 downto 0),
      \tmp_18_reg_1691_reg[7]_0\(0) => \tmp_18_reg_1691_reg[7]_0\(0),
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg[0]\,
      \tmp_23_reg_1721_reg[0]\(0) => \tmp_23_reg_1721_reg[0]\(0),
      \tmp_23_reg_1721_reg[7]\(2 downto 0) => \tmp_23_reg_1721_reg[7]\(2 downto 0),
      \tmp_24_reg_1731_reg[0]\(0) => \tmp_24_reg_1731_reg[0]\(0),
      \tmp_24_reg_1731_reg[1]\(1 downto 0) => \tmp_24_reg_1731_reg[1]\(1 downto 0),
      \tmp_24_reg_1731_reg[6]\(7 downto 0) => \tmp_24_reg_1731_reg[6]\(7 downto 0),
      \tmp_24_reg_1731_reg[7]\(1 downto 0) => \tmp_24_reg_1731_reg[7]\(1 downto 0),
      \tmp_27_reg_1741_reg[7]\(7 downto 0) => \tmp_27_reg_1741_reg[7]\(7 downto 0),
      \tmp_51_reg_1686_reg[7]\(7 downto 0) => \tmp_51_reg_1686_reg[7]\(7 downto 0),
      \tmp_52_reg_1696_reg[0]\(0) => \tmp_52_reg_1696_reg[0]\(0),
      \tmp_53_reg_1706_reg[0]\(0) => \tmp_53_reg_1706_reg[0]\(0),
      \tmp_54_reg_1716_reg[7]\(2 downto 0) => \tmp_54_reg_1716_reg[7]\(2 downto 0),
      \tmp_55_reg_1726_reg[1]\(1 downto 0) => \tmp_55_reg_1726_reg[1]\(1 downto 0),
      \tmp_55_reg_1726_reg[7]\(1 downto 0) => \tmp_55_reg_1726_reg[7]\(1 downto 0),
      \tmp_56_reg_1736_reg[0]\(0) => \tmp_56_reg_1736_reg[0]\(0),
      \tmp_56_reg_1736_reg[7]\(7 downto 0) => \tmp_56_reg_1736_reg[7]\(7 downto 0),
      x_weight_1_2_2_fu_1088_p2(10 downto 0) => x_weight_1_2_2_fu_1088_p2(10 downto 0),
      x_weight_2_2_fu_1310_p2(10 downto 0) => x_weight_2_2_fu_1310_p2(10 downto 0),
      y_weight_1_2_2_fu_1094_p2(10 downto 0) => y_weight_1_2_2_fu_1094_p2(10 downto 0),
      \y_weight_1_2_2_reg_1761_reg[10]\(3 downto 0) => \y_weight_1_2_2_reg_1761_reg[10]\(3 downto 0),
      \y_weight_1_2_2_reg_1761_reg[10]_0\(0) => \y_weight_1_2_2_reg_1761_reg[10]_0\(0),
      y_weight_2_2_fu_1316_p2(10 downto 0) => y_weight_2_2_fu_1316_p2(10 downto 0),
      \y_weight_2_2_reg_1797_reg[10]\(3 downto 0) => \y_weight_2_2_reg_1797_reg[10]\(3 downto 0),
      \y_weight_2_2_reg_1797_reg[10]_0\(0) => \y_weight_2_2_reg_1797_reg[10]_0\(0),
      \y_weight_2_2_reg_1797_reg[10]_1\(0) => \y_weight_2_2_reg_1797_reg[10]_1\(0),
      \y_weight_2_2_reg_1797_reg[7]\(3 downto 0) => \y_weight_2_2_reg_1797_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    I_RVALID : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \exitcond_flatten_reg_1587_reg[0]_0\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]_0\ : in STD_LOGIC;
    \gmem0_addr_reg_1655_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem0_addr_1_reg_1638_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem0_RLAST : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    gmem0_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi : entity is "sobel_filter_gmem0_m_axi";
end design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi is
begin
bus_read: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_read
     port map (
      ARLEN(3 downto 0) => ARLEN(3 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_reg_ioackin_gmem0_ARREADY => ap_reg_ioackin_gmem0_ARREADY,
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg[0]\,
      \exitcond_flatten_reg_1587_reg[0]_0\ => \exitcond_flatten_reg_1587_reg[0]_0\,
      gmem0_RREADY => gmem0_RREADY,
      \gmem0_addr_1_reg_1638_reg[31]\(31 downto 0) => \gmem0_addr_1_reg_1638_reg[31]\(31 downto 0),
      \gmem0_addr_reg_1655_reg[31]\(31 downto 0) => \gmem0_addr_reg_1655_reg[31]\(31 downto 0),
      m_axi_gmem0_ARADDR(29 downto 0) => m_axi_gmem0_ARADDR(29 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RLAST(32 downto 0) => m_axi_gmem0_RLAST(32 downto 0),
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg[0]\,
      rdata_valid => I_RVALID,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg[0]\,
      \tmp_1_mid2_reg_1603_reg[0]_0\ => \tmp_1_mid2_reg_1603_reg[0]_0\
    );
bus_write: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi_write
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    grp_getVal_fu_444_ap_ce : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp4_iter1_reg : out STD_LOGIC;
    ap_block_pp4_stage0_subdone19_in : out STD_LOGIC;
    ap_enable_reg_pp4_iter7_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg : out STD_LOGIC;
    I_BREADY1 : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    ap_NS_fsm1169_out : out STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg : out STD_LOGIC;
    ap_NS_fsm1 : out STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg : out STD_LOGIC;
    ap_block_pp3_stage0_subdone24_in : out STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg : out STD_LOGIC;
    gmem1_BVALID : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 20 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_51_reg_1686_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : out STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_gmem1_WREADY_reg : out STD_LOGIC;
    ap_enable_reg_pp4_iter0_reg : out STD_LOGIC;
    \out_pix4_sum2_reg_1871_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp3_iter0_reg : out STD_LOGIC;
    I_BREADY4 : out STD_LOGIC;
    \out_pix4_sum1_reg_1851_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    val_reg_19030 : out STD_LOGIC;
    ap_enable_reg_pp5_iter0_reg : out STD_LOGIC;
    i5_reg_4330 : out STD_LOGIC;
    i1_reg_389_reg_1_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_9_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_10_sp_1 : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp2_iter0_reg : out STD_LOGIC;
    i2_reg_4000 : out STD_LOGIC;
    \reg_475_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    gmem0_RREADY : out STD_LOGIC;
    \gmem0_addr_read_reg_1671_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    edge_val_1_i_reg_17870 : out STD_LOGIC;
    \gmem0_addr_1_read_reg_1661_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_1_reg_1676_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    \gmem1_addr_6_reg_1887_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    grp_getVal_fu_444_ap_start_reg_reg : out STD_LOGIC;
    \exitcond2_reg_1838_reg[0]\ : out STD_LOGIC;
    \tmp_10_reg_1818_reg[0]\ : out STD_LOGIC;
    \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\ : out STD_LOGIC;
    \tmp_31_reg_1867_reg[0]\ : out STD_LOGIC;
    \edge_val_1_i1_reg_1813_reg[7]\ : out STD_LOGIC;
    \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\ : out STD_LOGIC;
    \tmp_20_reg_1847_reg[0]\ : out STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ : out STD_LOGIC;
    \exitcond1_reg_1894_reg[0]\ : out STD_LOGIC;
    i1_reg_389_reg_0_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_2_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_3_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_4_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_5_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_6_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_7_sp_1 : out STD_LOGIC;
    i1_reg_389_reg_8_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[27]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\ : out STD_LOGIC;
    \y_weight_2_2_reg_1797_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    i4_reg_4220 : out STD_LOGIC;
    i3_reg_4110 : out STD_LOGIC;
    \edge_val_1_i_reg_1787_reg[7]\ : out STD_LOGIC;
    \reg_470_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_val_1_i1_reg_1813_reg[7]_0\ : out STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I_RDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_WLAST : out STD_LOGIC;
    grp_getVal_fu_444_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]\ : in STD_LOGIC;
    tmp_31_fu_1491_p2 : in STD_LOGIC;
    ap_enable_reg_pp4_iter0 : in STD_LOGIC;
    ap_enable_reg_pp4_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 22 downto 0 );
    ap_enable_reg_pp4_iter6 : in STD_LOGIC;
    ap_enable_reg_pp4_iter7_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp2_iter0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    exitcond1_fu_1532_p2 : in STD_LOGIC;
    ap_enable_reg_pp5_iter0 : in STD_LOGIC;
    ap_enable_reg_pp5_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp5_iter2_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter0 : in STD_LOGIC;
    ap_enable_reg_pp3_iter1_reg_0 : in STD_LOGIC;
    tmp_20_fu_1460_p2 : in STD_LOGIC;
    ap_enable_reg_pp3_iter6 : in STD_LOGIC;
    ap_enable_reg_pp3_iter7_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_reg_ioackin_gmem0_ARREADY_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmem1_addr_6_reg_1887_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum2_reg_1871_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_31_reg_1867_reg[0]_0\ : in STD_LOGIC;
    ap_reg_ioackin_gmem1_AWREADY_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter6_reg : in STD_LOGIC;
    tmp_31_reg_1867 : in STD_LOGIC;
    \val_reg_1903_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    edge_val_1_i_reg_1787 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    edge_val_1_i1_reg_1813 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ioackin_gmem1_WREADY_reg_0 : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp4_iter2 : in STD_LOGIC;
    tmp_31_reg_1867_pp4_iter1_reg : in STD_LOGIC;
    tmp_20_reg_1847_pp3_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp3_iter2 : in STD_LOGIC;
    tmp_20_reg_1847_pp3_iter6_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ : in STD_LOGIC;
    \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC;
    \exitcond_flatten_reg_1587_reg[0]\ : in STD_LOGIC;
    \tmp_1_mid2_reg_1603_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    \or_cond_mid2_reg_1613_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    tmp_20_reg_1847 : in STD_LOGIC;
    \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \exitcond1_reg_1894_reg[0]_0\ : in STD_LOGIC;
    i1_reg_389_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \i1_reg_389_reg[6]_0\ : in STD_LOGIC;
    \tmp_10_reg_1818_reg[0]_0\ : in STD_LOGIC;
    \exitcond2_reg_1838_reg[0]_0\ : in STD_LOGIC;
    exitcond2_fu_1448_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    I_RVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[47]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out_pix4_sum8_reg_1827_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    tmp_cast1_reg_1562 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \out_pix4_sum1_reg_1851_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \tmp_1_mid2_reg_1603_reg[0]_1\ : in STD_LOGIC;
    \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[53]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    p_i_fu_1208_p3 : in STD_LOGIC;
    p_i1_fu_1395_p3 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi : entity is "sobel_filter_gmem1_m_axi";
end design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi is
  signal \^awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal ap_block_pp5_stage0_11001 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bus_read_n_29 : STD_LOGIC;
  signal bus_write_n_135 : STD_LOGIC;
  signal bus_write_n_51 : STD_LOGIC;
  signal bus_write_n_53 : STD_LOGIC;
  signal bus_write_n_74 : STD_LOGIC;
  signal bus_write_n_95 : STD_LOGIC;
  signal gmem1_ARREADY : STD_LOGIC;
  signal gmem1_WDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i1_reg_389_reg_0_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_10_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_1_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_2_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_3_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_4_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_5_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_6_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_7_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_8_sn_1 : STD_LOGIC;
  signal i1_reg_389_reg_9_sn_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \req_en__6\ : STD_LOGIC;
  signal throttl_cnt1 : STD_LOGIC;
  signal \throttl_cnt10_out__4\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_throttl_n_11 : STD_LOGIC;
  signal wreq_throttl_n_9 : STD_LOGIC;
begin
  AWLEN(3 downto 0) <= \^awlen\(3 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  i1_reg_389_reg_0_sp_1 <= i1_reg_389_reg_0_sn_1;
  i1_reg_389_reg_10_sp_1 <= i1_reg_389_reg_10_sn_1;
  i1_reg_389_reg_1_sp_1 <= i1_reg_389_reg_1_sn_1;
  i1_reg_389_reg_2_sp_1 <= i1_reg_389_reg_2_sn_1;
  i1_reg_389_reg_3_sp_1 <= i1_reg_389_reg_3_sn_1;
  i1_reg_389_reg_4_sp_1 <= i1_reg_389_reg_4_sn_1;
  i1_reg_389_reg_5_sp_1 <= i1_reg_389_reg_5_sn_1;
  i1_reg_389_reg_6_sp_1 <= i1_reg_389_reg_6_sn_1;
  i1_reg_389_reg_7_sp_1 <= i1_reg_389_reg_7_sn_1;
  i1_reg_389_reg_8_sp_1 <= i1_reg_389_reg_8_sn_1;
  i1_reg_389_reg_9_sp_1 <= i1_reg_389_reg_9_sn_1;
bus_read: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_read
     port map (
      D(15 downto 0) => gmem1_WDATA(15 downto 0),
      I_RDATA(7 downto 0) => I_RDATA(7 downto 0),
      Q(1) => Q(21),
      Q(0) => Q(19),
      SR(0) => \^ap_rst_n_inv\,
      ap_block_pp5_stage0_11001 => ap_block_pp5_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp5_iter0 => ap_enable_reg_pp5_iter0,
      ap_enable_reg_pp5_iter1_reg => ap_enable_reg_pp5_iter1_reg,
      ap_enable_reg_pp5_iter1_reg_0 => ap_enable_reg_pp5_iter1_reg_0,
      ap_enable_reg_pp5_iter2_reg => ap_enable_reg_pp5_iter2_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => bus_read_n_29,
      ap_reg_ioackin_gmem1_WREADY_reg_0 => bus_write_n_95,
      ap_reg_ioackin_gmem1_WREADY_reg_1 => bus_write_n_51,
      ap_reg_ioackin_gmem1_WREADY_reg_2 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      ap_rst_n => ap_rst_n,
      edge_val_1_i1_reg_1813(7 downto 0) => edge_val_1_i1_reg_1813(7 downto 0),
      edge_val_1_i_reg_1787(7 downto 0) => edge_val_1_i_reg_1787(7 downto 0),
      exitcond1_fu_1532_p2 => exitcond1_fu_1532_p2,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      \exitcond1_reg_1894_reg[0]\ => \exitcond1_reg_1894_reg[0]\,
      \exitcond1_reg_1894_reg[0]_0\ => \exitcond1_reg_1894_reg[0]_0\,
      full_n_reg => bus_write_n_53,
      gmem1_ARREADY => gmem1_ARREADY,
      \gmem1_addr_6_reg_1887_reg[0]\(0) => \gmem1_addr_6_reg_1887_reg[0]\(0),
      i5_reg_4330 => i5_reg_4330,
      m_axi_gmem1_ARADDR(29 downto 0) => m_axi_gmem1_ARADDR(29 downto 0),
      \m_axi_gmem1_ARLEN[3]\(3 downto 0) => ARLEN(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      \tmp_10_reg_1818_reg[0]\ => bus_write_n_74,
      tmp_cast1_reg_1562(29 downto 0) => tmp_cast1_reg_1562(29 downto 0),
      \val_reg_1903_reg[0]\ => val_reg_19030,
      \val_reg_1903_reg[7]\(7 downto 0) => \val_reg_1903_reg[7]\(7 downto 0)
    );
bus_write: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(15 downto 0) => gmem1_WDATA(15 downto 0),
      E(0) => E(0),
      I_BREADY4 => I_BREADY4,
      I_RVALID => I_RVALID,
      Q(22 downto 0) => Q(22 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_0\,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm_reg[11]\,
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      \ap_CS_fsm_reg[27]\(0) => \ap_CS_fsm_reg[27]\(0),
      \ap_CS_fsm_reg[31]\(0) => \ap_CS_fsm_reg[31]\(0),
      \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\ => \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\,
      \ap_CS_fsm_reg[37]\ => \ap_CS_fsm_reg[37]\,
      \ap_CS_fsm_reg[3]\(0) => D(0),
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm_reg[47]\,
      \ap_CS_fsm_reg[53]\ => \ap_CS_fsm_reg[53]\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[9]\(0) => \ap_CS_fsm_reg[9]\(0),
      ap_NS_fsm(20 downto 0) => ap_NS_fsm(20 downto 0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_block_pp5_stage0_11001 => ap_block_pp5_stage0_11001,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter1_reg_2 => ap_enable_reg_pp0_iter1_reg_2,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter1_reg => ap_enable_reg_pp1_iter1_reg,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_0,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => ap_enable_reg_pp2_iter0_reg,
      ap_enable_reg_pp2_iter1_reg => ap_enable_reg_pp2_iter1_reg,
      ap_enable_reg_pp2_iter1_reg_0 => ap_enable_reg_pp2_iter1_reg_0,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => ap_enable_reg_pp3_iter0_reg,
      ap_enable_reg_pp3_iter1_reg => ap_enable_reg_pp3_iter1_reg,
      ap_enable_reg_pp3_iter1_reg_0 => ap_enable_reg_pp3_iter1_reg_0,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter6 => ap_enable_reg_pp3_iter6,
      ap_enable_reg_pp3_iter6_reg => ap_block_pp3_stage0_subdone24_in,
      ap_enable_reg_pp3_iter7_reg => gmem1_BVALID,
      ap_enable_reg_pp3_iter7_reg_0 => ap_enable_reg_pp3_iter7_reg,
      ap_enable_reg_pp3_iter7_reg_1 => ap_enable_reg_pp3_iter7_reg_0,
      ap_enable_reg_pp4_iter0 => ap_enable_reg_pp4_iter0,
      ap_enable_reg_pp4_iter0_reg => ap_enable_reg_pp4_iter0_reg,
      ap_enable_reg_pp4_iter1_reg => ap_enable_reg_pp4_iter1_reg,
      ap_enable_reg_pp4_iter1_reg_0 => ap_enable_reg_pp4_iter1_reg_0,
      ap_enable_reg_pp4_iter2 => ap_enable_reg_pp4_iter2,
      ap_enable_reg_pp4_iter6 => ap_enable_reg_pp4_iter6,
      ap_enable_reg_pp4_iter6_reg => ap_block_pp4_stage0_subdone19_in,
      ap_enable_reg_pp4_iter7_reg => ap_enable_reg_pp4_iter7_reg,
      ap_enable_reg_pp4_iter7_reg_0 => ap_enable_reg_pp4_iter7_reg_0,
      ap_enable_reg_pp5_iter0 => ap_enable_reg_pp5_iter0,
      ap_enable_reg_pp5_iter0_reg => ap_enable_reg_pp5_iter0_reg,
      ap_enable_reg_pp5_iter1_reg => ap_enable_reg_pp5_iter1_reg_0,
      ap_enable_reg_pp5_iter2_reg => ap_enable_reg_pp5_iter2_reg,
      ap_enable_reg_pp5_iter2_reg_0 => ap_enable_reg_pp5_iter2_reg_0,
      ap_reg_ioackin_gmem0_ARREADY_reg(0) => ap_reg_ioackin_gmem0_ARREADY_reg(0),
      ap_reg_ioackin_gmem1_AWREADY_reg => ap_reg_ioackin_gmem1_AWREADY_reg,
      ap_reg_ioackin_gmem1_AWREADY_reg_0 => ap_reg_ioackin_gmem1_AWREADY_reg_0,
      ap_reg_ioackin_gmem1_WREADY_reg => ap_reg_ioackin_gmem1_WREADY_reg,
      ap_reg_ioackin_gmem1_WREADY_reg_0 => bus_write_n_74,
      ap_reg_ioackin_gmem1_WREADY_reg_1 => ap_reg_ioackin_gmem1_WREADY_reg_0,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ce0 => ce0,
      \edge_val_1_i1_reg_1813_reg[7]\ => \edge_val_1_i1_reg_1813_reg[7]\,
      \edge_val_1_i1_reg_1813_reg[7]_0\ => \edge_val_1_i1_reg_1813_reg[7]_0\,
      edge_val_1_i_reg_17870 => edge_val_1_i_reg_17870,
      \edge_val_1_i_reg_1787_reg[7]\ => \edge_val_1_i_reg_1787_reg[7]\,
      exitcond1_fu_1532_p2 => exitcond1_fu_1532_p2,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ => bus_read_n_29,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ => \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\,
      exitcond2_fu_1448_p2 => exitcond2_fu_1448_p2,
      \exitcond2_reg_1838_reg[0]\ => \exitcond2_reg_1838_reg[0]\,
      \exitcond2_reg_1838_reg[0]_0\ => \exitcond2_reg_1838_reg[0]_0\,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg[0]\,
      \fullIndex_1_reg_168_reg[12]\ => grp_getVal_fu_444_ap_ce,
      gmem0_RREADY => gmem0_RREADY,
      \gmem0_addr_1_read_reg_1661_reg[0]\(0) => \gmem0_addr_1_read_reg_1661_reg[0]\(0),
      \gmem0_addr_read_reg_1671_reg[0]\(0) => \gmem0_addr_read_reg_1671_reg[0]\(0),
      gmem1_ARREADY => gmem1_ARREADY,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(29 downto 0) => \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(29 downto 0),
      \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(29 downto 0) => \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(29 downto 0),
      \gmem1_addr_6_reg_1887_reg[29]\(29 downto 0) => \gmem1_addr_6_reg_1887_reg[29]\(29 downto 0),
      grp_getVal_fu_444_ap_start_reg => grp_getVal_fu_444_ap_start_reg,
      grp_getVal_fu_444_ap_start_reg_reg => grp_getVal_fu_444_ap_start_reg_reg,
      i1_reg_389_reg(10 downto 0) => i1_reg_389_reg(10 downto 0),
      \i1_reg_389_reg[0]_0\ => i1_reg_389_reg_0_sn_1,
      \i1_reg_389_reg[6]_0\ => \i1_reg_389_reg[6]_0\,
      i1_reg_389_reg_0_sp_1 => ap_NS_fsm1169_out,
      i1_reg_389_reg_10_sp_1 => i1_reg_389_reg_10_sn_1,
      i1_reg_389_reg_1_sp_1 => i1_reg_389_reg_1_sn_1,
      i1_reg_389_reg_2_sp_1 => i1_reg_389_reg_2_sn_1,
      i1_reg_389_reg_3_sp_1 => i1_reg_389_reg_3_sn_1,
      i1_reg_389_reg_4_sp_1 => i1_reg_389_reg_4_sn_1,
      i1_reg_389_reg_5_sp_1 => i1_reg_389_reg_5_sn_1,
      i1_reg_389_reg_6_sp_1 => i1_reg_389_reg_6_sn_1,
      i1_reg_389_reg_7_sp_1 => i1_reg_389_reg_7_sn_1,
      i1_reg_389_reg_8_sp_1 => i1_reg_389_reg_8_sn_1,
      i1_reg_389_reg_9_sp_1 => i1_reg_389_reg_9_sn_1,
      i2_reg_4000 => i2_reg_4000,
      \i2_reg_400_reg[0]\ => bus_write_n_53,
      \i2_reg_400_reg[15]\ => I_BREADY1,
      i3_reg_4110 => i3_reg_4110,
      i4_reg_4220 => i4_reg_4220,
      \j_1_reg_1676_reg[0]\(0) => \j_1_reg_1676_reg[0]\(0),
      m_axi_gmem1_AWADDR(29 downto 0) => m_axi_gmem1_AWADDR(29 downto 0),
      \m_axi_gmem1_AWLEN[3]\(3 downto 0) => \^awlen\(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      mem_reg => bus_write_n_51,
      mem_reg_0 => bus_write_n_95,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg[0]\,
      \or_cond_mid2_reg_1613_reg[0]_0\ => \or_cond_mid2_reg_1613_reg[0]_0\,
      \out_pix4_sum1_reg_1851_reg[0]\(0) => \out_pix4_sum1_reg_1851_reg[0]\(0),
      \out_pix4_sum1_reg_1851_reg[29]\(29 downto 0) => \out_pix4_sum1_reg_1851_reg[29]\(29 downto 0),
      \out_pix4_sum2_reg_1871_reg[0]\(0) => \out_pix4_sum2_reg_1871_reg[0]\(0),
      \out_pix4_sum2_reg_1871_reg[29]\(29 downto 0) => \out_pix4_sum2_reg_1871_reg[29]\(29 downto 0),
      \out_pix4_sum8_reg_1827_reg[29]\(29 downto 0) => \out_pix4_sum8_reg_1827_reg[29]\(29 downto 0),
      p_i1_fu_1395_p3 => p_i1_fu_1395_p3,
      p_i_fu_1208_p3 => p_i_fu_1208_p3,
      \reg_470_reg[0]\(0) => \reg_470_reg[0]\(0),
      \reg_475_reg[0]\(0) => \reg_475_reg[0]\(0),
      \req_en__6\ => \req_en__6\,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\,
      \throttl_cnt_reg[0]\(0) => p_0_in(0),
      \throttl_cnt_reg[0]_0\(0) => throttl_cnt_reg(0),
      \throttl_cnt_reg[3]\ => wreq_throttl_n_9,
      \throttl_cnt_reg[7]\(0) => bus_write_n_135,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_11,
      \tmp_10_reg_1818_reg[0]\ => \tmp_10_reg_1818_reg[0]\,
      \tmp_10_reg_1818_reg[0]_0\ => \tmp_10_reg_1818_reg[0]_0\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg[0]\,
      \tmp_1_mid2_reg_1603_reg[0]_0\ => \tmp_1_mid2_reg_1603_reg[0]_0\,
      \tmp_1_mid2_reg_1603_reg[0]_1\ => \tmp_1_mid2_reg_1603_reg[0]_1\,
      tmp_20_fu_1460_p2 => tmp_20_fu_1460_p2,
      tmp_20_reg_1847 => tmp_20_reg_1847,
      tmp_20_reg_1847_pp3_iter1_reg => tmp_20_reg_1847_pp3_iter1_reg,
      \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\ => \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\,
      tmp_20_reg_1847_pp3_iter6_reg => tmp_20_reg_1847_pp3_iter6_reg,
      \tmp_20_reg_1847_reg[0]\ => \tmp_20_reg_1847_reg[0]\,
      tmp_31_fu_1491_p2 => tmp_31_fu_1491_p2,
      tmp_31_reg_1867 => tmp_31_reg_1867,
      tmp_31_reg_1867_pp4_iter1_reg => tmp_31_reg_1867_pp4_iter1_reg,
      \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\ => \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\,
      tmp_31_reg_1867_pp4_iter6_reg => tmp_31_reg_1867_pp4_iter6_reg,
      \tmp_31_reg_1867_reg[0]\ => \tmp_31_reg_1867_reg[0]\,
      \tmp_31_reg_1867_reg[0]_0\ => \tmp_31_reg_1867_reg[0]_0\,
      \tmp_51_reg_1686_reg[7]\(0) => \tmp_51_reg_1686_reg[7]\(0),
      tmp_cast1_reg_1562(29 downto 0) => tmp_cast1_reg_1562(29 downto 0),
      \y_weight_2_2_reg_1797_reg[10]\(0) => \y_weight_2_2_reg_1797_reg[10]\(0)
    );
wreq_throttl: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi_throttl
     port map (
      AWLEN(2 downto 0) => \^awlen\(3 downto 1),
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => p_0_in(0),
      E(0) => bus_write_n_135,
      Q(0) => throttl_cnt_reg(0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \could_multi_bursts.loop_cnt_reg[5]\ => wreq_throttl_n_9,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => wreq_throttl_n_11,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      \req_en__6\ => \req_en__6\,
      throttl_cnt1 => throttl_cnt1,
      \throttl_cnt10_out__4\ => \throttl_cnt10_out__4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0_sobel_filter is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem0_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of design_1_sobel_filter_0_0_sobel_filter : entity is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of design_1_sobel_filter_0_0_sobel_filter : entity is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of design_1_sobel_filter_0_0_sobel_filter : entity is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of design_1_sobel_filter_0_0_sobel_filter : entity is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of design_1_sobel_filter_0_0_sobel_filter : entity is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of design_1_sobel_filter_0_0_sobel_filter : entity is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_sobel_filter_0_0_sobel_filter : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_sobel_filter_0_0_sobel_filter : entity is "sobel_filter";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_pp0_stage10 : string;
  attribute ap_ST_fsm_pp0_stage10 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_pp0_stage11 : string;
  attribute ap_ST_fsm_pp0_stage11 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_pp0_stage12 : string;
  attribute ap_ST_fsm_pp0_stage12 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_pp0_stage13 : string;
  attribute ap_ST_fsm_pp0_stage13 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_pp0_stage14 : string;
  attribute ap_ST_fsm_pp0_stage14 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_pp0_stage15 : string;
  attribute ap_ST_fsm_pp0_stage15 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_pp0_stage16 : string;
  attribute ap_ST_fsm_pp0_stage16 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_pp0_stage17 : string;
  attribute ap_ST_fsm_pp0_stage17 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_pp0_stage18 : string;
  attribute ap_ST_fsm_pp0_stage18 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_pp0_stage19 : string;
  attribute ap_ST_fsm_pp0_stage19 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_pp0_stage20 : string;
  attribute ap_ST_fsm_pp0_stage20 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_pp0_stage21 : string;
  attribute ap_ST_fsm_pp0_stage21 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_pp0_stage22 : string;
  attribute ap_ST_fsm_pp0_stage22 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_pp0_stage23 : string;
  attribute ap_ST_fsm_pp0_stage23 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_pp0_stage24 : string;
  attribute ap_ST_fsm_pp0_stage24 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_pp0_stage8 : string;
  attribute ap_ST_fsm_pp0_stage8 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_pp0_stage9 : string;
  attribute ap_ST_fsm_pp0_stage9 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp4_stage0 : string;
  attribute ap_ST_fsm_pp4_stage0 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp5_stage0 : string;
  attribute ap_ST_fsm_pp5_stage0 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b0100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of design_1_sobel_filter_0_0_sobel_filter : entity is "55'b1000000000000000000000000000000000000000000000000000000";
  attribute hls_module : string;
  attribute hls_module of design_1_sobel_filter_0_0_sobel_filter : entity is "yes";
end design_1_sobel_filter_0_0_sobel_filter;

architecture STRUCTURE of design_1_sobel_filter_0_0_sobel_filter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal I_BREADY1 : STD_LOGIC;
  signal I_BREADY4 : STD_LOGIC;
  signal \ap_CS_fsm[26]_i_2_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_gate__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_gate__1_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_gate__2_n_6\ : STD_LOGIC;
  signal ap_CS_fsm_reg_gate_n_6 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_6_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_6_[37]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_6_[47]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_6_[53]\ : STD_LOGIC;
  signal ap_CS_fsm_reg_r_0_n_6 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_1_n_6 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_2_n_6 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_n_6 : STD_LOGIC;
  signal ap_CS_fsm_state44 : STD_LOGIC;
  signal ap_CS_fsm_state50 : STD_LOGIC;
  signal ap_CS_fsm_state51 : STD_LOGIC;
  signal ap_CS_fsm_state58 : STD_LOGIC;
  signal ap_CS_fsm_state67 : STD_LOGIC;
  signal ap_CS_fsm_state76 : STD_LOGIC;
  signal ap_CS_fsm_state82 : STD_LOGIC;
  signal ap_CS_fsm_state90 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 54 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm1156_out : STD_LOGIC;
  signal ap_NS_fsm1169_out : STD_LOGIC;
  signal ap_NS_fsm1187_out : STD_LOGIC;
  signal ap_block_pp3_stage0_subdone24_in : STD_LOGIC;
  signal ap_block_pp4_stage0_subdone19_in : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter1_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter3_reg_r_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter4_reg_r_n_6 : STD_LOGIC;
  signal \ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r_n_6\ : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5_reg_gate_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter5_reg_r_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp3_iter7_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter1_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter3_reg_r_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter4_reg_r_n_6 : STD_LOGIC;
  signal \ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r_n_6\ : STD_LOGIC;
  signal ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter5_reg_gate_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter5_reg_r_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp4_iter7_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp5_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp5_iter1_reg_n_6 : STD_LOGIC;
  signal ap_enable_reg_pp5_iter2_reg_n_6 : STD_LOGIC;
  signal ap_reg_ioackin_gmem0_ARREADY : STD_LOGIC;
  signal ap_reg_ioackin_gmem0_ARREADY_i_1_n_6 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_AWREADY_i_4_n_6 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_AWREADY_reg_n_6 : STD_LOGIC;
  signal ap_reg_ioackin_gmem1_WREADY_reg_n_6 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal edge_val_1_i1_reg_1813 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \edge_val_1_i1_reg_1813[0]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[1]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[2]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[3]_i_10_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[3]_i_11_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[3]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[3]_i_3_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[3]_i_8_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[3]_i_9_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[4]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[5]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[6]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_11_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_12_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_13_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_14_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_15_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_17_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_19_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_20_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_21_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_22_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_23_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_24_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_25_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_26_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_27_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_28_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_3_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813[7]_i_7_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_16_n_7\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_16_n_8\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_16_n_9\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_18_n_6\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_18_n_7\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_18_n_8\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_18_n_9\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_6_n_8\ : STD_LOGIC;
  signal \edge_val_1_i1_reg_1813_reg[7]_i_6_n_9\ : STD_LOGIC;
  signal edge_val_1_i_reg_1787 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal edge_val_1_i_reg_17870 : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[0]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[1]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[2]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[3]_i_10_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[3]_i_11_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[3]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[3]_i_3_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[3]_i_8_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[3]_i_9_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[4]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[5]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[6]_i_1_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_11_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_12_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_13_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_14_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_15_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_17_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_19_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_20_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_21_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_22_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_23_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_24_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_25_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_26_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_27_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_28_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_3_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787[7]_i_7_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[3]_i_2_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[3]_i_2_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_16_n_7\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_16_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_16_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_18_n_6\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_18_n_7\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_18_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_18_n_9\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_6_n_8\ : STD_LOGIC;
  signal \edge_val_1_i_reg_1787_reg[7]_i_6_n_9\ : STD_LOGIC;
  signal exitcond1_fu_1532_p2 : STD_LOGIC;
  signal \exitcond1_reg_1894_pp5_iter1_reg_reg_n_6_[0]\ : STD_LOGIC;
  signal \exitcond1_reg_1894_reg_n_6_[0]\ : STD_LOGIC;
  signal exitcond2_fu_1448_p2 : STD_LOGIC;
  signal \exitcond2_reg_1838_reg_n_6_[0]\ : STD_LOGIC;
  signal exitcond_flatten_fu_635_p2 : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_10_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_1_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_3_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_4_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_5_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_6_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_7_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_8_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587[0]_i_9_n_6\ : STD_LOGIC;
  signal \exitcond_flatten_reg_1587_reg_n_6_[0]\ : STD_LOGIC;
  signal gmem0_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_RREADY : STD_LOGIC;
  signal gmem0_addr_1_read_reg_1661 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_addr_1_reg_1638 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem0_addr_1_reg_16380 : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[11]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[11]_i_3_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[11]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[11]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[15]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[15]_i_3_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[15]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[15]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[19]_i_3_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[19]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[19]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[19]_i_6_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[23]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[23]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[23]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[23]_i_6_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[23]_i_7_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[27]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[27]_i_3_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[27]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[27]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[31]_i_3_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[31]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[31]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[31]_i_6_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[3]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[3]_i_3_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[3]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[3]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[7]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[7]_i_3_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[7]_i_4_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638[7]_i_5_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_2_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[19]_i_2_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[23]_i_3_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[23]_i_3_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[31]_i_2_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[31]_i_2_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \gmem0_addr_1_reg_1638_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal gmem0_addr_read_reg_1671 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem0_addr_reg_1655 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem0_addr_reg_16550 : STD_LOGIC;
  signal gmem1_BVALID : STD_LOGIC;
  signal gmem1_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem1_addr_2_reg_1644 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \gmem1_addr_2_reg_1644[11]_i_10_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_11_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_12_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_3_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_4_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_5_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_6_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_7_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_8_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[11]_i_9_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_10_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_3_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_4_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_5_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_6_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_7_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_8_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[15]_i_9_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_10_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_3_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_4_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_5_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_6_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_7_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_8_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[19]_i_9_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_10_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_11_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_4_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_5_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_6_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_7_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_8_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[23]_i_9_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[27]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[27]_i_3_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[27]_i_4_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[27]_i_5_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[29]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[29]_i_3_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[3]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[3]_i_3_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[3]_i_4_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[3]_i_5_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[7]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[7]_i_3_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[7]_i_4_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644[7]_i_5_n_6\ : STD_LOGIC;
  signal gmem1_addr_2_reg_1644_pp0_iter1_reg : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \gmem1_addr_2_reg_1644_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[11]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[15]_i_2_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_2_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[19]_i_2_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[23]_i_3_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[23]_i_3_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[27]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[27]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[29]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \gmem1_addr_2_reg_1644_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal gmem1_addr_3_reg_1632 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal gmem1_addr_3_reg_16320 : STD_LOGIC;
  signal gmem1_addr_3_reg_1632_pp0_iter1_reg : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \gmem1_addr_6_reg_1887_reg__0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal grp_fu_466_p2 : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal grp_getVal_fu_444_ap_ce : STD_LOGIC;
  signal grp_getVal_fu_444_ap_start_reg : STD_LOGIC;
  signal grp_getVal_fu_444_ap_start_reg14 : STD_LOGIC;
  signal grp_getVal_fu_444_ap_start_reg15 : STD_LOGIC;
  signal grp_getVal_fu_444_ap_start_reg15105_out : STD_LOGIC;
  signal grp_getVal_fu_444_ap_start_reg_i_4_n_6 : STD_LOGIC;
  signal grp_getVal_fu_444_n_23 : STD_LOGIC;
  signal grp_getVal_fu_444_n_24 : STD_LOGIC;
  signal grp_getVal_fu_444_n_7 : STD_LOGIC;
  signal grp_getVal_fu_444_n_8 : STD_LOGIC;
  signal grp_getVal_fu_444_n_9 : STD_LOGIC;
  signal i1_reg_389_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i2_reg_4000 : STD_LOGIC;
  signal \i2_reg_400[0]_i_5_n_6\ : STD_LOGIC;
  signal \i2_reg_400[0]_i_6_n_6\ : STD_LOGIC;
  signal \i2_reg_400[0]_i_7_n_6\ : STD_LOGIC;
  signal \i2_reg_400[0]_i_8_n_6\ : STD_LOGIC;
  signal i2_reg_400_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i2_reg_400_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i2_reg_400_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i2_reg_400_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i2_reg_400_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i2_reg_400_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i2_reg_400_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i2_reg_400_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i2_reg_400_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i2_reg_400_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \i2_reg_400_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i2_reg_400_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i2_reg_400_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \i2_reg_400_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i2_reg_400_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i2_reg_400_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i2_reg_400_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i2_reg_400_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i3_reg_4110 : STD_LOGIC;
  signal \i3_reg_411[7]_i_4_n_6\ : STD_LOGIC;
  signal \i3_reg_411[7]_i_5_n_6\ : STD_LOGIC;
  signal \i3_reg_411[7]_i_6_n_6\ : STD_LOGIC;
  signal \i3_reg_411[7]_i_7_n_6\ : STD_LOGIC;
  signal i3_reg_411_reg : STD_LOGIC_VECTOR ( 20 downto 7 );
  signal \i3_reg_411_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \i3_reg_411_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \i3_reg_411_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \i3_reg_411_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \i3_reg_411_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i3_reg_411_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \i3_reg_411_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \i3_reg_411_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \i3_reg_411_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \i3_reg_411_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \i3_reg_411_reg[19]_i_1_n_13\ : STD_LOGIC;
  signal \i3_reg_411_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_10\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_11\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_12\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_13\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_8\ : STD_LOGIC;
  signal \i3_reg_411_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal i4_reg_4220 : STD_LOGIC;
  signal \i4_reg_422[7]_i_3_n_6\ : STD_LOGIC;
  signal \i4_reg_422[7]_i_4_n_6\ : STD_LOGIC;
  signal \i4_reg_422[7]_i_5_n_6\ : STD_LOGIC;
  signal \i4_reg_422[7]_i_6_n_6\ : STD_LOGIC;
  signal i4_reg_422_reg : STD_LOGIC_VECTOR ( 20 downto 7 );
  signal \i4_reg_422_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \i4_reg_422_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \i4_reg_422_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \i4_reg_422_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \i4_reg_422_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i4_reg_422_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \i4_reg_422_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_422_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \i4_reg_422_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \i4_reg_422_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \i4_reg_422_reg[19]_i_1_n_13\ : STD_LOGIC;
  signal \i4_reg_422_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \i4_reg_422_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal i5_reg_4330 : STD_LOGIC;
  signal \i5_reg_433[0]_i_5_n_6\ : STD_LOGIC;
  signal \i5_reg_433[0]_i_6_n_6\ : STD_LOGIC;
  signal \i5_reg_433[0]_i_7_n_6\ : STD_LOGIC;
  signal \i5_reg_433[0]_i_8_n_6\ : STD_LOGIC;
  signal \i5_reg_433[0]_i_9_n_6\ : STD_LOGIC;
  signal i5_reg_433_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \i5_reg_433_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \i5_reg_433_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \i5_reg_433_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \i5_reg_433_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \i5_reg_433_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i5_reg_433_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i5_reg_433_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \i5_reg_433_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i5_reg_433_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i5_reg_433_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \i5_reg_433_reg[20]_i_1_n_13\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i5_reg_433_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i5_reg_433_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i_mid2_fu_831_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_mid2_reg_1627 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_mid2_reg_16270 : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_10_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_11_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_12_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_13_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_3_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_4_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_5_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_6_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_7_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_8_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[10]_i_9_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[2]_i_2_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[3]_i_2_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[3]_i_3_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[4]_i_2_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[5]_i_2_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[5]_i_3_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[6]_i_2_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[6]_i_3_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[7]_i_2_n_6\ : STD_LOGIC;
  signal \i_mid2_reg_1627[8]_i_2_n_6\ : STD_LOGIC;
  signal i_reg_367 : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[0]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[10]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[1]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[2]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[3]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[4]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[5]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[6]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[7]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[8]\ : STD_LOGIC;
  signal \i_reg_367_reg_n_6_[9]\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[0]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[0]_i_5_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[0]_i_6_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[12]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[12]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[12]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[12]_i_5_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[16]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[16]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[16]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[16]_i_5_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[20]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[4]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[4]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[4]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[4]_i_5_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[8]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[8]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[8]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591[8]_i_5_n_6\ : STD_LOGIC;
  signal indvar_flatten_next_reg_1591_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[20]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_1591_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal indvar_flatten_reg_356 : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \indvar_flatten_reg_356[20]_i_2_n_6\ : STD_LOGIC;
  signal inter_pix : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal inter_pix2_sum6_fu_927_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j_1_fu_951_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_1_reg_1676 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_1_reg_16760 : STD_LOGIC;
  signal \j_1_reg_1676[10]_i_3_n_6\ : STD_LOGIC;
  signal j_mid2_reg_1596 : STD_LOGIC;
  signal j_mid2_reg_15960 : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_10_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_11_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_12_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_13_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_14_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_15_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_16_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_17_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_18_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_19_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_20_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_21_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_22_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_23_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_24_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_25_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_26_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_27_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_5_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_6_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_7_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_8_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596[10]_i_9_n_6\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[0]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[10]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[1]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[2]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[3]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[4]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[5]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[6]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[7]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[8]\ : STD_LOGIC;
  signal \j_mid2_reg_1596_reg_n_6_[9]\ : STD_LOGIC;
  signal j_reg_378 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^m_axi_gmem0_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem0_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem1_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem1_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal or_cond_mid2_fu_741_p3 : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_10_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_11_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_12_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_13_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_14_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_15_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_2_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_3_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_4_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_5_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_6_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_7_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_8_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613[0]_i_9_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\ : STD_LOGIC;
  signal \or_cond_mid2_reg_1613_reg_n_6_[0]\ : STD_LOGIC;
  signal out_pix : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal out_pix4_sum1_fu_1470_p2 : STD_LOGIC_VECTOR ( 29 downto 7 );
  signal out_pix4_sum1_reg_1851 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal out_pix4_sum1_reg_18510 : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[10]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[10]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[10]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[10]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[14]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[14]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[14]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[14]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[18]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[18]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[18]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[18]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[22]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[22]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851[29]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[14]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[14]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[18]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[18]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[22]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[22]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[26]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[26]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[29]_i_2_n_8\ : STD_LOGIC;
  signal \out_pix4_sum1_reg_1851_reg[29]_i_2_n_9\ : STD_LOGIC;
  signal out_pix4_sum2_fu_1501_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal out_pix4_sum2_reg_1871 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal out_pix4_sum2_reg_18710 : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[12]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[12]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[12]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[12]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[16]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[16]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[16]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[16]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[20]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[20]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[20]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[20]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[29]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[4]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[4]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[4]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[4]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[8]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[8]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[8]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871[8]_i_5_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum2_reg_1871_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal out_pix4_sum5_fu_904_p2 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal out_pix4_sum8_fu_1433_p2 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal out_pix4_sum8_reg_1827 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \out_pix4_sum8_reg_1827[13]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[13]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[13]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[17]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[17]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[17]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[21]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[21]_i_3_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[21]_i_4_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827[9]_i_2_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[21]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[21]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[25]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[25]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[29]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[29]_i_1_n_9\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \out_pix4_sum8_reg_1827_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_222_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_i1_fu_1395_p3 : STD_LOGIC;
  signal p_i_fu_1208_p3 : STD_LOGIC;
  signal reg_470 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal reg_4700 : STD_LOGIC;
  signal \reg_470[10]_i_2_n_6\ : STD_LOGIC;
  signal \reg_470[10]_i_3_n_6\ : STD_LOGIC;
  signal \reg_470[10]_i_4_n_6\ : STD_LOGIC;
  signal \reg_470[10]_i_5_n_6\ : STD_LOGIC;
  signal \reg_470_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \reg_470_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \reg_470_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \reg_470_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \reg_470_reg[13]_i_2_n_8\ : STD_LOGIC;
  signal \reg_470_reg[13]_i_2_n_9\ : STD_LOGIC;
  signal reg_475 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_4750 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sobel_filter_AXILiteS_s_axi_U_n_10 : STD_LOGIC;
  signal sobel_filter_AXILiteS_s_axi_U_n_6 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_10 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_11 : STD_LOGIC;
  signal sobel_filter_gmem0_m_axi_U_n_9 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_10 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_12 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_13 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_15 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_167 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_169 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_17 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_18 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_20 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_22 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_46 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_48 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_49 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_50 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_52 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_53 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_57 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_59 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_6 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_60 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_61 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_62 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_63 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_71 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_75 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_76 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_77 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_78 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_79 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_80 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_81 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_82 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_83 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_84 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_85 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_86 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_87 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_88 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_89 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_90 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_91 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_92 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_93 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_94 : STD_LOGIC;
  signal sobel_filter_gmem1_m_axi_U_n_95 : STD_LOGIC;
  signal superCache_U_n_14 : STD_LOGIC;
  signal superCache_U_n_15 : STD_LOGIC;
  signal superCache_U_n_16 : STD_LOGIC;
  signal superCache_U_n_17 : STD_LOGIC;
  signal superCache_U_n_18 : STD_LOGIC;
  signal superCache_U_n_19 : STD_LOGIC;
  signal superCache_U_n_20 : STD_LOGIC;
  signal superCache_U_n_21 : STD_LOGIC;
  signal superCache_U_n_22 : STD_LOGIC;
  signal superCache_U_n_23 : STD_LOGIC;
  signal superCache_U_n_24 : STD_LOGIC;
  signal superCache_U_n_25 : STD_LOGIC;
  signal superCache_U_n_26 : STD_LOGIC;
  signal superCache_U_n_27 : STD_LOGIC;
  signal superCache_U_n_28 : STD_LOGIC;
  signal superCache_U_n_59 : STD_LOGIC;
  signal superCache_U_n_6 : STD_LOGIC;
  signal superCache_U_n_60 : STD_LOGIC;
  signal superCache_U_n_61 : STD_LOGIC;
  signal superCache_U_n_62 : STD_LOGIC;
  signal superCache_U_n_63 : STD_LOGIC;
  signal superCache_U_n_64 : STD_LOGIC;
  signal superCache_U_n_65 : STD_LOGIC;
  signal superCache_U_n_66 : STD_LOGIC;
  signal superCache_U_n_67 : STD_LOGIC;
  signal superCache_U_n_68 : STD_LOGIC;
  signal superCache_U_n_7 : STD_LOGIC;
  signal superCache_address0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal superCache_ce0 : STD_LOGIC;
  signal superCache_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal superCache_we0 : STD_LOGIC;
  signal tmp13_fu_1002_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp13_reg_1751 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp13_reg_17510 : STD_LOGIC;
  signal \tmp13_reg_1751[3]_i_2_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751[3]_i_3_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751[3]_i_4_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751[3]_i_5_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751[7]_i_2_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751[7]_i_3_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751[7]_i_4_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751[7]_i_5_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp13_reg_1751_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp8_fu_1143_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp8_reg_1782 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp8_reg_17820 : STD_LOGIC;
  signal \tmp8_reg_1782[3]_i_2_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782[3]_i_3_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782[3]_i_4_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782[3]_i_5_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782[7]_i_2_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782[7]_i_3_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782[7]_i_4_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782[7]_i_5_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp8_reg_1782_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_10_reg_1818[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_10_reg_1818[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_10_reg_1818[0]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_10_reg_1818_reg_n_6_[0]\ : STD_LOGIC;
  signal tmp_13_cast_fu_919_p1 : STD_LOGIC_VECTOR ( 12 downto 7 );
  signal \tmp_13_cast_fu_919_p1__0\ : STD_LOGIC_VECTOR ( 22 downto 13 );
  signal \tmp_13_cast_reg_1650[10]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650[10]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650[10]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650[10]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_13_cast_reg_1650_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal tmp_15_fu_946_p2 : STD_LOGIC_VECTOR ( 12 downto 7 );
  signal tmp_15_reg_1666 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \tmp_15_reg_1666[10]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_15_reg_1666[10]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_15_reg_1666[10]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_15_reg_1666[10]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_15_reg_1666_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_15_reg_1666_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_15_reg_1666_reg[10]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_15_reg_1666_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_15_reg_1666_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal tmp_17_reg_1681 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_17_reg_16810 : STD_LOGIC;
  signal tmp_18_reg_1691 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_18_reg_16910 : STD_LOGIC;
  signal tmp_19_reg_1701 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_19_reg_17010 : STD_LOGIC;
  signal tmp_1_mid2_fu_677_p3 : STD_LOGIC;
  signal \tmp_1_mid2_reg_1603[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_1_mid2_reg_1603[0]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\ : STD_LOGIC;
  signal \tmp_1_mid2_reg_1603_reg_n_6_[0]\ : STD_LOGIC;
  signal tmp_20_fu_1460_p2 : STD_LOGIC;
  signal tmp_20_reg_1847 : STD_LOGIC;
  signal tmp_20_reg_1847_pp3_iter1_reg : STD_LOGIC;
  signal \tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4_n_6\ : STD_LOGIC;
  signal tmp_20_reg_1847_pp3_iter6_reg : STD_LOGIC;
  signal tmp_21_reg_1711 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_21_reg_17110 : STD_LOGIC;
  signal tmp_22_reg_1802 : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_11_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_12_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_13_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_14_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_15_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802[0]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_5_n_12\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_5_n_13\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_22_reg_1802_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal tmp_23_reg_1721 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_23_reg_17210 : STD_LOGIC;
  signal tmp_24_reg_1731 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_27_reg_1741 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_28_fu_1371_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_2_mid2_fu_715_p3 : STD_LOGIC_VECTOR ( 22 downto 7 );
  signal tmp_2_mid2_reg_1607 : STD_LOGIC_VECTOR ( 22 downto 7 );
  signal \tmp_2_mid2_reg_1607[13]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[13]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[13]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[13]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[13]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[17]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[17]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[17]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[17]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[17]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[21]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[21]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[21]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[21]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[21]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[9]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[9]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[9]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607[9]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[13]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[13]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[17]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[17]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[21]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[21]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_2_mid2_reg_1607_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal tmp_31_fu_1491_p2 : STD_LOGIC;
  signal tmp_31_reg_1867 : STD_LOGIC;
  signal tmp_31_reg_1867_pp4_iter1_reg : STD_LOGIC;
  signal \tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4_n_6\ : STD_LOGIC;
  signal tmp_31_reg_1867_pp4_iter6_reg : STD_LOGIC;
  signal tmp_32_reg_1766 : STD_LOGIC;
  signal tmp_32_reg_17660 : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_11_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_12_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_13_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_14_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_15_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766[0]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_5_n_11\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_5_n_12\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_5_n_13\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_5_n_8\ : STD_LOGIC;
  signal \tmp_32_reg_1766_reg[0]_i_5_n_9\ : STD_LOGIC;
  signal tmp_36_reg_1792 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_36_reg_1792[3]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[3]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[3]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[3]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[3]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[3]_i_7_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[3]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_7_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792[7]_i_9_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_36_reg_1792_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp_37_fu_1336_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_fu_1184_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_41_fu_1347_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_43_fu_1389_p2 : STD_LOGIC;
  signal tmp_44_fu_1202_p2 : STD_LOGIC;
  signal tmp_48_cast_fu_896_p1 : STD_LOGIC_VECTOR ( 22 downto 8 );
  signal tmp_51_reg_1686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_52_reg_1696 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_52_reg_16960 : STD_LOGIC;
  signal tmp_53_reg_1706 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_53_reg_17060 : STD_LOGIC;
  signal tmp_54_reg_1716 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_54_reg_17160 : STD_LOGIC;
  signal tmp_55_reg_1726 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_56_reg_1736 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_58_reg_1756 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_58_reg_1756[3]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[3]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[3]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[3]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[3]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[3]_i_7_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[3]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_3_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_4_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_5_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_6_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_7_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_8_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756[7]_i_9_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_13\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[3]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_58_reg_1756_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal tmp_59_fu_1149_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_cast_reg_1581 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_63_fu_1160_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_6_mid2_fu_779_p3 : STD_LOGIC_VECTOR ( 12 downto 7 );
  signal \tmp_6_mid2_reg_1617[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_mid2_reg_1617_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_9_mid2_fu_823_p3 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal \tmp_9_mid2_reg_1622[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_9_mid2_reg_1622[12]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_9_mid2_reg_1622[13]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_9_mid2_reg_1622_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal tmp_cast1_reg_1562 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal tmp_s_fu_647_p2 : STD_LOGIC;
  signal val_reg_1903 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal val_reg_19030 : STD_LOGIC;
  signal x_weight_0_2_cast_fu_1122_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \x_weight_0_2_cast_fu_1122_p1__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_weight_127_1_fu_1137_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal x_weight_127_1_reg_1777 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_weight_127_1_reg_1777[0]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[0]_i_3_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[0]_i_4_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[0]_i_5_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[10]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[4]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[4]_i_3_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[4]_i_4_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[4]_i_5_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[4]_i_6_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[4]_i_7_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[4]_i_8_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_11_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_12_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_13_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_14_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_3_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_4_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_5_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_6_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_7_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_8_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777[8]_i_9_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[10]_i_3_n_9\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_10_n_7\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_10_n_8\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_10_n_9\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_127_1_reg_1777_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal x_weight_1_0_2_cast_fu_981_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \x_weight_1_0_2_cast_fu_981_p1__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_weight_1_1_1_fu_996_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal x_weight_1_1_1_reg_1746 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_weight_1_1_1_reg_1746[0]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[0]_i_3_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[0]_i_4_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[0]_i_5_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[10]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[4]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[4]_i_3_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[4]_i_4_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[4]_i_5_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[4]_i_6_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[4]_i_7_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[4]_i_8_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_11_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_12_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_13_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_14_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_3_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_4_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_5_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_6_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_7_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_8_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746[8]_i_9_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_7\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_8\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_9\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal x_weight_1_2_2_fu_1088_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_weight_2_2_fu_1310_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_weight_1_2_2_fu_1094_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_weight_1_2_2_reg_1761 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_weight_1_2_2_reg_1761[0]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_3_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_4_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_6_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[0]_i_7_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_18_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_3_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_4_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_5_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_6_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[10]_i_7_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_10_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_12_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_13_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_3_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_4_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_5_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_6_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_7_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_8_n_6\ : STD_LOGIC;
  signal \y_weight_1_2_2_reg_1761[4]_i_9_n_6\ : STD_LOGIC;
  signal y_weight_2_2_fu_1316_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_weight_2_2_reg_1797 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_weight_2_2_reg_1797[0]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_3_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_4_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_6_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[0]_i_7_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_18_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_3_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_4_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_5_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_6_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[10]_i_7_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_10_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_12_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_13_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_3_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_4_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_5_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_6_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_7_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_8_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_reg_1797[4]_i_9_n_6\ : STD_LOGIC;
  signal \NLW_edge_val_1_i1_reg_1813_reg[7]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val_1_i1_reg_1813_reg[7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val_1_i_reg_1787_reg[7]_i_16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val_1_i_reg_1787_reg[7]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem0_addr_1_reg_1638_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem0_addr_1_reg_1638_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_2_reg_1644_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem1_addr_2_reg_1644_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i2_reg_400_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i3_reg_411_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i3_reg_411_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i4_reg_422_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i4_reg_422_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i5_reg_433_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i5_reg_433_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix4_sum1_reg_1851_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_pix4_sum8_reg_1827_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_470_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_reg_470_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_470_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp13_reg_1751_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp13_reg_1751_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp8_reg_1782_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp8_reg_1782_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_13_cast_reg_1650_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_15_reg_1666_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_15_reg_1666_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_15_reg_1666_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_22_reg_1802_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_22_reg_1802_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_2_mid2_reg_1607_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_32_reg_1766_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_32_reg_1766_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_weight_127_1_reg_1777_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_weight_127_1_reg_1777_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_weight_127_1_reg_1777_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_weight_127_1_reg_1777_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_2\ : label is "soft_lutpair329";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute srl_bus_name of \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name of \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute srl_bus_name of \ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name of \ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1\ : label is "inst/\ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute srl_bus_name of \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name of \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[54]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_CS_fsm_reg_gate : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg_gate__1\ : label is "soft_lutpair342";
  attribute srl_name of \ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r\ : label is "inst/ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r";
  attribute srl_name of \ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r\ : label is "inst/ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[2]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[3]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[4]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[5]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[6]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \edge_val_1_i1_reg_1813[7]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[0]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[2]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[3]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[4]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[5]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[6]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \edge_val_1_i_reg_1787[7]_i_3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \exitcond_flatten_reg_1587[0]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \i_mid2_reg_1627[10]_i_12\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \i_mid2_reg_1627[10]_i_13\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \j_1_reg_1676[1]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \j_1_reg_1676[2]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \j_1_reg_1676[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \j_1_reg_1676[4]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \j_1_reg_1676[6]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \j_1_reg_1676[7]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \j_1_reg_1676[8]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \j_1_reg_1676[9]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \j_mid2_reg_1596[10]_i_12\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \j_mid2_reg_1596[7]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \j_mid2_reg_1596[8]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \j_mid2_reg_1596[9]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \reg_470[7]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \tmp_13_cast_reg_1650[7]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair337";
  attribute srl_bus_name of \tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4\ : label is "inst/\tmp_20_reg_1847_pp3_iter5_reg_reg ";
  attribute srl_name of \tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4\ : label is "inst/\tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4\ : label is "inst/\tmp_31_reg_1867_pp4_iter5_reg_reg ";
  attribute srl_name of \tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4\ : label is "inst/\tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4 ";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_36_reg_1792[3]_i_2\ : label is "lutpair7";
  attribute HLUTNM of \tmp_36_reg_1792[3]_i_3\ : label is "lutpair6";
  attribute HLUTNM of \tmp_36_reg_1792[3]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \tmp_36_reg_1792[3]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \tmp_36_reg_1792[3]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \tmp_36_reg_1792[3]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \tmp_36_reg_1792[3]_i_8\ : label is "lutpair13";
  attribute HLUTNM of \tmp_36_reg_1792[7]_i_2\ : label is "lutpair11";
  attribute HLUTNM of \tmp_36_reg_1792[7]_i_3\ : label is "lutpair10";
  attribute HLUTNM of \tmp_36_reg_1792[7]_i_4\ : label is "lutpair9";
  attribute HLUTNM of \tmp_36_reg_1792[7]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \tmp_36_reg_1792[7]_i_7\ : label is "lutpair11";
  attribute HLUTNM of \tmp_36_reg_1792[7]_i_8\ : label is "lutpair10";
  attribute HLUTNM of \tmp_36_reg_1792[7]_i_9\ : label is "lutpair9";
  attribute HLUTNM of \tmp_58_reg_1756[3]_i_2\ : label is "lutpair1";
  attribute HLUTNM of \tmp_58_reg_1756[3]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \tmp_58_reg_1756[3]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \tmp_58_reg_1756[3]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \tmp_58_reg_1756[3]_i_6\ : label is "lutpair1";
  attribute HLUTNM of \tmp_58_reg_1756[3]_i_7\ : label is "lutpair0";
  attribute HLUTNM of \tmp_58_reg_1756[3]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \tmp_58_reg_1756[7]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \tmp_58_reg_1756[7]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \tmp_58_reg_1756[7]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \tmp_58_reg_1756[7]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \tmp_58_reg_1756[7]_i_7\ : label is "lutpair5";
  attribute HLUTNM of \tmp_58_reg_1756[7]_i_8\ : label is "lutpair4";
  attribute HLUTNM of \tmp_58_reg_1756[7]_i_9\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \tmp_6_mid2_reg_1617[10]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tmp_6_mid2_reg_1617[11]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \tmp_6_mid2_reg_1617[12]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \tmp_6_mid2_reg_1617[7]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \tmp_6_mid2_reg_1617[8]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tmp_9_mid2_reg_1622[10]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \tmp_9_mid2_reg_1622[11]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \tmp_9_mid2_reg_1622[12]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \tmp_9_mid2_reg_1622[13]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \tmp_9_mid2_reg_1622[8]_i_1\ : label is "soft_lutpair340";
begin
  m_axi_gmem0_ARADDR(31 downto 2) <= \^m_axi_gmem0_araddr\(31 downto 2);
  m_axi_gmem0_ARADDR(1) <= \<const0>\;
  m_axi_gmem0_ARADDR(0) <= \<const0>\;
  m_axi_gmem0_ARBURST(1) <= \<const0>\;
  m_axi_gmem0_ARBURST(0) <= \<const1>\;
  m_axi_gmem0_ARCACHE(3) <= \<const0>\;
  m_axi_gmem0_ARCACHE(2) <= \<const0>\;
  m_axi_gmem0_ARCACHE(1) <= \<const1>\;
  m_axi_gmem0_ARCACHE(0) <= \<const1>\;
  m_axi_gmem0_ARID(0) <= \<const0>\;
  m_axi_gmem0_ARLEN(7) <= \<const0>\;
  m_axi_gmem0_ARLEN(6) <= \<const0>\;
  m_axi_gmem0_ARLEN(5) <= \<const0>\;
  m_axi_gmem0_ARLEN(4) <= \<const0>\;
  m_axi_gmem0_ARLEN(3 downto 0) <= \^m_axi_gmem0_arlen\(3 downto 0);
  m_axi_gmem0_ARLOCK(1) <= \<const0>\;
  m_axi_gmem0_ARLOCK(0) <= \<const0>\;
  m_axi_gmem0_ARPROT(2) <= \<const0>\;
  m_axi_gmem0_ARPROT(1) <= \<const0>\;
  m_axi_gmem0_ARPROT(0) <= \<const0>\;
  m_axi_gmem0_ARQOS(3) <= \<const0>\;
  m_axi_gmem0_ARQOS(2) <= \<const0>\;
  m_axi_gmem0_ARQOS(1) <= \<const0>\;
  m_axi_gmem0_ARQOS(0) <= \<const0>\;
  m_axi_gmem0_ARREGION(3) <= \<const0>\;
  m_axi_gmem0_ARREGION(2) <= \<const0>\;
  m_axi_gmem0_ARREGION(1) <= \<const0>\;
  m_axi_gmem0_ARREGION(0) <= \<const0>\;
  m_axi_gmem0_ARSIZE(2) <= \<const0>\;
  m_axi_gmem0_ARSIZE(1) <= \<const1>\;
  m_axi_gmem0_ARSIZE(0) <= \<const0>\;
  m_axi_gmem0_ARUSER(0) <= \<const0>\;
  m_axi_gmem0_AWADDR(31) <= \<const0>\;
  m_axi_gmem0_AWADDR(30) <= \<const0>\;
  m_axi_gmem0_AWADDR(29) <= \<const0>\;
  m_axi_gmem0_AWADDR(28) <= \<const0>\;
  m_axi_gmem0_AWADDR(27) <= \<const0>\;
  m_axi_gmem0_AWADDR(26) <= \<const0>\;
  m_axi_gmem0_AWADDR(25) <= \<const0>\;
  m_axi_gmem0_AWADDR(24) <= \<const0>\;
  m_axi_gmem0_AWADDR(23) <= \<const0>\;
  m_axi_gmem0_AWADDR(22) <= \<const0>\;
  m_axi_gmem0_AWADDR(21) <= \<const0>\;
  m_axi_gmem0_AWADDR(20) <= \<const0>\;
  m_axi_gmem0_AWADDR(19) <= \<const0>\;
  m_axi_gmem0_AWADDR(18) <= \<const0>\;
  m_axi_gmem0_AWADDR(17) <= \<const0>\;
  m_axi_gmem0_AWADDR(16) <= \<const0>\;
  m_axi_gmem0_AWADDR(15) <= \<const0>\;
  m_axi_gmem0_AWADDR(14) <= \<const0>\;
  m_axi_gmem0_AWADDR(13) <= \<const0>\;
  m_axi_gmem0_AWADDR(12) <= \<const0>\;
  m_axi_gmem0_AWADDR(11) <= \<const0>\;
  m_axi_gmem0_AWADDR(10) <= \<const0>\;
  m_axi_gmem0_AWADDR(9) <= \<const0>\;
  m_axi_gmem0_AWADDR(8) <= \<const0>\;
  m_axi_gmem0_AWADDR(7) <= \<const0>\;
  m_axi_gmem0_AWADDR(6) <= \<const0>\;
  m_axi_gmem0_AWADDR(5) <= \<const0>\;
  m_axi_gmem0_AWADDR(4) <= \<const0>\;
  m_axi_gmem0_AWADDR(3) <= \<const0>\;
  m_axi_gmem0_AWADDR(2) <= \<const0>\;
  m_axi_gmem0_AWADDR(1) <= \<const0>\;
  m_axi_gmem0_AWADDR(0) <= \<const0>\;
  m_axi_gmem0_AWBURST(1) <= \<const0>\;
  m_axi_gmem0_AWBURST(0) <= \<const1>\;
  m_axi_gmem0_AWCACHE(3) <= \<const0>\;
  m_axi_gmem0_AWCACHE(2) <= \<const0>\;
  m_axi_gmem0_AWCACHE(1) <= \<const1>\;
  m_axi_gmem0_AWCACHE(0) <= \<const1>\;
  m_axi_gmem0_AWID(0) <= \<const0>\;
  m_axi_gmem0_AWLEN(7) <= \<const0>\;
  m_axi_gmem0_AWLEN(6) <= \<const0>\;
  m_axi_gmem0_AWLEN(5) <= \<const0>\;
  m_axi_gmem0_AWLEN(4) <= \<const0>\;
  m_axi_gmem0_AWLEN(3) <= \<const0>\;
  m_axi_gmem0_AWLEN(2) <= \<const0>\;
  m_axi_gmem0_AWLEN(1) <= \<const0>\;
  m_axi_gmem0_AWLEN(0) <= \<const0>\;
  m_axi_gmem0_AWLOCK(1) <= \<const0>\;
  m_axi_gmem0_AWLOCK(0) <= \<const0>\;
  m_axi_gmem0_AWPROT(2) <= \<const0>\;
  m_axi_gmem0_AWPROT(1) <= \<const0>\;
  m_axi_gmem0_AWPROT(0) <= \<const0>\;
  m_axi_gmem0_AWQOS(3) <= \<const0>\;
  m_axi_gmem0_AWQOS(2) <= \<const0>\;
  m_axi_gmem0_AWQOS(1) <= \<const0>\;
  m_axi_gmem0_AWQOS(0) <= \<const0>\;
  m_axi_gmem0_AWREGION(3) <= \<const0>\;
  m_axi_gmem0_AWREGION(2) <= \<const0>\;
  m_axi_gmem0_AWREGION(1) <= \<const0>\;
  m_axi_gmem0_AWREGION(0) <= \<const0>\;
  m_axi_gmem0_AWSIZE(2) <= \<const0>\;
  m_axi_gmem0_AWSIZE(1) <= \<const1>\;
  m_axi_gmem0_AWSIZE(0) <= \<const0>\;
  m_axi_gmem0_AWUSER(0) <= \<const0>\;
  m_axi_gmem0_AWVALID <= \<const0>\;
  m_axi_gmem0_BREADY <= \<const1>\;
  m_axi_gmem0_WDATA(31) <= \<const0>\;
  m_axi_gmem0_WDATA(30) <= \<const0>\;
  m_axi_gmem0_WDATA(29) <= \<const0>\;
  m_axi_gmem0_WDATA(28) <= \<const0>\;
  m_axi_gmem0_WDATA(27) <= \<const0>\;
  m_axi_gmem0_WDATA(26) <= \<const0>\;
  m_axi_gmem0_WDATA(25) <= \<const0>\;
  m_axi_gmem0_WDATA(24) <= \<const0>\;
  m_axi_gmem0_WDATA(23) <= \<const0>\;
  m_axi_gmem0_WDATA(22) <= \<const0>\;
  m_axi_gmem0_WDATA(21) <= \<const0>\;
  m_axi_gmem0_WDATA(20) <= \<const0>\;
  m_axi_gmem0_WDATA(19) <= \<const0>\;
  m_axi_gmem0_WDATA(18) <= \<const0>\;
  m_axi_gmem0_WDATA(17) <= \<const0>\;
  m_axi_gmem0_WDATA(16) <= \<const0>\;
  m_axi_gmem0_WDATA(15) <= \<const0>\;
  m_axi_gmem0_WDATA(14) <= \<const0>\;
  m_axi_gmem0_WDATA(13) <= \<const0>\;
  m_axi_gmem0_WDATA(12) <= \<const0>\;
  m_axi_gmem0_WDATA(11) <= \<const0>\;
  m_axi_gmem0_WDATA(10) <= \<const0>\;
  m_axi_gmem0_WDATA(9) <= \<const0>\;
  m_axi_gmem0_WDATA(8) <= \<const0>\;
  m_axi_gmem0_WDATA(7) <= \<const0>\;
  m_axi_gmem0_WDATA(6) <= \<const0>\;
  m_axi_gmem0_WDATA(5) <= \<const0>\;
  m_axi_gmem0_WDATA(4) <= \<const0>\;
  m_axi_gmem0_WDATA(3) <= \<const0>\;
  m_axi_gmem0_WDATA(2) <= \<const0>\;
  m_axi_gmem0_WDATA(1) <= \<const0>\;
  m_axi_gmem0_WDATA(0) <= \<const0>\;
  m_axi_gmem0_WID(0) <= \<const0>\;
  m_axi_gmem0_WLAST <= \<const0>\;
  m_axi_gmem0_WSTRB(3) <= \<const0>\;
  m_axi_gmem0_WSTRB(2) <= \<const0>\;
  m_axi_gmem0_WSTRB(1) <= \<const0>\;
  m_axi_gmem0_WSTRB(0) <= \<const0>\;
  m_axi_gmem0_WUSER(0) <= \<const0>\;
  m_axi_gmem0_WVALID <= \<const0>\;
  m_axi_gmem1_ARADDR(31 downto 2) <= \^m_axi_gmem1_araddr\(31 downto 2);
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3 downto 0) <= \^m_axi_gmem1_arlen\(3 downto 0);
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_AWADDR(31 downto 2) <= \^m_axi_gmem1_awaddr\(31 downto 2);
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3 downto 0) <= \^m_axi_gmem1_awlen\(3 downto 0);
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => exitcond_flatten_fu_635_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      O => \ap_CS_fsm[26]_i_2_n_6\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[26]_i_2_n_6\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_6_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_pp0_stage15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => ap_CS_fsm_pp0_stage18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => ap_CS_fsm_state44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_93,
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(28),
      Q => \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_n_6\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[29]_srl2___ap_CS_fsm_reg_r_0_n_6\,
      Q => \ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1_n_6\,
      R => '0'
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_gate__2_n_6\,
      Q => ap_CS_fsm_state50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(32),
      Q => ap_CS_fsm_state51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(33),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sobel_filter_gmem1_m_axi_U_n_94,
      Q => \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_n_6\
    );
\ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[35]_srl2___ap_CS_fsm_reg_r_0_n_6\,
      Q => \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1_n_6\,
      R => '0'
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_gate__1_n_6\,
      Q => \ap_CS_fsm_reg_n_6_[37]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(38),
      Q => ap_CS_fsm_state58,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(39),
      Q => ap_CS_fsm_pp3_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(40),
      Q => ap_CS_fsm_state67,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(41),
      Q => ap_CS_fsm_pp4_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(42),
      Q => ap_CS_fsm_state76,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm1156_out,
      Q => \ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1_n_6\
    );
\ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[45]_srl3___ap_CS_fsm_reg_r_1_n_6\,
      Q => \ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2_n_6\,
      R => '0'
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_gate__0_n_6\,
      Q => \ap_CS_fsm_reg_n_6_[47]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(48),
      Q => ap_CS_fsm_state82,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(49),
      Q => ap_CS_fsm_pp5_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(50),
      Q => \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_n_6\
    );
\ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[51]_srl2___ap_CS_fsm_reg_r_0_n_6\,
      Q => \ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1_n_6\,
      R => '0'
    );
\ap_CS_fsm_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_gate_n_6,
      Q => \ap_CS_fsm_reg_n_6_[53]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(54),
      Q => ap_CS_fsm_state90,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[52]_ap_CS_fsm_reg_r_1_n_6\,
      I1 => ap_CS_fsm_reg_r_1_n_6,
      O => ap_CS_fsm_reg_gate_n_6
    );
\ap_CS_fsm_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[46]_ap_CS_fsm_reg_r_2_n_6\,
      I1 => ap_CS_fsm_reg_r_2_n_6,
      O => \ap_CS_fsm_reg_gate__0_n_6\
    );
\ap_CS_fsm_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1_n_6\,
      I1 => ap_CS_fsm_reg_r_1_n_6,
      O => \ap_CS_fsm_reg_gate__1_n_6\
    );
\ap_CS_fsm_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[30]_ap_CS_fsm_reg_r_1_n_6\,
      I1 => ap_CS_fsm_reg_r_1_n_6,
      O => \ap_CS_fsm_reg_gate__2_n_6\
    );
ap_CS_fsm_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => ap_CS_fsm_reg_r_n_6,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_n_6,
      Q => ap_CS_fsm_reg_r_0_n_6,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_0_n_6,
      Q => ap_CS_fsm_reg_r_1_n_6,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_1_n_6,
      Q => ap_CS_fsm_reg_r_2_n_6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_AXILiteS_s_axi_U_n_10,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_AXILiteS_s_axi_U_n_6,
      Q => ap_enable_reg_pp0_iter1_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_62,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_15,
      Q => ap_enable_reg_pp1_iter1_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_63,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_13,
      Q => ap_enable_reg_pp2_iter1_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp3_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_53,
      Q => ap_enable_reg_pp3_iter0,
      R => '0'
    );
ap_enable_reg_pp3_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_20,
      Q => ap_enable_reg_pp3_iter1_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp3_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone24_in,
      D => ap_enable_reg_pp3_iter1_reg_n_6,
      Q => ap_enable_reg_pp3_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone24_in,
      D => '1',
      Q => ap_enable_reg_pp3_iter3_reg_r_n_6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone24_in,
      D => ap_enable_reg_pp3_iter3_reg_r_n_6,
      Q => ap_enable_reg_pp3_iter4_reg_r_n_6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone24_in,
      CLK => ap_clk,
      D => ap_enable_reg_pp3_iter2,
      Q => \ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r_n_6\
    );
ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone24_in,
      D => \ap_enable_reg_pp3_iter4_reg_srl2___ap_enable_reg_pp3_iter4_reg_r_n_6\,
      Q => ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r_n_6,
      R => '0'
    );
ap_enable_reg_pp3_iter5_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp3_iter5_reg_ap_enable_reg_pp3_iter5_reg_r_n_6,
      I1 => ap_enable_reg_pp3_iter5_reg_r_n_6,
      O => ap_enable_reg_pp3_iter5_reg_gate_n_6
    );
ap_enable_reg_pp3_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone24_in,
      D => ap_enable_reg_pp3_iter4_reg_r_n_6,
      Q => ap_enable_reg_pp3_iter5_reg_r_n_6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter6_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone24_in,
      D => ap_enable_reg_pp3_iter5_reg_gate_n_6,
      Q => ap_enable_reg_pp3_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp3_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_22,
      Q => ap_enable_reg_pp3_iter7_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp4_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_50,
      Q => ap_enable_reg_pp4_iter0,
      R => '0'
    );
ap_enable_reg_pp4_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_10,
      Q => ap_enable_reg_pp4_iter1_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp4_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp4_stage0_subdone19_in,
      D => ap_enable_reg_pp4_iter1_reg_n_6,
      Q => ap_enable_reg_pp4_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp4_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp4_stage0_subdone19_in,
      D => '1',
      Q => ap_enable_reg_pp4_iter3_reg_r_n_6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp4_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp4_stage0_subdone19_in,
      D => ap_enable_reg_pp4_iter3_reg_r_n_6,
      Q => ap_enable_reg_pp4_iter4_reg_r_n_6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp4_stage0_subdone19_in,
      CLK => ap_clk,
      D => ap_enable_reg_pp4_iter2,
      Q => \ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r_n_6\
    );
ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp4_stage0_subdone19_in,
      D => \ap_enable_reg_pp4_iter4_reg_srl2___ap_enable_reg_pp4_iter4_reg_r_n_6\,
      Q => ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r_n_6,
      R => '0'
    );
ap_enable_reg_pp4_iter5_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp4_iter5_reg_ap_enable_reg_pp4_iter5_reg_r_n_6,
      I1 => ap_enable_reg_pp4_iter5_reg_r_n_6,
      O => ap_enable_reg_pp4_iter5_reg_gate_n_6
    );
ap_enable_reg_pp4_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp4_stage0_subdone19_in,
      D => ap_enable_reg_pp4_iter4_reg_r_n_6,
      Q => ap_enable_reg_pp4_iter5_reg_r_n_6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp4_iter6_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp4_stage0_subdone19_in,
      D => ap_enable_reg_pp4_iter5_reg_gate_n_6,
      Q => ap_enable_reg_pp4_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp4_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_12,
      Q => ap_enable_reg_pp4_iter7_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp5_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_57,
      Q => ap_enable_reg_pp5_iter0,
      R => '0'
    );
ap_enable_reg_pp5_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_17,
      Q => ap_enable_reg_pp5_iter1_reg_n_6,
      R => '0'
    );
ap_enable_reg_pp5_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_18,
      Q => ap_enable_reg_pp5_iter2_reg_n_6,
      R => '0'
    );
ap_reg_ioackin_gmem0_ARREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => sobel_filter_gmem1_m_axi_U_n_71,
      I2 => ap_reg_ioackin_gmem0_ARREADY,
      I3 => ap_rst_n,
      O => ap_reg_ioackin_gmem0_ARREADY_i_1_n_6
    );
ap_reg_ioackin_gmem0_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_gmem0_ARREADY_i_1_n_6,
      Q => ap_reg_ioackin_gmem0_ARREADY,
      R => '0'
    );
ap_reg_ioackin_gmem1_AWREADY_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tmp_31_reg_1867,
      I1 => ap_enable_reg_pp4_iter1_reg_n_6,
      I2 => ap_CS_fsm_pp4_stage0,
      O => ap_reg_ioackin_gmem1_AWREADY_i_4_n_6
    );
ap_reg_ioackin_gmem1_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_48,
      Q => ap_reg_ioackin_gmem1_AWREADY_reg_n_6,
      R => '0'
    );
ap_reg_ioackin_gmem1_WREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_49,
      Q => ap_reg_ioackin_gmem1_WREADY_reg_n_6,
      R => '0'
    );
\edge_val_1_i1_reg_1813[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(0),
      O => \edge_val_1_i1_reg_1813[0]_i_1_n_6\
    );
\edge_val_1_i1_reg_1813[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(1),
      O => \edge_val_1_i1_reg_1813[1]_i_1_n_6\
    );
\edge_val_1_i1_reg_1813[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(2),
      O => \edge_val_1_i1_reg_1813[2]_i_1_n_6\
    );
\edge_val_1_i1_reg_1813[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(3),
      O => \edge_val_1_i1_reg_1813[3]_i_1_n_6\
    );
\edge_val_1_i1_reg_1813[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"639C9C63"
    )
        port map (
      I0 => tmp_22_reg_1802,
      I1 => tmp_37_fu_1336_p2(1),
      I2 => tmp_37_fu_1336_p2(0),
      I3 => y_weight_2_2_reg_1797(1),
      I4 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[3]_i_10_n_6\
    );
\edge_val_1_i1_reg_1813[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(0),
      I1 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[3]_i_11_n_6\
    );
\edge_val_1_i1_reg_1813[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      I1 => y_weight_2_2_reg_1797(0),
      O => \edge_val_1_i1_reg_1813[3]_i_3_n_6\
    );
\edge_val_1_i1_reg_1813[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0001FE"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(2),
      I1 => tmp_37_fu_1336_p2(1),
      I2 => tmp_37_fu_1336_p2(0),
      I3 => tmp_37_fu_1336_p2(3),
      I4 => tmp_22_reg_1802,
      O => tmp_41_fu_1347_p3(3)
    );
\edge_val_1_i1_reg_1813[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(0),
      I1 => tmp_37_fu_1336_p2(1),
      I2 => tmp_37_fu_1336_p2(2),
      I3 => tmp_22_reg_1802,
      O => tmp_41_fu_1347_p3(2)
    );
\edge_val_1_i1_reg_1813[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(0),
      I1 => tmp_37_fu_1336_p2(1),
      I2 => tmp_22_reg_1802,
      O => tmp_41_fu_1347_p3(1)
    );
\edge_val_1_i1_reg_1813[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(0),
      O => tmp_41_fu_1347_p3(0)
    );
\edge_val_1_i1_reg_1813[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_41_fu_1347_p3(3),
      I1 => y_weight_2_2_reg_1797(3),
      I2 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[3]_i_8_n_6\
    );
\edge_val_1_i1_reg_1813[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6663999C999C6663"
    )
        port map (
      I0 => tmp_22_reg_1802,
      I1 => tmp_37_fu_1336_p2(2),
      I2 => tmp_37_fu_1336_p2(1),
      I3 => tmp_37_fu_1336_p2(0),
      I4 => y_weight_2_2_reg_1797(2),
      I5 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[3]_i_9_n_6\
    );
\edge_val_1_i1_reg_1813[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(4),
      O => \edge_val_1_i1_reg_1813[4]_i_1_n_6\
    );
\edge_val_1_i1_reg_1813[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(5),
      O => \edge_val_1_i1_reg_1813[5]_i_1_n_6\
    );
\edge_val_1_i1_reg_1813[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(6),
      O => \edge_val_1_i1_reg_1813[6]_i_1_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFE"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(3),
      I1 => tmp_37_fu_1336_p2(0),
      I2 => tmp_37_fu_1336_p2(1),
      I3 => tmp_37_fu_1336_p2(2),
      I4 => tmp_37_fu_1336_p2(4),
      I5 => tmp_22_reg_1802,
      O => tmp_41_fu_1347_p3(4)
    );
\edge_val_1_i1_reg_1813[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"663699C999C96636"
    )
        port map (
      I0 => tmp_22_reg_1802,
      I1 => tmp_37_fu_1336_p2(7),
      I2 => \edge_val_1_i1_reg_1813[7]_i_15_n_6\,
      I3 => tmp_37_fu_1336_p2(6),
      I4 => y_weight_2_2_reg_1797(7),
      I5 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[7]_i_11_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36C9C936"
    )
        port map (
      I0 => tmp_22_reg_1802,
      I1 => tmp_37_fu_1336_p2(6),
      I2 => \edge_val_1_i1_reg_1813[7]_i_15_n_6\,
      I3 => y_weight_2_2_reg_1797(6),
      I4 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[7]_i_12_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36C9C936"
    )
        port map (
      I0 => tmp_22_reg_1802,
      I1 => tmp_37_fu_1336_p2(5),
      I2 => \edge_val_1_i1_reg_1813[7]_i_17_n_6\,
      I3 => y_weight_2_2_reg_1797(5),
      I4 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[7]_i_13_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_41_fu_1347_p3(4),
      I1 => y_weight_2_2_reg_1797(4),
      I2 => \edge_val_1_i1_reg_1813[7]_i_19_n_6\,
      O => \edge_val_1_i1_reg_1813[7]_i_14_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(4),
      I1 => tmp_37_fu_1336_p2(2),
      I2 => tmp_37_fu_1336_p2(1),
      I3 => tmp_37_fu_1336_p2(0),
      I4 => tmp_37_fu_1336_p2(3),
      I5 => tmp_37_fu_1336_p2(5),
      O => \edge_val_1_i1_reg_1813[7]_i_15_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_37_fu_1336_p2(3),
      I1 => tmp_37_fu_1336_p2(0),
      I2 => tmp_37_fu_1336_p2(1),
      I3 => tmp_37_fu_1336_p2(2),
      I4 => tmp_37_fu_1336_p2(4),
      O => \edge_val_1_i1_reg_1813[7]_i_17_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => y_weight_2_2_reg_1797(9),
      I1 => y_weight_2_2_reg_1797(8),
      I2 => y_weight_2_2_reg_1797(7),
      I3 => y_weight_2_2_reg_1797(6),
      I4 => \edge_val_1_i1_reg_1813[7]_i_28_n_6\,
      I5 => y_weight_2_2_reg_1797(10),
      O => \edge_val_1_i1_reg_1813[7]_i_19_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(7),
      I1 => reg_475(7),
      O => \edge_val_1_i1_reg_1813[7]_i_20_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(6),
      I1 => reg_475(6),
      O => \edge_val_1_i1_reg_1813[7]_i_21_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(5),
      I1 => reg_475(5),
      O => \edge_val_1_i1_reg_1813[7]_i_22_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(4),
      I1 => reg_475(4),
      O => \edge_val_1_i1_reg_1813[7]_i_23_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(3),
      I1 => reg_475(3),
      O => \edge_val_1_i1_reg_1813[7]_i_24_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(2),
      I1 => reg_475(2),
      O => \edge_val_1_i1_reg_1813[7]_i_25_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(1),
      I1 => reg_475(1),
      O => \edge_val_1_i1_reg_1813[7]_i_26_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_36_reg_1792(0),
      I1 => reg_475(0),
      O => \edge_val_1_i1_reg_1813[7]_i_27_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => y_weight_2_2_reg_1797(0),
      I1 => y_weight_2_2_reg_1797(1),
      I2 => y_weight_2_2_reg_1797(2),
      I3 => y_weight_2_2_reg_1797(3),
      I4 => y_weight_2_2_reg_1797(4),
      I5 => y_weight_2_2_reg_1797(5),
      O => \edge_val_1_i1_reg_1813[7]_i_28_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i1_fu_1395_p3,
      I1 => tmp_43_fu_1389_p2,
      I2 => tmp_28_fu_1371_p2(7),
      O => \edge_val_1_i1_reg_1813[7]_i_3_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => tmp_28_fu_1371_p2(2),
      I1 => tmp_28_fu_1371_p2(4),
      I2 => tmp_28_fu_1371_p2(5),
      I3 => tmp_28_fu_1371_p2(0),
      I4 => tmp_28_fu_1371_p2(1),
      I5 => \edge_val_1_i1_reg_1813[7]_i_7_n_6\,
      O => p_i1_fu_1395_p3
    );
\edge_val_1_i1_reg_1813[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8888888"
    )
        port map (
      I0 => tmp_28_fu_1371_p2(7),
      I1 => tmp_28_fu_1371_p2(5),
      I2 => tmp_28_fu_1371_p2(4),
      I3 => tmp_28_fu_1371_p2(2),
      I4 => tmp_28_fu_1371_p2(3),
      I5 => tmp_28_fu_1371_p2(6),
      O => tmp_43_fu_1389_p2
    );
\edge_val_1_i1_reg_1813[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => tmp_28_fu_1371_p2(6),
      I1 => tmp_28_fu_1371_p2(7),
      I2 => tmp_28_fu_1371_p2(3),
      I3 => tmp_28_fu_1371_p2(5),
      I4 => tmp_28_fu_1371_p2(4),
      O => \edge_val_1_i1_reg_1813[7]_i_7_n_6\
    );
\edge_val_1_i1_reg_1813[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \edge_val_1_i1_reg_1813[7]_i_15_n_6\,
      I1 => tmp_37_fu_1336_p2(6),
      I2 => tmp_22_reg_1802,
      O => tmp_41_fu_1347_p3(6)
    );
\edge_val_1_i1_reg_1813[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \edge_val_1_i1_reg_1813[7]_i_17_n_6\,
      I1 => tmp_37_fu_1336_p2(5),
      I2 => tmp_22_reg_1802,
      O => tmp_41_fu_1347_p3(5)
    );
\edge_val_1_i1_reg_1813_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[0]_i_1_n_6\,
      Q => edge_val_1_i1_reg_1813(0),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[1]_i_1_n_6\,
      Q => edge_val_1_i1_reg_1813(1),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[2]_i_1_n_6\,
      Q => edge_val_1_i1_reg_1813(2),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[3]_i_1_n_6\,
      Q => edge_val_1_i1_reg_1813(3),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_1_i1_reg_1813_reg[3]_i_2_n_6\,
      CO(2) => \edge_val_1_i1_reg_1813_reg[3]_i_2_n_7\,
      CO(1) => \edge_val_1_i1_reg_1813_reg[3]_i_2_n_8\,
      CO(0) => \edge_val_1_i1_reg_1813_reg[3]_i_2_n_9\,
      CYINIT => \edge_val_1_i1_reg_1813[3]_i_3_n_6\,
      DI(3 downto 0) => tmp_41_fu_1347_p3(3 downto 0),
      O(3 downto 0) => tmp_28_fu_1371_p2(3 downto 0),
      S(3) => \edge_val_1_i1_reg_1813[3]_i_8_n_6\,
      S(2) => \edge_val_1_i1_reg_1813[3]_i_9_n_6\,
      S(1) => \edge_val_1_i1_reg_1813[3]_i_10_n_6\,
      S(0) => \edge_val_1_i1_reg_1813[3]_i_11_n_6\
    );
\edge_val_1_i1_reg_1813_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[4]_i_1_n_6\,
      Q => edge_val_1_i1_reg_1813(4),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[5]_i_1_n_6\,
      Q => edge_val_1_i1_reg_1813(5),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[6]_i_1_n_6\,
      Q => edge_val_1_i1_reg_1813(6),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_80,
      D => \edge_val_1_i1_reg_1813[7]_i_3_n_6\,
      Q => edge_val_1_i1_reg_1813(7),
      S => sobel_filter_gmem1_m_axi_U_n_169
    );
\edge_val_1_i1_reg_1813_reg[7]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i1_reg_1813_reg[7]_i_18_n_6\,
      CO(3) => \NLW_edge_val_1_i1_reg_1813_reg[7]_i_16_CO_UNCONNECTED\(3),
      CO(2) => \edge_val_1_i1_reg_1813_reg[7]_i_16_n_7\,
      CO(1) => \edge_val_1_i1_reg_1813_reg[7]_i_16_n_8\,
      CO(0) => \edge_val_1_i1_reg_1813_reg[7]_i_16_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_36_reg_1792(6 downto 4),
      O(3 downto 0) => tmp_37_fu_1336_p2(7 downto 4),
      S(3) => \edge_val_1_i1_reg_1813[7]_i_20_n_6\,
      S(2) => \edge_val_1_i1_reg_1813[7]_i_21_n_6\,
      S(1) => \edge_val_1_i1_reg_1813[7]_i_22_n_6\,
      S(0) => \edge_val_1_i1_reg_1813[7]_i_23_n_6\
    );
\edge_val_1_i1_reg_1813_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_1_i1_reg_1813_reg[7]_i_18_n_6\,
      CO(2) => \edge_val_1_i1_reg_1813_reg[7]_i_18_n_7\,
      CO(1) => \edge_val_1_i1_reg_1813_reg[7]_i_18_n_8\,
      CO(0) => \edge_val_1_i1_reg_1813_reg[7]_i_18_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_36_reg_1792(3 downto 0),
      O(3 downto 0) => tmp_37_fu_1336_p2(3 downto 0),
      S(3) => \edge_val_1_i1_reg_1813[7]_i_24_n_6\,
      S(2) => \edge_val_1_i1_reg_1813[7]_i_25_n_6\,
      S(1) => \edge_val_1_i1_reg_1813[7]_i_26_n_6\,
      S(0) => \edge_val_1_i1_reg_1813[7]_i_27_n_6\
    );
\edge_val_1_i1_reg_1813_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i1_reg_1813_reg[3]_i_2_n_6\,
      CO(3) => \NLW_edge_val_1_i1_reg_1813_reg[7]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \edge_val_1_i1_reg_1813_reg[7]_i_6_n_7\,
      CO(1) => \edge_val_1_i1_reg_1813_reg[7]_i_6_n_8\,
      CO(0) => \edge_val_1_i1_reg_1813_reg[7]_i_6_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_41_fu_1347_p3(6 downto 4),
      O(3 downto 0) => tmp_28_fu_1371_p2(7 downto 4),
      S(3) => \edge_val_1_i1_reg_1813[7]_i_11_n_6\,
      S(2) => \edge_val_1_i1_reg_1813[7]_i_12_n_6\,
      S(1) => \edge_val_1_i1_reg_1813[7]_i_13_n_6\,
      S(0) => \edge_val_1_i1_reg_1813[7]_i_14_n_6\
    );
\edge_val_1_i_reg_1787[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(0),
      O => \edge_val_1_i_reg_1787[0]_i_1_n_6\
    );
\edge_val_1_i_reg_1787[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(1),
      O => \edge_val_1_i_reg_1787[1]_i_1_n_6\
    );
\edge_val_1_i_reg_1787[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(2),
      O => \edge_val_1_i_reg_1787[2]_i_1_n_6\
    );
\edge_val_1_i_reg_1787[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(3),
      O => \edge_val_1_i_reg_1787[3]_i_1_n_6\
    );
\edge_val_1_i_reg_1787[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"639C9C63"
    )
        port map (
      I0 => tmp_32_reg_1766,
      I1 => tmp_59_fu_1149_p2(1),
      I2 => tmp_59_fu_1149_p2(0),
      I3 => y_weight_1_2_2_reg_1761(1),
      I4 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[3]_i_10_n_6\
    );
\edge_val_1_i_reg_1787[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(0),
      I1 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[3]_i_11_n_6\
    );
\edge_val_1_i_reg_1787[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      I1 => y_weight_1_2_2_reg_1761(0),
      O => \edge_val_1_i_reg_1787[3]_i_3_n_6\
    );
\edge_val_1_i_reg_1787[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0001FE"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(2),
      I1 => tmp_59_fu_1149_p2(1),
      I2 => tmp_59_fu_1149_p2(0),
      I3 => tmp_59_fu_1149_p2(3),
      I4 => tmp_32_reg_1766,
      O => tmp_63_fu_1160_p3(3)
    );
\edge_val_1_i_reg_1787[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F01E"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(0),
      I1 => tmp_59_fu_1149_p2(1),
      I2 => tmp_59_fu_1149_p2(2),
      I3 => tmp_32_reg_1766,
      O => tmp_63_fu_1160_p3(2)
    );
\edge_val_1_i_reg_1787[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C6"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(0),
      I1 => tmp_59_fu_1149_p2(1),
      I2 => tmp_32_reg_1766,
      O => tmp_63_fu_1160_p3(1)
    );
\edge_val_1_i_reg_1787[3]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(0),
      O => tmp_63_fu_1160_p3(0)
    );
\edge_val_1_i_reg_1787[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_63_fu_1160_p3(3),
      I1 => y_weight_1_2_2_reg_1761(3),
      I2 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[3]_i_8_n_6\
    );
\edge_val_1_i_reg_1787[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6663999C999C6663"
    )
        port map (
      I0 => tmp_32_reg_1766,
      I1 => tmp_59_fu_1149_p2(2),
      I2 => tmp_59_fu_1149_p2(1),
      I3 => tmp_59_fu_1149_p2(0),
      I4 => y_weight_1_2_2_reg_1761(2),
      I5 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[3]_i_9_n_6\
    );
\edge_val_1_i_reg_1787[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(4),
      O => \edge_val_1_i_reg_1787[4]_i_1_n_6\
    );
\edge_val_1_i_reg_1787[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(5),
      O => \edge_val_1_i_reg_1787[5]_i_1_n_6\
    );
\edge_val_1_i_reg_1787[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(6),
      O => \edge_val_1_i_reg_1787[6]_i_1_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000001FFFE"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(3),
      I1 => tmp_59_fu_1149_p2(0),
      I2 => tmp_59_fu_1149_p2(1),
      I3 => tmp_59_fu_1149_p2(2),
      I4 => tmp_59_fu_1149_p2(4),
      I5 => tmp_32_reg_1766,
      O => tmp_63_fu_1160_p3(4)
    );
\edge_val_1_i_reg_1787[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"663699C999C96636"
    )
        port map (
      I0 => tmp_32_reg_1766,
      I1 => tmp_59_fu_1149_p2(7),
      I2 => \edge_val_1_i_reg_1787[7]_i_15_n_6\,
      I3 => tmp_59_fu_1149_p2(6),
      I4 => y_weight_1_2_2_reg_1761(7),
      I5 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[7]_i_11_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36C9C936"
    )
        port map (
      I0 => tmp_32_reg_1766,
      I1 => tmp_59_fu_1149_p2(6),
      I2 => \edge_val_1_i_reg_1787[7]_i_15_n_6\,
      I3 => y_weight_1_2_2_reg_1761(6),
      I4 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[7]_i_12_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36C9C936"
    )
        port map (
      I0 => tmp_32_reg_1766,
      I1 => tmp_59_fu_1149_p2(5),
      I2 => \edge_val_1_i_reg_1787[7]_i_17_n_6\,
      I3 => y_weight_1_2_2_reg_1761(5),
      I4 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[7]_i_13_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_63_fu_1160_p3(4),
      I1 => y_weight_1_2_2_reg_1761(4),
      I2 => \edge_val_1_i_reg_1787[7]_i_19_n_6\,
      O => \edge_val_1_i_reg_1787[7]_i_14_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(4),
      I1 => tmp_59_fu_1149_p2(2),
      I2 => tmp_59_fu_1149_p2(1),
      I3 => tmp_59_fu_1149_p2(0),
      I4 => tmp_59_fu_1149_p2(3),
      I5 => tmp_59_fu_1149_p2(5),
      O => \edge_val_1_i_reg_1787[7]_i_15_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_59_fu_1149_p2(3),
      I1 => tmp_59_fu_1149_p2(0),
      I2 => tmp_59_fu_1149_p2(1),
      I3 => tmp_59_fu_1149_p2(2),
      I4 => tmp_59_fu_1149_p2(4),
      O => \edge_val_1_i_reg_1787[7]_i_17_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => y_weight_1_2_2_reg_1761(9),
      I1 => y_weight_1_2_2_reg_1761(8),
      I2 => y_weight_1_2_2_reg_1761(7),
      I3 => y_weight_1_2_2_reg_1761(6),
      I4 => \edge_val_1_i_reg_1787[7]_i_28_n_6\,
      I5 => y_weight_1_2_2_reg_1761(10),
      O => \edge_val_1_i_reg_1787[7]_i_19_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(7),
      I1 => reg_475(7),
      O => \edge_val_1_i_reg_1787[7]_i_20_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(6),
      I1 => reg_475(6),
      O => \edge_val_1_i_reg_1787[7]_i_21_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(5),
      I1 => reg_475(5),
      O => \edge_val_1_i_reg_1787[7]_i_22_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(4),
      I1 => reg_475(4),
      O => \edge_val_1_i_reg_1787[7]_i_23_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(3),
      I1 => reg_475(3),
      O => \edge_val_1_i_reg_1787[7]_i_24_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(2),
      I1 => reg_475(2),
      O => \edge_val_1_i_reg_1787[7]_i_25_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(1),
      I1 => reg_475(1),
      O => \edge_val_1_i_reg_1787[7]_i_26_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_58_reg_1756(0),
      I1 => reg_475(0),
      O => \edge_val_1_i_reg_1787[7]_i_27_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => y_weight_1_2_2_reg_1761(0),
      I1 => y_weight_1_2_2_reg_1761(1),
      I2 => y_weight_1_2_2_reg_1761(2),
      I3 => y_weight_1_2_2_reg_1761(3),
      I4 => y_weight_1_2_2_reg_1761(4),
      I5 => y_weight_1_2_2_reg_1761(5),
      O => \edge_val_1_i_reg_1787[7]_i_28_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_i_fu_1208_p3,
      I1 => tmp_44_fu_1202_p2,
      I2 => tmp_38_fu_1184_p2(7),
      O => \edge_val_1_i_reg_1787[7]_i_3_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => tmp_38_fu_1184_p2(2),
      I1 => tmp_38_fu_1184_p2(4),
      I2 => tmp_38_fu_1184_p2(5),
      I3 => tmp_38_fu_1184_p2(0),
      I4 => tmp_38_fu_1184_p2(1),
      I5 => \edge_val_1_i_reg_1787[7]_i_7_n_6\,
      O => p_i_fu_1208_p3
    );
\edge_val_1_i_reg_1787[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8888888"
    )
        port map (
      I0 => tmp_38_fu_1184_p2(7),
      I1 => tmp_38_fu_1184_p2(5),
      I2 => tmp_38_fu_1184_p2(4),
      I3 => tmp_38_fu_1184_p2(2),
      I4 => tmp_38_fu_1184_p2(3),
      I5 => tmp_38_fu_1184_p2(6),
      O => tmp_44_fu_1202_p2
    );
\edge_val_1_i_reg_1787[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => tmp_38_fu_1184_p2(6),
      I1 => tmp_38_fu_1184_p2(7),
      I2 => tmp_38_fu_1184_p2(3),
      I3 => tmp_38_fu_1184_p2(5),
      I4 => tmp_38_fu_1184_p2(4),
      O => \edge_val_1_i_reg_1787[7]_i_7_n_6\
    );
\edge_val_1_i_reg_1787[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \edge_val_1_i_reg_1787[7]_i_15_n_6\,
      I1 => tmp_59_fu_1149_p2(6),
      I2 => tmp_32_reg_1766,
      O => tmp_63_fu_1160_p3(6)
    );
\edge_val_1_i_reg_1787[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \edge_val_1_i_reg_1787[7]_i_17_n_6\,
      I1 => tmp_59_fu_1149_p2(5),
      I2 => tmp_32_reg_1766,
      O => tmp_63_fu_1160_p3(5)
    );
\edge_val_1_i_reg_1787_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[0]_i_1_n_6\,
      Q => edge_val_1_i_reg_1787(0),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[1]_i_1_n_6\,
      Q => edge_val_1_i_reg_1787(1),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[2]_i_1_n_6\,
      Q => edge_val_1_i_reg_1787(2),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[3]_i_1_n_6\,
      Q => edge_val_1_i_reg_1787(3),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_1_i_reg_1787_reg[3]_i_2_n_6\,
      CO(2) => \edge_val_1_i_reg_1787_reg[3]_i_2_n_7\,
      CO(1) => \edge_val_1_i_reg_1787_reg[3]_i_2_n_8\,
      CO(0) => \edge_val_1_i_reg_1787_reg[3]_i_2_n_9\,
      CYINIT => \edge_val_1_i_reg_1787[3]_i_3_n_6\,
      DI(3 downto 0) => tmp_63_fu_1160_p3(3 downto 0),
      O(3 downto 0) => tmp_38_fu_1184_p2(3 downto 0),
      S(3) => \edge_val_1_i_reg_1787[3]_i_8_n_6\,
      S(2) => \edge_val_1_i_reg_1787[3]_i_9_n_6\,
      S(1) => \edge_val_1_i_reg_1787[3]_i_10_n_6\,
      S(0) => \edge_val_1_i_reg_1787[3]_i_11_n_6\
    );
\edge_val_1_i_reg_1787_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[4]_i_1_n_6\,
      Q => edge_val_1_i_reg_1787(4),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[5]_i_1_n_6\,
      Q => edge_val_1_i_reg_1787(5),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[6]_i_1_n_6\,
      Q => edge_val_1_i_reg_1787(6),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_1_i_reg_17870,
      D => \edge_val_1_i_reg_1787[7]_i_3_n_6\,
      Q => edge_val_1_i_reg_1787(7),
      S => sobel_filter_gmem1_m_axi_U_n_167
    );
\edge_val_1_i_reg_1787_reg[7]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1787_reg[7]_i_18_n_6\,
      CO(3) => \NLW_edge_val_1_i_reg_1787_reg[7]_i_16_CO_UNCONNECTED\(3),
      CO(2) => \edge_val_1_i_reg_1787_reg[7]_i_16_n_7\,
      CO(1) => \edge_val_1_i_reg_1787_reg[7]_i_16_n_8\,
      CO(0) => \edge_val_1_i_reg_1787_reg[7]_i_16_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_58_reg_1756(6 downto 4),
      O(3 downto 0) => tmp_59_fu_1149_p2(7 downto 4),
      S(3) => \edge_val_1_i_reg_1787[7]_i_20_n_6\,
      S(2) => \edge_val_1_i_reg_1787[7]_i_21_n_6\,
      S(1) => \edge_val_1_i_reg_1787[7]_i_22_n_6\,
      S(0) => \edge_val_1_i_reg_1787[7]_i_23_n_6\
    );
\edge_val_1_i_reg_1787_reg[7]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_1_i_reg_1787_reg[7]_i_18_n_6\,
      CO(2) => \edge_val_1_i_reg_1787_reg[7]_i_18_n_7\,
      CO(1) => \edge_val_1_i_reg_1787_reg[7]_i_18_n_8\,
      CO(0) => \edge_val_1_i_reg_1787_reg[7]_i_18_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_58_reg_1756(3 downto 0),
      O(3 downto 0) => tmp_59_fu_1149_p2(3 downto 0),
      S(3) => \edge_val_1_i_reg_1787[7]_i_24_n_6\,
      S(2) => \edge_val_1_i_reg_1787[7]_i_25_n_6\,
      S(1) => \edge_val_1_i_reg_1787[7]_i_26_n_6\,
      S(0) => \edge_val_1_i_reg_1787[7]_i_27_n_6\
    );
\edge_val_1_i_reg_1787_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_1_i_reg_1787_reg[3]_i_2_n_6\,
      CO(3) => \NLW_edge_val_1_i_reg_1787_reg[7]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \edge_val_1_i_reg_1787_reg[7]_i_6_n_7\,
      CO(1) => \edge_val_1_i_reg_1787_reg[7]_i_6_n_8\,
      CO(0) => \edge_val_1_i_reg_1787_reg[7]_i_6_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_63_fu_1160_p3(6 downto 4),
      O(3 downto 0) => tmp_38_fu_1184_p2(7 downto 4),
      S(3) => \edge_val_1_i_reg_1787[7]_i_11_n_6\,
      S(2) => \edge_val_1_i_reg_1787[7]_i_12_n_6\,
      S(1) => \edge_val_1_i_reg_1787[7]_i_13_n_6\,
      S(0) => \edge_val_1_i_reg_1787[7]_i_14_n_6\
    );
\exitcond1_reg_1894_pp5_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_83,
      Q => \exitcond1_reg_1894_pp5_iter1_reg_reg_n_6_[0]\,
      R => '0'
    );
\exitcond1_reg_1894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_84,
      Q => \exitcond1_reg_1894_reg_n_6_[0]\,
      R => '0'
    );
\exitcond2_reg_1838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_76,
      Q => \exitcond2_reg_1838_reg_n_6_[0]\,
      R => '0'
    );
\exitcond_flatten_reg_1587[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_flatten_fu_635_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      O => \exitcond_flatten_reg_1587[0]_i_1_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(13),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(13),
      O => \exitcond_flatten_reg_1587[0]_i_10_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587[0]_i_3_n_6\,
      I1 => \j_mid2_reg_1596[10]_i_13_n_6\,
      I2 => \exitcond_flatten_reg_1587[0]_i_4_n_6\,
      I3 => \exitcond_flatten_reg_1587[0]_i_5_n_6\,
      I4 => \exitcond_flatten_reg_1587[0]_i_6_n_6\,
      I5 => \exitcond_flatten_reg_1587[0]_i_7_n_6\,
      O => exitcond_flatten_fu_635_p2
    );
\exitcond_flatten_reg_1587[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAFFFF"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587[0]_i_8_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(2),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(2),
      I4 => \exitcond_flatten_reg_1587[0]_i_9_n_6\,
      I5 => \exitcond_flatten_reg_1587[0]_i_10_n_6\,
      O => \exitcond_flatten_reg_1587[0]_i_3_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF5F5F3FFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_356(17),
      I1 => indvar_flatten_next_reg_1591_reg(17),
      I2 => \j_mid2_reg_1596[10]_i_22_n_6\,
      I3 => indvar_flatten_next_reg_1591_reg(11),
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => indvar_flatten_reg_356(11),
      O => \exitcond_flatten_reg_1587[0]_i_4_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABF"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_5_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(7),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(7),
      I4 => \j_mid2_reg_1596[10]_i_26_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_23_n_6\,
      O => \exitcond_flatten_reg_1587[0]_i_5_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_20_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(3),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(3),
      I4 => \j_mid2_reg_1596[10]_i_25_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_21_n_6\,
      O => \exitcond_flatten_reg_1587[0]_i_6_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABF"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_14_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(16),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(16),
      I4 => \j_mid2_reg_1596[10]_i_17_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_27_n_6\,
      O => \exitcond_flatten_reg_1587[0]_i_7_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(5),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(5),
      O => \exitcond_flatten_reg_1587[0]_i_8_n_6\
    );
\exitcond_flatten_reg_1587[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(18),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(18),
      O => \exitcond_flatten_reg_1587[0]_i_9_n_6\
    );
\exitcond_flatten_reg_1587_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_1587[0]_i_1_n_6\,
      Q => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(0),
      Q => gmem0_addr_1_read_reg_1661(0),
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(1),
      Q => gmem0_addr_1_read_reg_1661(1),
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(2),
      Q => gmem0_addr_1_read_reg_1661(2),
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(3),
      Q => gmem0_addr_1_read_reg_1661(3),
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(4),
      Q => gmem0_addr_1_read_reg_1661(4),
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(5),
      Q => gmem0_addr_1_read_reg_1661(5),
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(6),
      Q => gmem0_addr_1_read_reg_1661(6),
      R => '0'
    );
\gmem0_addr_1_read_reg_1661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => gmem0_RDATA(7),
      Q => gmem0_addr_1_read_reg_1661(7),
      R => '0'
    );
\gmem0_addr_1_reg_1638[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_13_cast_fu_919_p1(11),
      I1 => tmp_5_cast_reg_1581(11),
      O => \gmem0_addr_1_reg_1638[11]_i_2_n_6\
    );
\gmem0_addr_1_reg_1638[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_13_cast_fu_919_p1(10),
      I1 => tmp_5_cast_reg_1581(10),
      O => \gmem0_addr_1_reg_1638[11]_i_3_n_6\
    );
\gmem0_addr_1_reg_1638[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_13_cast_fu_919_p1(9),
      I1 => tmp_5_cast_reg_1581(9),
      O => \gmem0_addr_1_reg_1638[11]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_13_cast_fu_919_p1(8),
      I1 => tmp_5_cast_reg_1581(8),
      O => \gmem0_addr_1_reg_1638[11]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(15),
      I1 => tmp_5_cast_reg_1581(15),
      O => \gmem0_addr_1_reg_1638[15]_i_2_n_6\
    );
\gmem0_addr_1_reg_1638[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(14),
      I1 => tmp_5_cast_reg_1581(14),
      O => \gmem0_addr_1_reg_1638[15]_i_3_n_6\
    );
\gmem0_addr_1_reg_1638[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(13),
      I1 => tmp_5_cast_reg_1581(13),
      O => \gmem0_addr_1_reg_1638[15]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_13_cast_fu_919_p1(12),
      I1 => tmp_5_cast_reg_1581(12),
      O => \gmem0_addr_1_reg_1638[15]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(19),
      I1 => tmp_5_cast_reg_1581(19),
      O => \gmem0_addr_1_reg_1638[19]_i_3_n_6\
    );
\gmem0_addr_1_reg_1638[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(18),
      I1 => tmp_5_cast_reg_1581(18),
      O => \gmem0_addr_1_reg_1638[19]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(17),
      I1 => tmp_5_cast_reg_1581(17),
      O => \gmem0_addr_1_reg_1638[19]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(16),
      I1 => tmp_5_cast_reg_1581(16),
      O => \gmem0_addr_1_reg_1638[19]_i_6_n_6\
    );
\gmem0_addr_1_reg_1638[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(22),
      O => \gmem0_addr_1_reg_1638[23]_i_2_n_6\
    );
\gmem0_addr_1_reg_1638[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(22),
      I1 => tmp_5_cast_reg_1581(23),
      O => \gmem0_addr_1_reg_1638[23]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(22),
      I1 => \tmp_13_cast_fu_919_p1__0\(22),
      O => \gmem0_addr_1_reg_1638[23]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(21),
      I1 => tmp_5_cast_reg_1581(21),
      O => \gmem0_addr_1_reg_1638[23]_i_6_n_6\
    );
\gmem0_addr_1_reg_1638[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_13_cast_fu_919_p1__0\(20),
      I1 => tmp_5_cast_reg_1581(20),
      O => \gmem0_addr_1_reg_1638[23]_i_7_n_6\
    );
\gmem0_addr_1_reg_1638[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(26),
      I1 => tmp_5_cast_reg_1581(27),
      O => \gmem0_addr_1_reg_1638[27]_i_2_n_6\
    );
\gmem0_addr_1_reg_1638[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(25),
      I1 => tmp_5_cast_reg_1581(26),
      O => \gmem0_addr_1_reg_1638[27]_i_3_n_6\
    );
\gmem0_addr_1_reg_1638[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(24),
      I1 => tmp_5_cast_reg_1581(25),
      O => \gmem0_addr_1_reg_1638[27]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(23),
      I1 => tmp_5_cast_reg_1581(24),
      O => \gmem0_addr_1_reg_1638[27]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I1 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      O => gmem0_addr_1_reg_16380
    );
\gmem0_addr_1_reg_1638[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(30),
      I1 => tmp_5_cast_reg_1581(31),
      O => \gmem0_addr_1_reg_1638[31]_i_3_n_6\
    );
\gmem0_addr_1_reg_1638[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(29),
      I1 => tmp_5_cast_reg_1581(30),
      O => \gmem0_addr_1_reg_1638[31]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(28),
      I1 => tmp_5_cast_reg_1581(29),
      O => \gmem0_addr_1_reg_1638[31]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_5_cast_reg_1581(27),
      I1 => tmp_5_cast_reg_1581(28),
      O => \gmem0_addr_1_reg_1638[31]_i_6_n_6\
    );
\gmem0_addr_1_reg_1638[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[3]\,
      I1 => tmp_5_cast_reg_1581(3),
      O => \gmem0_addr_1_reg_1638[3]_i_2_n_6\
    );
\gmem0_addr_1_reg_1638[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[2]\,
      I1 => tmp_5_cast_reg_1581(2),
      O => \gmem0_addr_1_reg_1638[3]_i_3_n_6\
    );
\gmem0_addr_1_reg_1638[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[1]\,
      I1 => tmp_5_cast_reg_1581(1),
      O => \gmem0_addr_1_reg_1638[3]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[0]\,
      I1 => tmp_5_cast_reg_1581(0),
      O => \gmem0_addr_1_reg_1638[3]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[7]\,
      I1 => tmp_2_mid2_reg_1607(7),
      I2 => tmp_5_cast_reg_1581(7),
      O => \gmem0_addr_1_reg_1638[7]_i_2_n_6\
    );
\gmem0_addr_1_reg_1638[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[6]\,
      I1 => tmp_5_cast_reg_1581(6),
      O => \gmem0_addr_1_reg_1638[7]_i_3_n_6\
    );
\gmem0_addr_1_reg_1638[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[5]\,
      I1 => tmp_5_cast_reg_1581(5),
      O => \gmem0_addr_1_reg_1638[7]_i_4_n_6\
    );
\gmem0_addr_1_reg_1638[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[4]\,
      I1 => tmp_5_cast_reg_1581(4),
      O => \gmem0_addr_1_reg_1638[7]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(0),
      Q => gmem0_addr_1_reg_1638(0),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(10),
      Q => gmem0_addr_1_reg_1638(10),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(11),
      Q => gmem0_addr_1_reg_1638(11),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[7]_i_1_n_6\,
      CO(3) => \gmem0_addr_1_reg_1638_reg[11]_i_1_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[11]_i_1_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[11]_i_1_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[11]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_13_cast_fu_919_p1(11 downto 8),
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(11 downto 8),
      S(3) => \gmem0_addr_1_reg_1638[11]_i_2_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[11]_i_3_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[11]_i_4_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[11]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(12),
      Q => gmem0_addr_1_reg_1638(12),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(13),
      Q => gmem0_addr_1_reg_1638(13),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(14),
      Q => gmem0_addr_1_reg_1638(14),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(15),
      Q => gmem0_addr_1_reg_1638(15),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[11]_i_1_n_6\,
      CO(3) => \gmem0_addr_1_reg_1638_reg[15]_i_1_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[15]_i_1_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[15]_i_1_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[15]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp_13_cast_fu_919_p1__0\(15 downto 13),
      DI(0) => tmp_13_cast_fu_919_p1(12),
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(15 downto 12),
      S(3) => \gmem0_addr_1_reg_1638[15]_i_2_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[15]_i_3_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[15]_i_4_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[15]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(16),
      Q => gmem0_addr_1_reg_1638(16),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(17),
      Q => gmem0_addr_1_reg_1638(17),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(18),
      Q => gmem0_addr_1_reg_1638(18),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(19),
      Q => gmem0_addr_1_reg_1638(19),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[15]_i_1_n_6\,
      CO(3) => \gmem0_addr_1_reg_1638_reg[19]_i_1_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[19]_i_1_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[19]_i_1_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[19]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_13_cast_fu_919_p1__0\(19 downto 16),
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(19 downto 16),
      S(3) => \gmem0_addr_1_reg_1638[19]_i_3_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[19]_i_4_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[19]_i_5_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[19]_i_6_n_6\
    );
\gmem0_addr_1_reg_1638_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_cast_reg_1650_reg[12]_i_1_n_6\,
      CO(3) => \gmem0_addr_1_reg_1638_reg[19]_i_2_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[19]_i_2_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[19]_i_2_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[19]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \tmp_13_cast_fu_919_p1__0\(18 downto 15),
      S(3 downto 0) => tmp_2_mid2_reg_1607(18 downto 15)
    );
\gmem0_addr_1_reg_1638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(1),
      Q => gmem0_addr_1_reg_1638(1),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(20),
      Q => gmem0_addr_1_reg_1638(20),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(21),
      Q => gmem0_addr_1_reg_1638(21),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(22),
      Q => gmem0_addr_1_reg_1638(22),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(23),
      Q => gmem0_addr_1_reg_1638(23),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[19]_i_1_n_6\,
      CO(3) => \gmem0_addr_1_reg_1638_reg[23]_i_1_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[23]_i_1_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[23]_i_1_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[23]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => tmp_5_cast_reg_1581(22),
      DI(2) => \gmem0_addr_1_reg_1638[23]_i_2_n_6\,
      DI(1 downto 0) => \tmp_13_cast_fu_919_p1__0\(21 downto 20),
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(23 downto 20),
      S(3) => \gmem0_addr_1_reg_1638[23]_i_4_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[23]_i_5_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[23]_i_6_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[23]_i_7_n_6\
    );
\gmem0_addr_1_reg_1638_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[19]_i_2_n_6\,
      CO(3) => \NLW_gmem0_addr_1_reg_1638_reg[23]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \gmem0_addr_1_reg_1638_reg[23]_i_3_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[23]_i_3_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[23]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \tmp_13_cast_fu_919_p1__0\(22 downto 19),
      S(3 downto 0) => tmp_2_mid2_reg_1607(22 downto 19)
    );
\gmem0_addr_1_reg_1638_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(24),
      Q => gmem0_addr_1_reg_1638(24),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(25),
      Q => gmem0_addr_1_reg_1638(25),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(26),
      Q => gmem0_addr_1_reg_1638(26),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(27),
      Q => gmem0_addr_1_reg_1638(27),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[23]_i_1_n_6\,
      CO(3) => \gmem0_addr_1_reg_1638_reg[27]_i_1_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[27]_i_1_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[27]_i_1_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[27]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_cast_reg_1581(26 downto 23),
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(27 downto 24),
      S(3) => \gmem0_addr_1_reg_1638[27]_i_2_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[27]_i_3_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[27]_i_4_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[27]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(28),
      Q => gmem0_addr_1_reg_1638(28),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(29),
      Q => gmem0_addr_1_reg_1638(29),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(2),
      Q => gmem0_addr_1_reg_1638(2),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(30),
      Q => gmem0_addr_1_reg_1638(30),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(31),
      Q => gmem0_addr_1_reg_1638(31),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[27]_i_1_n_6\,
      CO(3) => \NLW_gmem0_addr_1_reg_1638_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \gmem0_addr_1_reg_1638_reg[31]_i_2_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[31]_i_2_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[31]_i_2_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_5_cast_reg_1581(29 downto 27),
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(31 downto 28),
      S(3) => \gmem0_addr_1_reg_1638[31]_i_3_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[31]_i_4_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[31]_i_5_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[31]_i_6_n_6\
    );
\gmem0_addr_1_reg_1638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(3),
      Q => gmem0_addr_1_reg_1638(3),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem0_addr_1_reg_1638_reg[3]_i_1_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[3]_i_1_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[3]_i_1_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[3]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \j_mid2_reg_1596_reg_n_6_[3]\,
      DI(2) => \j_mid2_reg_1596_reg_n_6_[2]\,
      DI(1) => \j_mid2_reg_1596_reg_n_6_[1]\,
      DI(0) => \j_mid2_reg_1596_reg_n_6_[0]\,
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(3 downto 0),
      S(3) => \gmem0_addr_1_reg_1638[3]_i_2_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[3]_i_3_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[3]_i_4_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[3]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(4),
      Q => gmem0_addr_1_reg_1638(4),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(5),
      Q => gmem0_addr_1_reg_1638(5),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(6),
      Q => gmem0_addr_1_reg_1638(6),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(7),
      Q => gmem0_addr_1_reg_1638(7),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem0_addr_1_reg_1638_reg[3]_i_1_n_6\,
      CO(3) => \gmem0_addr_1_reg_1638_reg[7]_i_1_n_6\,
      CO(2) => \gmem0_addr_1_reg_1638_reg[7]_i_1_n_7\,
      CO(1) => \gmem0_addr_1_reg_1638_reg[7]_i_1_n_8\,
      CO(0) => \gmem0_addr_1_reg_1638_reg[7]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => tmp_5_cast_reg_1581(7),
      DI(2) => \j_mid2_reg_1596_reg_n_6_[6]\,
      DI(1) => \j_mid2_reg_1596_reg_n_6_[5]\,
      DI(0) => \j_mid2_reg_1596_reg_n_6_[4]\,
      O(3 downto 0) => inter_pix2_sum6_fu_927_p2(7 downto 4),
      S(3) => \gmem0_addr_1_reg_1638[7]_i_2_n_6\,
      S(2) => \gmem0_addr_1_reg_1638[7]_i_3_n_6\,
      S(1) => \gmem0_addr_1_reg_1638[7]_i_4_n_6\,
      S(0) => \gmem0_addr_1_reg_1638[7]_i_5_n_6\
    );
\gmem0_addr_1_reg_1638_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(8),
      Q => gmem0_addr_1_reg_1638(8),
      R => '0'
    );
\gmem0_addr_1_reg_1638_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => inter_pix2_sum6_fu_927_p2(9),
      Q => gmem0_addr_1_reg_1638(9),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(0),
      Q => gmem0_addr_read_reg_1671(0),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(1),
      Q => gmem0_addr_read_reg_1671(1),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(2),
      Q => gmem0_addr_read_reg_1671(2),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(3),
      Q => gmem0_addr_read_reg_1671(3),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(4),
      Q => gmem0_addr_read_reg_1671(4),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(5),
      Q => gmem0_addr_read_reg_1671(5),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(6),
      Q => gmem0_addr_read_reg_1671(6),
      R => '0'
    );
\gmem0_addr_read_reg_1671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_222_in,
      D => gmem0_RDATA(7),
      Q => gmem0_addr_read_reg_1671(7),
      R => '0'
    );
\gmem0_addr_reg_1655[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      O => gmem0_addr_reg_16550
    );
\gmem0_addr_reg_1655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(0),
      Q => gmem0_addr_reg_1655(0),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(10),
      Q => gmem0_addr_reg_1655(10),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(11),
      Q => gmem0_addr_reg_1655(11),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(12),
      Q => gmem0_addr_reg_1655(12),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(13),
      Q => gmem0_addr_reg_1655(13),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(14),
      Q => gmem0_addr_reg_1655(14),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(15),
      Q => gmem0_addr_reg_1655(15),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(16),
      Q => gmem0_addr_reg_1655(16),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(17),
      Q => gmem0_addr_reg_1655(17),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(18),
      Q => gmem0_addr_reg_1655(18),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(19),
      Q => gmem0_addr_reg_1655(19),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(1),
      Q => gmem0_addr_reg_1655(1),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(20),
      Q => gmem0_addr_reg_1655(20),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(21),
      Q => gmem0_addr_reg_1655(21),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(22),
      Q => gmem0_addr_reg_1655(22),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(23),
      Q => gmem0_addr_reg_1655(23),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(24),
      Q => gmem0_addr_reg_1655(24),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(25),
      Q => gmem0_addr_reg_1655(25),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(26),
      Q => gmem0_addr_reg_1655(26),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(27),
      Q => gmem0_addr_reg_1655(27),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(28),
      Q => gmem0_addr_reg_1655(28),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(29),
      Q => gmem0_addr_reg_1655(29),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(2),
      Q => gmem0_addr_reg_1655(2),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(30),
      Q => gmem0_addr_reg_1655(30),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(31),
      Q => gmem0_addr_reg_1655(31),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(3),
      Q => gmem0_addr_reg_1655(3),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(4),
      Q => gmem0_addr_reg_1655(4),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(5),
      Q => gmem0_addr_reg_1655(5),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(6),
      Q => gmem0_addr_reg_1655(6),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(7),
      Q => gmem0_addr_reg_1655(7),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(8),
      Q => gmem0_addr_reg_1655(8),
      R => '0'
    );
\gmem0_addr_reg_1655_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => inter_pix2_sum6_fu_927_p2(9),
      Q => gmem0_addr_reg_1655(9),
      R => '0'
    );
\gmem1_addr_2_reg_1644[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[8]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[9]\,
      I2 => tmp_2_mid2_reg_1607(9),
      O => \gmem1_addr_2_reg_1644[11]_i_10_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[8]\,
      I1 => tmp_2_mid2_reg_1607(8),
      O => \gmem1_addr_2_reg_1644[11]_i_11_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(7),
      I1 => \j_mid2_reg_1596_reg_n_6_[7]\,
      O => \gmem1_addr_2_reg_1644[11]_i_12_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(11),
      I1 => tmp_cast1_reg_1562(11),
      O => \gmem1_addr_2_reg_1644[11]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(10),
      I1 => tmp_cast1_reg_1562(10),
      O => \gmem1_addr_2_reg_1644[11]_i_4_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(9),
      I1 => tmp_cast1_reg_1562(9),
      O => \gmem1_addr_2_reg_1644[11]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(8),
      I1 => tmp_cast1_reg_1562(8),
      O => \gmem1_addr_2_reg_1644[11]_i_6_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(9),
      I1 => \j_mid2_reg_1596_reg_n_6_[9]\,
      O => \gmem1_addr_2_reg_1644[11]_i_7_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[8]\,
      O => \gmem1_addr_2_reg_1644[11]_i_8_n_6\
    );
\gmem1_addr_2_reg_1644[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[9]\,
      I1 => tmp_2_mid2_reg_1607(9),
      I2 => \j_mid2_reg_1596_reg_n_6_[10]\,
      I3 => tmp_2_mid2_reg_1607(10),
      O => \gmem1_addr_2_reg_1644[11]_i_9_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[10]\,
      I1 => tmp_2_mid2_reg_1607(10),
      I2 => tmp_2_mid2_reg_1607(11),
      O => \gmem1_addr_2_reg_1644[15]_i_10_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(15),
      I1 => tmp_cast1_reg_1562(15),
      O => \gmem1_addr_2_reg_1644[15]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(14),
      I1 => tmp_cast1_reg_1562(14),
      O => \gmem1_addr_2_reg_1644[15]_i_4_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(13),
      I1 => tmp_cast1_reg_1562(13),
      O => \gmem1_addr_2_reg_1644[15]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(12),
      I1 => tmp_cast1_reg_1562(12),
      O => \gmem1_addr_2_reg_1644[15]_i_6_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(14),
      O => \gmem1_addr_2_reg_1644[15]_i_7_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(13),
      O => \gmem1_addr_2_reg_1644[15]_i_8_n_6\
    );
\gmem1_addr_2_reg_1644[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(12),
      O => \gmem1_addr_2_reg_1644[15]_i_9_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(15),
      O => \gmem1_addr_2_reg_1644[19]_i_10_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(19),
      I1 => tmp_cast1_reg_1562(19),
      O => \gmem1_addr_2_reg_1644[19]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(18),
      I1 => tmp_cast1_reg_1562(18),
      O => \gmem1_addr_2_reg_1644[19]_i_4_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(17),
      I1 => tmp_cast1_reg_1562(17),
      O => \gmem1_addr_2_reg_1644[19]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(16),
      I1 => tmp_cast1_reg_1562(16),
      O => \gmem1_addr_2_reg_1644[19]_i_6_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(18),
      O => \gmem1_addr_2_reg_1644[19]_i_7_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(17),
      O => \gmem1_addr_2_reg_1644[19]_i_8_n_6\
    );
\gmem1_addr_2_reg_1644[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(16),
      O => \gmem1_addr_2_reg_1644[19]_i_9_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(20),
      O => \gmem1_addr_2_reg_1644[23]_i_10_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(19),
      O => \gmem1_addr_2_reg_1644[23]_i_11_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(22),
      O => \gmem1_addr_2_reg_1644[23]_i_2_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_cast1_reg_1562(22),
      I1 => tmp_cast1_reg_1562(23),
      O => \gmem1_addr_2_reg_1644[23]_i_4_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_cast1_reg_1562(22),
      I1 => tmp_48_cast_fu_896_p1(22),
      O => \gmem1_addr_2_reg_1644[23]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(21),
      I1 => tmp_cast1_reg_1562(21),
      O => \gmem1_addr_2_reg_1644[23]_i_6_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_48_cast_fu_896_p1(20),
      I1 => tmp_cast1_reg_1562(20),
      O => \gmem1_addr_2_reg_1644[23]_i_7_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(22),
      O => \gmem1_addr_2_reg_1644[23]_i_8_n_6\
    );
\gmem1_addr_2_reg_1644[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(21),
      O => \gmem1_addr_2_reg_1644[23]_i_9_n_6\
    );
\gmem1_addr_2_reg_1644[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_cast1_reg_1562(26),
      I1 => tmp_cast1_reg_1562(27),
      O => \gmem1_addr_2_reg_1644[27]_i_2_n_6\
    );
\gmem1_addr_2_reg_1644[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_cast1_reg_1562(25),
      I1 => tmp_cast1_reg_1562(26),
      O => \gmem1_addr_2_reg_1644[27]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_cast1_reg_1562(24),
      I1 => tmp_cast1_reg_1562(25),
      O => \gmem1_addr_2_reg_1644[27]_i_4_n_6\
    );
\gmem1_addr_2_reg_1644[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_cast1_reg_1562(23),
      I1 => tmp_cast1_reg_1562(24),
      O => \gmem1_addr_2_reg_1644[27]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_cast1_reg_1562(28),
      I1 => tmp_cast1_reg_1562(29),
      O => \gmem1_addr_2_reg_1644[29]_i_2_n_6\
    );
\gmem1_addr_2_reg_1644[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_cast1_reg_1562(27),
      I1 => tmp_cast1_reg_1562(28),
      O => \gmem1_addr_2_reg_1644[29]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[3]\,
      I1 => tmp_cast1_reg_1562(3),
      O => \gmem1_addr_2_reg_1644[3]_i_2_n_6\
    );
\gmem1_addr_2_reg_1644[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[2]\,
      I1 => tmp_cast1_reg_1562(2),
      O => \gmem1_addr_2_reg_1644[3]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[1]\,
      I1 => tmp_cast1_reg_1562(1),
      O => \gmem1_addr_2_reg_1644[3]_i_4_n_6\
    );
\gmem1_addr_2_reg_1644[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[0]\,
      I1 => tmp_cast1_reg_1562(0),
      O => \gmem1_addr_2_reg_1644[3]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[7]\,
      I1 => tmp_2_mid2_reg_1607(7),
      I2 => tmp_cast1_reg_1562(7),
      O => \gmem1_addr_2_reg_1644[7]_i_2_n_6\
    );
\gmem1_addr_2_reg_1644[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[6]\,
      I1 => tmp_cast1_reg_1562(6),
      O => \gmem1_addr_2_reg_1644[7]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[5]\,
      I1 => tmp_cast1_reg_1562(5),
      O => \gmem1_addr_2_reg_1644[7]_i_4_n_6\
    );
\gmem1_addr_2_reg_1644[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[4]\,
      I1 => tmp_cast1_reg_1562(4),
      O => \gmem1_addr_2_reg_1644[7]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(0),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(0),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(10),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(10),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(11),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(11),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(12),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(12),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(13),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(13),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(14),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(14),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(15),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(15),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(16),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(16),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(17),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(17),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(18),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(18),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(19),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(19),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(1),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(1),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(20),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(20),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(21),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(21),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(22),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(22),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(23),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(23),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(24),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(24),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(25),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(25),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(26),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(26),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(27),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(27),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(28),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(28),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(29),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(29),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(2),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(2),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(3),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(3),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(4),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(4),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(5),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(5),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(6),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(6),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(7),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(7),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(8),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(8),
      R => '0'
    );
\gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_2_reg_1644(9),
      Q => gmem1_addr_2_reg_1644_pp0_iter1_reg(9),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(0),
      Q => gmem1_addr_2_reg_1644(0),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(10),
      Q => gmem1_addr_2_reg_1644(10),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(11),
      Q => gmem1_addr_2_reg_1644(11),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[7]_i_1_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[11]_i_1_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[11]_i_1_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[11]_i_1_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[11]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_48_cast_fu_896_p1(11 downto 8),
      O(3 downto 0) => out_pix4_sum5_fu_904_p2(11 downto 8),
      S(3) => \gmem1_addr_2_reg_1644[11]_i_3_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[11]_i_4_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[11]_i_5_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[11]_i_6_n_6\
    );
\gmem1_addr_2_reg_1644_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_2_reg_1644_reg[11]_i_2_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[11]_i_2_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[11]_i_2_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[11]_i_2_n_9\,
      CYINIT => '0',
      DI(3) => \gmem1_addr_2_reg_1644[11]_i_7_n_6\,
      DI(2) => \j_mid2_reg_1596_reg_n_6_[8]\,
      DI(1) => \gmem1_addr_2_reg_1644[11]_i_8_n_6\,
      DI(0) => tmp_2_mid2_reg_1607(7),
      O(3 downto 1) => tmp_48_cast_fu_896_p1(10 downto 8),
      O(0) => \NLW_gmem1_addr_2_reg_1644_reg[11]_i_2_O_UNCONNECTED\(0),
      S(3) => \gmem1_addr_2_reg_1644[11]_i_9_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[11]_i_10_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[11]_i_11_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[11]_i_12_n_6\
    );
\gmem1_addr_2_reg_1644_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(12),
      Q => gmem1_addr_2_reg_1644(12),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(13),
      Q => gmem1_addr_2_reg_1644(13),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(14),
      Q => gmem1_addr_2_reg_1644(14),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(15),
      Q => gmem1_addr_2_reg_1644(15),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[11]_i_1_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[15]_i_1_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[15]_i_1_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[15]_i_1_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[15]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_48_cast_fu_896_p1(15 downto 12),
      O(3 downto 0) => out_pix4_sum5_fu_904_p2(15 downto 12),
      S(3) => \gmem1_addr_2_reg_1644[15]_i_3_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[15]_i_4_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[15]_i_5_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[15]_i_6_n_6\
    );
\gmem1_addr_2_reg_1644_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[11]_i_2_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[15]_i_2_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[15]_i_2_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[15]_i_2_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[15]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_mid2_reg_1607(14 downto 11),
      O(3 downto 0) => tmp_48_cast_fu_896_p1(14 downto 11),
      S(3) => \gmem1_addr_2_reg_1644[15]_i_7_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[15]_i_8_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[15]_i_9_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[15]_i_10_n_6\
    );
\gmem1_addr_2_reg_1644_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(16),
      Q => gmem1_addr_2_reg_1644(16),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(17),
      Q => gmem1_addr_2_reg_1644(17),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(18),
      Q => gmem1_addr_2_reg_1644(18),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(19),
      Q => gmem1_addr_2_reg_1644(19),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[15]_i_1_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[19]_i_1_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[19]_i_1_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[19]_i_1_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[19]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_48_cast_fu_896_p1(19 downto 16),
      O(3 downto 0) => out_pix4_sum5_fu_904_p2(19 downto 16),
      S(3) => \gmem1_addr_2_reg_1644[19]_i_3_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[19]_i_4_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[19]_i_5_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[19]_i_6_n_6\
    );
\gmem1_addr_2_reg_1644_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[15]_i_2_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[19]_i_2_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[19]_i_2_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[19]_i_2_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[19]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_mid2_reg_1607(18 downto 15),
      O(3 downto 0) => tmp_48_cast_fu_896_p1(18 downto 15),
      S(3) => \gmem1_addr_2_reg_1644[19]_i_7_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[19]_i_8_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[19]_i_9_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[19]_i_10_n_6\
    );
\gmem1_addr_2_reg_1644_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(1),
      Q => gmem1_addr_2_reg_1644(1),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(20),
      Q => gmem1_addr_2_reg_1644(20),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(21),
      Q => gmem1_addr_2_reg_1644(21),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(22),
      Q => gmem1_addr_2_reg_1644(22),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(23),
      Q => gmem1_addr_2_reg_1644(23),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[19]_i_1_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[23]_i_1_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[23]_i_1_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[23]_i_1_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[23]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => tmp_cast1_reg_1562(22),
      DI(2) => \gmem1_addr_2_reg_1644[23]_i_2_n_6\,
      DI(1 downto 0) => tmp_48_cast_fu_896_p1(21 downto 20),
      O(3 downto 0) => out_pix4_sum5_fu_904_p2(23 downto 20),
      S(3) => \gmem1_addr_2_reg_1644[23]_i_4_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[23]_i_5_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[23]_i_6_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[23]_i_7_n_6\
    );
\gmem1_addr_2_reg_1644_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[19]_i_2_n_6\,
      CO(3) => \NLW_gmem1_addr_2_reg_1644_reg[23]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \gmem1_addr_2_reg_1644_reg[23]_i_3_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[23]_i_3_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[23]_i_3_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_2_mid2_reg_1607(21 downto 19),
      O(3 downto 0) => tmp_48_cast_fu_896_p1(22 downto 19),
      S(3) => \gmem1_addr_2_reg_1644[23]_i_8_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[23]_i_9_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[23]_i_10_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[23]_i_11_n_6\
    );
\gmem1_addr_2_reg_1644_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(24),
      Q => gmem1_addr_2_reg_1644(24),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(25),
      Q => gmem1_addr_2_reg_1644(25),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(26),
      Q => gmem1_addr_2_reg_1644(26),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(27),
      Q => gmem1_addr_2_reg_1644(27),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[23]_i_1_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[27]_i_1_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[27]_i_1_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[27]_i_1_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[27]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_cast1_reg_1562(26 downto 23),
      O(3 downto 0) => out_pix4_sum5_fu_904_p2(27 downto 24),
      S(3) => \gmem1_addr_2_reg_1644[27]_i_2_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[27]_i_3_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[27]_i_4_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[27]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(28),
      Q => gmem1_addr_2_reg_1644(28),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(29),
      Q => gmem1_addr_2_reg_1644(29),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[27]_i_1_n_6\,
      CO(3 downto 1) => \NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem1_addr_2_reg_1644_reg[29]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_cast1_reg_1562(27),
      O(3 downto 2) => \NLW_gmem1_addr_2_reg_1644_reg[29]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => out_pix4_sum5_fu_904_p2(29 downto 28),
      S(3 downto 2) => B"00",
      S(1) => \gmem1_addr_2_reg_1644[29]_i_2_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[29]_i_3_n_6\
    );
\gmem1_addr_2_reg_1644_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(2),
      Q => gmem1_addr_2_reg_1644(2),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(3),
      Q => gmem1_addr_2_reg_1644(3),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_2_reg_1644_reg[3]_i_1_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[3]_i_1_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[3]_i_1_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[3]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \j_mid2_reg_1596_reg_n_6_[3]\,
      DI(2) => \j_mid2_reg_1596_reg_n_6_[2]\,
      DI(1) => \j_mid2_reg_1596_reg_n_6_[1]\,
      DI(0) => \j_mid2_reg_1596_reg_n_6_[0]\,
      O(3 downto 0) => out_pix4_sum5_fu_904_p2(3 downto 0),
      S(3) => \gmem1_addr_2_reg_1644[3]_i_2_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[3]_i_3_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[3]_i_4_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[3]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(4),
      Q => gmem1_addr_2_reg_1644(4),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(5),
      Q => gmem1_addr_2_reg_1644(5),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(6),
      Q => gmem1_addr_2_reg_1644(6),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(7),
      Q => gmem1_addr_2_reg_1644(7),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_2_reg_1644_reg[3]_i_1_n_6\,
      CO(3) => \gmem1_addr_2_reg_1644_reg[7]_i_1_n_6\,
      CO(2) => \gmem1_addr_2_reg_1644_reg[7]_i_1_n_7\,
      CO(1) => \gmem1_addr_2_reg_1644_reg[7]_i_1_n_8\,
      CO(0) => \gmem1_addr_2_reg_1644_reg[7]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => tmp_cast1_reg_1562(7),
      DI(2) => \j_mid2_reg_1596_reg_n_6_[6]\,
      DI(1) => \j_mid2_reg_1596_reg_n_6_[5]\,
      DI(0) => \j_mid2_reg_1596_reg_n_6_[4]\,
      O(3 downto 0) => out_pix4_sum5_fu_904_p2(7 downto 4),
      S(3) => \gmem1_addr_2_reg_1644[7]_i_2_n_6\,
      S(2) => \gmem1_addr_2_reg_1644[7]_i_3_n_6\,
      S(1) => \gmem1_addr_2_reg_1644[7]_i_4_n_6\,
      S(0) => \gmem1_addr_2_reg_1644[7]_i_5_n_6\
    );
\gmem1_addr_2_reg_1644_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(8),
      Q => gmem1_addr_2_reg_1644(8),
      R => '0'
    );
\gmem1_addr_2_reg_1644_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_1_reg_16380,
      D => out_pix4_sum5_fu_904_p2(9),
      Q => gmem1_addr_2_reg_1644(9),
      R => '0'
    );
\gmem1_addr_3_reg_1632[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I1 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      O => gmem1_addr_3_reg_16320
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(0),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(0),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(10),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(10),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(11),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(11),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(12),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(12),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(13),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(13),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(14),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(14),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(15),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(15),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(16),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(16),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(17),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(17),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(18),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(18),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(19),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(19),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(1),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(1),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(20),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(20),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(21),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(21),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(22),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(22),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(23),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(23),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(24),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(24),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(25),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(25),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(26),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(26),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(27),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(27),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(28),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(28),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(29),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(29),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(2),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(2),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(3),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(3),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(4),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(4),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(5),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(5),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(6),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(6),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(7),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(7),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(8),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(8),
      R => '0'
    );
\gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => gmem1_addr_3_reg_1632(9),
      Q => gmem1_addr_3_reg_1632_pp0_iter1_reg(9),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(0),
      Q => gmem1_addr_3_reg_1632(0),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(10),
      Q => gmem1_addr_3_reg_1632(10),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(11),
      Q => gmem1_addr_3_reg_1632(11),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(12),
      Q => gmem1_addr_3_reg_1632(12),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(13),
      Q => gmem1_addr_3_reg_1632(13),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(14),
      Q => gmem1_addr_3_reg_1632(14),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(15),
      Q => gmem1_addr_3_reg_1632(15),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(16),
      Q => gmem1_addr_3_reg_1632(16),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(17),
      Q => gmem1_addr_3_reg_1632(17),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(18),
      Q => gmem1_addr_3_reg_1632(18),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(19),
      Q => gmem1_addr_3_reg_1632(19),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(1),
      Q => gmem1_addr_3_reg_1632(1),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(20),
      Q => gmem1_addr_3_reg_1632(20),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(21),
      Q => gmem1_addr_3_reg_1632(21),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(22),
      Q => gmem1_addr_3_reg_1632(22),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(23),
      Q => gmem1_addr_3_reg_1632(23),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(24),
      Q => gmem1_addr_3_reg_1632(24),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(25),
      Q => gmem1_addr_3_reg_1632(25),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(26),
      Q => gmem1_addr_3_reg_1632(26),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(27),
      Q => gmem1_addr_3_reg_1632(27),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(28),
      Q => gmem1_addr_3_reg_1632(28),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(29),
      Q => gmem1_addr_3_reg_1632(29),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(2),
      Q => gmem1_addr_3_reg_1632(2),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(3),
      Q => gmem1_addr_3_reg_1632(3),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(4),
      Q => gmem1_addr_3_reg_1632(4),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(5),
      Q => gmem1_addr_3_reg_1632(5),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(6),
      Q => gmem1_addr_3_reg_1632(6),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(7),
      Q => gmem1_addr_3_reg_1632(7),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(8),
      Q => gmem1_addr_3_reg_1632(8),
      R => '0'
    );
\gmem1_addr_3_reg_1632_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_3_reg_16320,
      D => out_pix4_sum5_fu_904_p2(9),
      Q => gmem1_addr_3_reg_1632(9),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(0),
      Q => \gmem1_addr_6_reg_1887_reg__0\(0),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(10),
      Q => \gmem1_addr_6_reg_1887_reg__0\(10),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(11),
      Q => \gmem1_addr_6_reg_1887_reg__0\(11),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(12),
      Q => \gmem1_addr_6_reg_1887_reg__0\(12),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(13),
      Q => \gmem1_addr_6_reg_1887_reg__0\(13),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(14),
      Q => \gmem1_addr_6_reg_1887_reg__0\(14),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(15),
      Q => \gmem1_addr_6_reg_1887_reg__0\(15),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(16),
      Q => \gmem1_addr_6_reg_1887_reg__0\(16),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(17),
      Q => \gmem1_addr_6_reg_1887_reg__0\(17),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(18),
      Q => \gmem1_addr_6_reg_1887_reg__0\(18),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(19),
      Q => \gmem1_addr_6_reg_1887_reg__0\(19),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(1),
      Q => \gmem1_addr_6_reg_1887_reg__0\(1),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(20),
      Q => \gmem1_addr_6_reg_1887_reg__0\(20),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(21),
      Q => \gmem1_addr_6_reg_1887_reg__0\(21),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(22),
      Q => \gmem1_addr_6_reg_1887_reg__0\(22),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(23),
      Q => \gmem1_addr_6_reg_1887_reg__0\(23),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(24),
      Q => \gmem1_addr_6_reg_1887_reg__0\(24),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(25),
      Q => \gmem1_addr_6_reg_1887_reg__0\(25),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(26),
      Q => \gmem1_addr_6_reg_1887_reg__0\(26),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(27),
      Q => \gmem1_addr_6_reg_1887_reg__0\(27),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(28),
      Q => \gmem1_addr_6_reg_1887_reg__0\(28),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(29),
      Q => \gmem1_addr_6_reg_1887_reg__0\(29),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(2),
      Q => \gmem1_addr_6_reg_1887_reg__0\(2),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(3),
      Q => \gmem1_addr_6_reg_1887_reg__0\(3),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(4),
      Q => \gmem1_addr_6_reg_1887_reg__0\(4),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(5),
      Q => \gmem1_addr_6_reg_1887_reg__0\(5),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(6),
      Q => \gmem1_addr_6_reg_1887_reg__0\(6),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(7),
      Q => \gmem1_addr_6_reg_1887_reg__0\(7),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(8),
      Q => \gmem1_addr_6_reg_1887_reg__0\(8),
      R => '0'
    );
\gmem1_addr_6_reg_1887_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1156_out,
      D => tmp_cast1_reg_1562(9),
      Q => \gmem1_addr_6_reg_1887_reg__0\(9),
      R => '0'
    );
grp_getVal_fu_444: entity work.design_1_sobel_filter_0_0_getVal
     port map (
      Q(20) => ap_CS_fsm_pp0_stage23,
      Q(19) => ap_CS_fsm_pp0_stage22,
      Q(18) => ap_CS_fsm_pp0_stage21,
      Q(17) => ap_CS_fsm_pp0_stage20,
      Q(16) => ap_CS_fsm_pp0_stage19,
      Q(15) => ap_CS_fsm_pp0_stage18,
      Q(14) => ap_CS_fsm_pp0_stage17,
      Q(13) => ap_CS_fsm_pp0_stage16,
      Q(12) => ap_CS_fsm_pp0_stage14,
      Q(11) => ap_CS_fsm_pp0_stage13,
      Q(10) => ap_CS_fsm_pp0_stage12,
      Q(9) => ap_CS_fsm_pp0_stage11,
      Q(8) => ap_CS_fsm_pp0_stage10,
      Q(7) => ap_CS_fsm_pp0_stage8,
      Q(6) => ap_CS_fsm_pp0_stage7,
      Q(5) => ap_CS_fsm_pp0_stage6,
      Q(4) => ap_CS_fsm_pp0_stage5,
      Q(3) => ap_CS_fsm_pp0_stage4,
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      addr0(12 downto 0) => superCache_address0(12 downto 0),
      \ap_CS_fsm_reg[10]\ => grp_getVal_fu_444_n_8,
      \ap_CS_fsm_reg[11]\ => superCache_U_n_18,
      \ap_CS_fsm_reg[4]\ => grp_getVal_fu_444_n_9,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_6,
      ap_reg_ioackin_gmem1_WREADY_reg => grp_getVal_fu_444_n_7,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      \exitcond_flatten_reg_1587_reg[0]_0\ => superCache_U_n_17,
      \fullIndex_1_reg_168_reg[12]_0\ => grp_getVal_fu_444_n_23,
      \fullIndex_1_reg_168_reg[12]_1\ => grp_getVal_fu_444_n_24,
      grp_getVal_fu_444_ap_ce => grp_getVal_fu_444_ap_ce,
      grp_getVal_fu_444_ap_start_reg_reg => sobel_filter_gmem1_m_axi_U_n_6,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      \reg_470_reg[13]\(13 downto 0) => reg_470(13 downto 0),
      \tmp_13_cast_reg_1650_reg[12]\(12 downto 0) => \tmp_13_cast_reg_1650_reg__0\(12 downto 0),
      \tmp_15_reg_1666_reg[12]\(12 downto 0) => tmp_15_reg_1666(12 downto 0),
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg_n_6_[0]\
    );
grp_getVal_fu_444_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I1 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      I2 => ap_CS_fsm_pp0_stage24,
      I3 => ap_enable_reg_pp0_iter0,
      O => grp_getVal_fu_444_ap_start_reg_i_4_n_6
    );
grp_getVal_fu_444_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_75,
      Q => grp_getVal_fu_444_ap_start_reg,
      R => ap_rst_n_inv
    );
\i1_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_85,
      Q => i1_reg_389_reg(0),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_61,
      Q => i1_reg_389_reg(10),
      R => '0'
    );
\i1_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_59,
      Q => i1_reg_389_reg(1),
      R => '0'
    );
\i1_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_86,
      Q => i1_reg_389_reg(2),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_87,
      Q => i1_reg_389_reg(3),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_88,
      Q => i1_reg_389_reg(4),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_89,
      Q => i1_reg_389_reg(5),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_90,
      Q => i1_reg_389_reg(6),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_91,
      Q => i1_reg_389_reg(7),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_92,
      Q => i1_reg_389_reg(8),
      R => ap_NS_fsm1169_out
    );
\i1_reg_389_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_60,
      Q => i1_reg_389_reg(9),
      R => '0'
    );
\i2_reg_400[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \i2_reg_400[0]_i_6_n_6\,
      I1 => i2_reg_400_reg(2),
      I2 => i2_reg_400_reg(6),
      I3 => i2_reg_400_reg(13),
      I4 => i2_reg_400_reg(12),
      I5 => \i2_reg_400[0]_i_7_n_6\,
      O => exitcond2_fu_1448_p2
    );
\i2_reg_400[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i2_reg_400_reg(0),
      O => \i2_reg_400[0]_i_5_n_6\
    );
\i2_reg_400[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i2_reg_400_reg(14),
      I1 => i2_reg_400_reg(1),
      I2 => i2_reg_400_reg(15),
      I3 => i2_reg_400_reg(8),
      O => \i2_reg_400[0]_i_6_n_6\
    );
\i2_reg_400[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i2_reg_400_reg(0),
      I1 => i2_reg_400_reg(3),
      I2 => i2_reg_400_reg(4),
      I3 => i2_reg_400_reg(9),
      I4 => \i2_reg_400[0]_i_8_n_6\,
      O => \i2_reg_400[0]_i_7_n_6\
    );
\i2_reg_400[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => i2_reg_400_reg(10),
      I1 => i2_reg_400_reg(7),
      I2 => i2_reg_400_reg(11),
      I3 => i2_reg_400_reg(5),
      O => \i2_reg_400[0]_i_8_n_6\
    );
\i2_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[0]_i_3_n_13\,
      Q => i2_reg_400_reg(0),
      R => I_BREADY1
    );
\i2_reg_400_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i2_reg_400_reg[0]_i_3_n_6\,
      CO(2) => \i2_reg_400_reg[0]_i_3_n_7\,
      CO(1) => \i2_reg_400_reg[0]_i_3_n_8\,
      CO(0) => \i2_reg_400_reg[0]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i2_reg_400_reg[0]_i_3_n_10\,
      O(2) => \i2_reg_400_reg[0]_i_3_n_11\,
      O(1) => \i2_reg_400_reg[0]_i_3_n_12\,
      O(0) => \i2_reg_400_reg[0]_i_3_n_13\,
      S(3 downto 1) => i2_reg_400_reg(3 downto 1),
      S(0) => \i2_reg_400[0]_i_5_n_6\
    );
\i2_reg_400_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[8]_i_1_n_11\,
      Q => i2_reg_400_reg(10),
      S => I_BREADY1
    );
\i2_reg_400_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[8]_i_1_n_10\,
      Q => i2_reg_400_reg(11),
      S => I_BREADY1
    );
\i2_reg_400_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[12]_i_1_n_13\,
      Q => i2_reg_400_reg(12),
      S => I_BREADY1
    );
\i2_reg_400_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i2_reg_400_reg[8]_i_1_n_6\,
      CO(3) => \NLW_i2_reg_400_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i2_reg_400_reg[12]_i_1_n_7\,
      CO(1) => \i2_reg_400_reg[12]_i_1_n_8\,
      CO(0) => \i2_reg_400_reg[12]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i2_reg_400_reg[12]_i_1_n_10\,
      O(2) => \i2_reg_400_reg[12]_i_1_n_11\,
      O(1) => \i2_reg_400_reg[12]_i_1_n_12\,
      O(0) => \i2_reg_400_reg[12]_i_1_n_13\,
      S(3 downto 0) => i2_reg_400_reg(15 downto 12)
    );
\i2_reg_400_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[12]_i_1_n_12\,
      Q => i2_reg_400_reg(13),
      R => I_BREADY1
    );
\i2_reg_400_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[12]_i_1_n_11\,
      Q => i2_reg_400_reg(14),
      R => I_BREADY1
    );
\i2_reg_400_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[12]_i_1_n_10\,
      Q => i2_reg_400_reg(15),
      S => I_BREADY1
    );
\i2_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[0]_i_3_n_12\,
      Q => i2_reg_400_reg(1),
      R => I_BREADY1
    );
\i2_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[0]_i_3_n_11\,
      Q => i2_reg_400_reg(2),
      R => I_BREADY1
    );
\i2_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[0]_i_3_n_10\,
      Q => i2_reg_400_reg(3),
      R => I_BREADY1
    );
\i2_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[4]_i_1_n_13\,
      Q => i2_reg_400_reg(4),
      R => I_BREADY1
    );
\i2_reg_400_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i2_reg_400_reg[0]_i_3_n_6\,
      CO(3) => \i2_reg_400_reg[4]_i_1_n_6\,
      CO(2) => \i2_reg_400_reg[4]_i_1_n_7\,
      CO(1) => \i2_reg_400_reg[4]_i_1_n_8\,
      CO(0) => \i2_reg_400_reg[4]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i2_reg_400_reg[4]_i_1_n_10\,
      O(2) => \i2_reg_400_reg[4]_i_1_n_11\,
      O(1) => \i2_reg_400_reg[4]_i_1_n_12\,
      O(0) => \i2_reg_400_reg[4]_i_1_n_13\,
      S(3 downto 0) => i2_reg_400_reg(7 downto 4)
    );
\i2_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[4]_i_1_n_12\,
      Q => i2_reg_400_reg(5),
      R => I_BREADY1
    );
\i2_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[4]_i_1_n_11\,
      Q => i2_reg_400_reg(6),
      R => I_BREADY1
    );
\i2_reg_400_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[4]_i_1_n_10\,
      Q => i2_reg_400_reg(7),
      S => I_BREADY1
    );
\i2_reg_400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[8]_i_1_n_13\,
      Q => i2_reg_400_reg(8),
      R => I_BREADY1
    );
\i2_reg_400_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i2_reg_400_reg[4]_i_1_n_6\,
      CO(3) => \i2_reg_400_reg[8]_i_1_n_6\,
      CO(2) => \i2_reg_400_reg[8]_i_1_n_7\,
      CO(1) => \i2_reg_400_reg[8]_i_1_n_8\,
      CO(0) => \i2_reg_400_reg[8]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i2_reg_400_reg[8]_i_1_n_10\,
      O(2) => \i2_reg_400_reg[8]_i_1_n_11\,
      O(1) => \i2_reg_400_reg[8]_i_1_n_12\,
      O(0) => \i2_reg_400_reg[8]_i_1_n_13\,
      S(3 downto 0) => i2_reg_400_reg(11 downto 8)
    );
\i2_reg_400_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i2_reg_4000,
      D => \i2_reg_400_reg[8]_i_1_n_12\,
      Q => i2_reg_400_reg(9),
      R => I_BREADY1
    );
\i3_reg_411[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_411_reg(10),
      O => \i3_reg_411[7]_i_4_n_6\
    );
\i3_reg_411[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_411_reg(9),
      O => \i3_reg_411[7]_i_5_n_6\
    );
\i3_reg_411[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_411_reg(8),
      O => \i3_reg_411[7]_i_6_n_6\
    );
\i3_reg_411[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i3_reg_411_reg(7),
      O => \i3_reg_411[7]_i_7_n_6\
    );
\i3_reg_411_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[7]_i_3_n_10\,
      Q => i3_reg_411_reg(10),
      R => I_BREADY4
    );
\i3_reg_411_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[11]_i_1_n_13\,
      Q => i3_reg_411_reg(11),
      R => I_BREADY4
    );
\i3_reg_411_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i3_reg_411_reg[7]_i_3_n_6\,
      CO(3) => \i3_reg_411_reg[11]_i_1_n_6\,
      CO(2) => \i3_reg_411_reg[11]_i_1_n_7\,
      CO(1) => \i3_reg_411_reg[11]_i_1_n_8\,
      CO(0) => \i3_reg_411_reg[11]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i3_reg_411_reg[11]_i_1_n_10\,
      O(2) => \i3_reg_411_reg[11]_i_1_n_11\,
      O(1) => \i3_reg_411_reg[11]_i_1_n_12\,
      O(0) => \i3_reg_411_reg[11]_i_1_n_13\,
      S(3 downto 0) => i3_reg_411_reg(14 downto 11)
    );
\i3_reg_411_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[11]_i_1_n_12\,
      Q => i3_reg_411_reg(12),
      R => I_BREADY4
    );
\i3_reg_411_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[11]_i_1_n_11\,
      Q => i3_reg_411_reg(13),
      R => I_BREADY4
    );
\i3_reg_411_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[11]_i_1_n_10\,
      Q => i3_reg_411_reg(14),
      R => I_BREADY4
    );
\i3_reg_411_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[15]_i_1_n_13\,
      Q => i3_reg_411_reg(15),
      R => I_BREADY4
    );
\i3_reg_411_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i3_reg_411_reg[11]_i_1_n_6\,
      CO(3) => \i3_reg_411_reg[15]_i_1_n_6\,
      CO(2) => \i3_reg_411_reg[15]_i_1_n_7\,
      CO(1) => \i3_reg_411_reg[15]_i_1_n_8\,
      CO(0) => \i3_reg_411_reg[15]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i3_reg_411_reg[15]_i_1_n_10\,
      O(2) => \i3_reg_411_reg[15]_i_1_n_11\,
      O(1) => \i3_reg_411_reg[15]_i_1_n_12\,
      O(0) => \i3_reg_411_reg[15]_i_1_n_13\,
      S(3 downto 0) => i3_reg_411_reg(18 downto 15)
    );
\i3_reg_411_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[15]_i_1_n_12\,
      Q => i3_reg_411_reg(16),
      R => I_BREADY4
    );
\i3_reg_411_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[15]_i_1_n_11\,
      Q => i3_reg_411_reg(17),
      R => I_BREADY4
    );
\i3_reg_411_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[15]_i_1_n_10\,
      Q => i3_reg_411_reg(18),
      R => I_BREADY4
    );
\i3_reg_411_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[19]_i_1_n_13\,
      Q => i3_reg_411_reg(19),
      R => I_BREADY4
    );
\i3_reg_411_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i3_reg_411_reg[15]_i_1_n_6\,
      CO(3 downto 1) => \NLW_i3_reg_411_reg[19]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i3_reg_411_reg[19]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i3_reg_411_reg[19]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i3_reg_411_reg[19]_i_1_n_12\,
      O(0) => \i3_reg_411_reg[19]_i_1_n_13\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i3_reg_411_reg(20 downto 19)
    );
\i3_reg_411_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[19]_i_1_n_12\,
      Q => i3_reg_411_reg(20),
      R => I_BREADY4
    );
\i3_reg_411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[7]_i_3_n_13\,
      Q => i3_reg_411_reg(7),
      R => I_BREADY4
    );
\i3_reg_411_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i3_reg_411_reg[7]_i_3_n_6\,
      CO(2) => \i3_reg_411_reg[7]_i_3_n_7\,
      CO(1) => \i3_reg_411_reg[7]_i_3_n_8\,
      CO(0) => \i3_reg_411_reg[7]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i3_reg_411_reg[7]_i_3_n_10\,
      O(2) => \i3_reg_411_reg[7]_i_3_n_11\,
      O(1) => \i3_reg_411_reg[7]_i_3_n_12\,
      O(0) => \i3_reg_411_reg[7]_i_3_n_13\,
      S(3) => \i3_reg_411[7]_i_4_n_6\,
      S(2) => \i3_reg_411[7]_i_5_n_6\,
      S(1) => \i3_reg_411[7]_i_6_n_6\,
      S(0) => \i3_reg_411[7]_i_7_n_6\
    );
\i3_reg_411_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[7]_i_3_n_12\,
      Q => i3_reg_411_reg(8),
      R => I_BREADY4
    );
\i3_reg_411_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i3_reg_4110,
      D => \i3_reg_411_reg[7]_i_3_n_11\,
      Q => i3_reg_411_reg(9),
      R => I_BREADY4
    );
\i4_reg_422[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i4_reg_422_reg(10),
      O => \i4_reg_422[7]_i_3_n_6\
    );
\i4_reg_422[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i4_reg_422_reg(9),
      O => \i4_reg_422[7]_i_4_n_6\
    );
\i4_reg_422[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i4_reg_422_reg(8),
      O => \i4_reg_422[7]_i_5_n_6\
    );
\i4_reg_422[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i4_reg_422_reg(7),
      O => \i4_reg_422[7]_i_6_n_6\
    );
\i4_reg_422_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[7]_i_2_n_10\,
      Q => i4_reg_422_reg(10),
      S => ap_CS_fsm_state67
    );
\i4_reg_422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[11]_i_1_n_13\,
      Q => i4_reg_422_reg(11),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i4_reg_422_reg[7]_i_2_n_6\,
      CO(3) => \i4_reg_422_reg[11]_i_1_n_6\,
      CO(2) => \i4_reg_422_reg[11]_i_1_n_7\,
      CO(1) => \i4_reg_422_reg[11]_i_1_n_8\,
      CO(0) => \i4_reg_422_reg[11]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i4_reg_422_reg[11]_i_1_n_10\,
      O(2) => \i4_reg_422_reg[11]_i_1_n_11\,
      O(1) => \i4_reg_422_reg[11]_i_1_n_12\,
      O(0) => \i4_reg_422_reg[11]_i_1_n_13\,
      S(3 downto 0) => i4_reg_422_reg(14 downto 11)
    );
\i4_reg_422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[11]_i_1_n_12\,
      Q => i4_reg_422_reg(12),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[11]_i_1_n_11\,
      Q => i4_reg_422_reg(13),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[11]_i_1_n_10\,
      Q => i4_reg_422_reg(14),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[15]_i_1_n_13\,
      Q => i4_reg_422_reg(15),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i4_reg_422_reg[11]_i_1_n_6\,
      CO(3) => \i4_reg_422_reg[15]_i_1_n_6\,
      CO(2) => \i4_reg_422_reg[15]_i_1_n_7\,
      CO(1) => \i4_reg_422_reg[15]_i_1_n_8\,
      CO(0) => \i4_reg_422_reg[15]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i4_reg_422_reg[15]_i_1_n_10\,
      O(2) => \i4_reg_422_reg[15]_i_1_n_11\,
      O(1) => \i4_reg_422_reg[15]_i_1_n_12\,
      O(0) => \i4_reg_422_reg[15]_i_1_n_13\,
      S(3 downto 0) => i4_reg_422_reg(18 downto 15)
    );
\i4_reg_422_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[15]_i_1_n_12\,
      Q => i4_reg_422_reg(16),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[15]_i_1_n_11\,
      Q => i4_reg_422_reg(17),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[15]_i_1_n_10\,
      Q => i4_reg_422_reg(18),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[19]_i_1_n_13\,
      Q => i4_reg_422_reg(19),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i4_reg_422_reg[15]_i_1_n_6\,
      CO(3 downto 1) => \NLW_i4_reg_422_reg[19]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i4_reg_422_reg[19]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i4_reg_422_reg[19]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \i4_reg_422_reg[19]_i_1_n_12\,
      O(0) => \i4_reg_422_reg[19]_i_1_n_13\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => i4_reg_422_reg(20 downto 19)
    );
\i4_reg_422_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[19]_i_1_n_12\,
      Q => i4_reg_422_reg(20),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[7]_i_2_n_13\,
      Q => i4_reg_422_reg(7),
      R => ap_CS_fsm_state67
    );
\i4_reg_422_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i4_reg_422_reg[7]_i_2_n_6\,
      CO(2) => \i4_reg_422_reg[7]_i_2_n_7\,
      CO(1) => \i4_reg_422_reg[7]_i_2_n_8\,
      CO(0) => \i4_reg_422_reg[7]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \i4_reg_422_reg[7]_i_2_n_10\,
      O(2) => \i4_reg_422_reg[7]_i_2_n_11\,
      O(1) => \i4_reg_422_reg[7]_i_2_n_12\,
      O(0) => \i4_reg_422_reg[7]_i_2_n_13\,
      S(3) => \i4_reg_422[7]_i_3_n_6\,
      S(2) => \i4_reg_422[7]_i_4_n_6\,
      S(1) => \i4_reg_422[7]_i_5_n_6\,
      S(0) => \i4_reg_422[7]_i_6_n_6\
    );
\i4_reg_422_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[7]_i_2_n_12\,
      Q => i4_reg_422_reg(8),
      S => ap_CS_fsm_state67
    );
\i4_reg_422_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => i4_reg_4220,
      D => \i4_reg_422_reg[7]_i_2_n_11\,
      Q => i4_reg_422_reg(9),
      S => ap_CS_fsm_state67
    );
\i5_reg_433[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \i5_reg_433[0]_i_6_n_6\,
      I1 => i5_reg_433_reg(10),
      I2 => i5_reg_433_reg(16),
      I3 => i5_reg_433_reg(8),
      I4 => \i5_reg_433[0]_i_7_n_6\,
      I5 => \i5_reg_433[0]_i_8_n_6\,
      O => exitcond1_fu_1532_p2
    );
\i5_reg_433[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i5_reg_433_reg(0),
      O => \i5_reg_433[0]_i_5_n_6\
    );
\i5_reg_433[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => i5_reg_433_reg(14),
      I1 => i5_reg_433_reg(0),
      I2 => i5_reg_433_reg(12),
      I3 => i5_reg_433_reg(5),
      I4 => i5_reg_433_reg(1),
      I5 => i5_reg_433_reg(18),
      O => \i5_reg_433[0]_i_6_n_6\
    );
\i5_reg_433[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i5_reg_433_reg(7),
      I1 => i5_reg_433_reg(3),
      I2 => i5_reg_433_reg(15),
      I3 => i5_reg_433_reg(9),
      O => \i5_reg_433[0]_i_7_n_6\
    );
\i5_reg_433[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => i5_reg_433_reg(19),
      I1 => i5_reg_433_reg(13),
      I2 => i5_reg_433_reg(6),
      I3 => i5_reg_433_reg(20),
      I4 => \i5_reg_433[0]_i_9_n_6\,
      O => \i5_reg_433[0]_i_8_n_6\
    );
\i5_reg_433[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => i5_reg_433_reg(17),
      I1 => i5_reg_433_reg(11),
      I2 => i5_reg_433_reg(2),
      I3 => i5_reg_433_reg(4),
      O => \i5_reg_433[0]_i_9_n_6\
    );
\i5_reg_433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[0]_i_3_n_13\,
      Q => i5_reg_433_reg(0),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i5_reg_433_reg[0]_i_3_n_6\,
      CO(2) => \i5_reg_433_reg[0]_i_3_n_7\,
      CO(1) => \i5_reg_433_reg[0]_i_3_n_8\,
      CO(0) => \i5_reg_433_reg[0]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i5_reg_433_reg[0]_i_3_n_10\,
      O(2) => \i5_reg_433_reg[0]_i_3_n_11\,
      O(1) => \i5_reg_433_reg[0]_i_3_n_12\,
      O(0) => \i5_reg_433_reg[0]_i_3_n_13\,
      S(3 downto 1) => i5_reg_433_reg(3 downto 1),
      S(0) => \i5_reg_433[0]_i_5_n_6\
    );
\i5_reg_433_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[8]_i_1_n_11\,
      Q => i5_reg_433_reg(10),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[8]_i_1_n_10\,
      Q => i5_reg_433_reg(11),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[12]_i_1_n_13\,
      Q => i5_reg_433_reg(12),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i5_reg_433_reg[8]_i_1_n_6\,
      CO(3) => \i5_reg_433_reg[12]_i_1_n_6\,
      CO(2) => \i5_reg_433_reg[12]_i_1_n_7\,
      CO(1) => \i5_reg_433_reg[12]_i_1_n_8\,
      CO(0) => \i5_reg_433_reg[12]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i5_reg_433_reg[12]_i_1_n_10\,
      O(2) => \i5_reg_433_reg[12]_i_1_n_11\,
      O(1) => \i5_reg_433_reg[12]_i_1_n_12\,
      O(0) => \i5_reg_433_reg[12]_i_1_n_13\,
      S(3 downto 0) => i5_reg_433_reg(15 downto 12)
    );
\i5_reg_433_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[12]_i_1_n_12\,
      Q => i5_reg_433_reg(13),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[12]_i_1_n_11\,
      Q => i5_reg_433_reg(14),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[12]_i_1_n_10\,
      Q => i5_reg_433_reg(15),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[16]_i_1_n_13\,
      Q => i5_reg_433_reg(16),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i5_reg_433_reg[12]_i_1_n_6\,
      CO(3) => \i5_reg_433_reg[16]_i_1_n_6\,
      CO(2) => \i5_reg_433_reg[16]_i_1_n_7\,
      CO(1) => \i5_reg_433_reg[16]_i_1_n_8\,
      CO(0) => \i5_reg_433_reg[16]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i5_reg_433_reg[16]_i_1_n_10\,
      O(2) => \i5_reg_433_reg[16]_i_1_n_11\,
      O(1) => \i5_reg_433_reg[16]_i_1_n_12\,
      O(0) => \i5_reg_433_reg[16]_i_1_n_13\,
      S(3 downto 0) => i5_reg_433_reg(19 downto 16)
    );
\i5_reg_433_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[16]_i_1_n_12\,
      Q => i5_reg_433_reg(17),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[16]_i_1_n_11\,
      Q => i5_reg_433_reg(18),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[16]_i_1_n_10\,
      Q => i5_reg_433_reg(19),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[0]_i_3_n_12\,
      Q => i5_reg_433_reg(1),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[20]_i_1_n_13\,
      Q => i5_reg_433_reg(20),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i5_reg_433_reg[16]_i_1_n_6\,
      CO(3 downto 0) => \NLW_i5_reg_433_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i5_reg_433_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \i5_reg_433_reg[20]_i_1_n_13\,
      S(3 downto 1) => B"000",
      S(0) => i5_reg_433_reg(20)
    );
\i5_reg_433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[0]_i_3_n_11\,
      Q => i5_reg_433_reg(2),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[0]_i_3_n_10\,
      Q => i5_reg_433_reg(3),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[4]_i_1_n_13\,
      Q => i5_reg_433_reg(4),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i5_reg_433_reg[0]_i_3_n_6\,
      CO(3) => \i5_reg_433_reg[4]_i_1_n_6\,
      CO(2) => \i5_reg_433_reg[4]_i_1_n_7\,
      CO(1) => \i5_reg_433_reg[4]_i_1_n_8\,
      CO(0) => \i5_reg_433_reg[4]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i5_reg_433_reg[4]_i_1_n_10\,
      O(2) => \i5_reg_433_reg[4]_i_1_n_11\,
      O(1) => \i5_reg_433_reg[4]_i_1_n_12\,
      O(0) => \i5_reg_433_reg[4]_i_1_n_13\,
      S(3 downto 0) => i5_reg_433_reg(7 downto 4)
    );
\i5_reg_433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[4]_i_1_n_12\,
      Q => i5_reg_433_reg(5),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[4]_i_1_n_11\,
      Q => i5_reg_433_reg(6),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[4]_i_1_n_10\,
      Q => i5_reg_433_reg(7),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[8]_i_1_n_13\,
      Q => i5_reg_433_reg(8),
      R => ap_NS_fsm1
    );
\i5_reg_433_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i5_reg_433_reg[4]_i_1_n_6\,
      CO(3) => \i5_reg_433_reg[8]_i_1_n_6\,
      CO(2) => \i5_reg_433_reg[8]_i_1_n_7\,
      CO(1) => \i5_reg_433_reg[8]_i_1_n_8\,
      CO(0) => \i5_reg_433_reg[8]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i5_reg_433_reg[8]_i_1_n_10\,
      O(2) => \i5_reg_433_reg[8]_i_1_n_11\,
      O(1) => \i5_reg_433_reg[8]_i_1_n_12\,
      O(0) => \i5_reg_433_reg[8]_i_1_n_13\,
      S(3 downto 0) => i5_reg_433_reg(11 downto 8)
    );
\i5_reg_433_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i5_reg_4330,
      D => \i5_reg_433_reg[8]_i_1_n_12\,
      Q => i5_reg_433_reg(9),
      R => ap_NS_fsm1
    );
\i_mid2_reg_1627[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAA2A551555D5"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(0),
      I5 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => i_mid2_fu_831_p3(0)
    );
\i_mid2_reg_1627[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \i_mid2_reg_1627[10]_i_3_n_6\,
      O => i_mid2_reg_16270
    );
\i_mid2_reg_1627[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF3F5F5FFF3"
    )
        port map (
      I0 => j_1_reg_1676(10),
      I1 => j_reg_378(10),
      I2 => sel0(0),
      I3 => j_reg_378(3),
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => j_1_reg_1676(3),
      O => \i_mid2_reg_1627[10]_i_10_n_6\
    );
\i_mid2_reg_1627[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAE"
    )
        port map (
      I0 => sel0(6),
      I1 => j_reg_378(5),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => j_1_reg_1676(5),
      I4 => sel0(2),
      I5 => sel0(1),
      O => \i_mid2_reg_1627[10]_i_11_n_6\
    );
\i_mid2_reg_1627[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => j_1_reg_1676(8),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_378(8),
      O => \i_mid2_reg_1627[10]_i_12_n_6\
    );
\i_mid2_reg_1627[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => j_1_reg_1676(9),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_378(9),
      O => \i_mid2_reg_1627[10]_i_13_n_6\
    );
\i_mid2_reg_1627[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA56A6AAAA"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_4_n_6\,
      I1 => \i_reg_367_reg_n_6_[9]\,
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => i_mid2_reg_1627(9),
      I4 => \i_mid2_reg_1627[10]_i_5_n_6\,
      I5 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => i_mid2_fu_831_p3(10)
    );
\i_mid2_reg_1627[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_7_n_6\,
      I1 => \j_mid2_reg_1596[10]_i_24_n_6\,
      I2 => \j_mid2_reg_1596[10]_i_8_n_6\,
      I3 => \j_mid2_reg_1596[10]_i_7_n_6\,
      I4 => \j_mid2_reg_1596[10]_i_6_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_5_n_6\,
      O => \i_mid2_reg_1627[10]_i_3_n_6\
    );
\i_mid2_reg_1627[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[10]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(10),
      O => \i_mid2_reg_1627[10]_i_4_n_6\
    );
\i_mid2_reg_1627[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100000000000"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_8_n_6\,
      I1 => \i_mid2_reg_1627[6]_i_2_n_6\,
      I2 => i_mid2_reg_1627(7),
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => \i_reg_367_reg_n_6_[7]\,
      I5 => \i_mid2_reg_1627[10]_i_9_n_6\,
      O => \i_mid2_reg_1627[10]_i_5_n_6\
    );
\i_mid2_reg_1627[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_10_n_6\,
      I1 => \i_mid2_reg_1627[10]_i_11_n_6\,
      I2 => \i_mid2_reg_1627[10]_i_12_n_6\,
      I3 => \j_mid2_reg_1596[10]_i_12_n_6\,
      I4 => sel0(4),
      I5 => \i_mid2_reg_1627[10]_i_13_n_6\,
      O => \i_mid2_reg_1627[10]_i_6_n_6\
    );
\i_mid2_reg_1627[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABF"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_23_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(8),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(8),
      I4 => \j_mid2_reg_1596[10]_i_21_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_20_n_6\,
      O => \i_mid2_reg_1627[10]_i_7_n_6\
    );
\i_mid2_reg_1627[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => i_mid2_reg_1627(6),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_reg_367_reg_n_6_[6]\,
      O => \i_mid2_reg_1627[10]_i_8_n_6\
    );
\i_mid2_reg_1627[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(8),
      O => \i_mid2_reg_1627[10]_i_9_n_6\
    );
\i_mid2_reg_1627[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB44AFAFBB445050"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => i_mid2_reg_1627(0),
      I2 => \i_reg_367_reg_n_6_[0]\,
      I3 => i_mid2_reg_1627(1),
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => \i_reg_367_reg_n_6_[1]\,
      O => i_mid2_fu_831_p3(1)
    );
\i_mid2_reg_1627[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE111E1"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I2 => \i_reg_367_reg_n_6_[2]\,
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => i_mid2_reg_1627(2),
      O => i_mid2_fu_831_p3(2)
    );
\i_mid2_reg_1627[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F335FFF"
    )
        port map (
      I0 => i_mid2_reg_1627(1),
      I1 => \i_reg_367_reg_n_6_[1]\,
      I2 => i_mid2_reg_1627(0),
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => \i_reg_367_reg_n_6_[0]\,
      O => \i_mid2_reg_1627[2]_i_2_n_6\
    );
\i_mid2_reg_1627[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_mid2_reg_1627[3]_i_2_n_6\,
      O => i_mid2_fu_831_p3(3)
    );
\i_mid2_reg_1627[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3636363333333633"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_mid2_reg_1627[3]_i_3_n_6\,
      I2 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[2]\,
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => i_mid2_reg_1627(2),
      O => \i_mid2_reg_1627[3]_i_2_n_6\
    );
\i_mid2_reg_1627[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i_mid2_reg_1627(3),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_reg_367_reg_n_6_[3]\,
      O => \i_mid2_reg_1627[3]_i_3_n_6\
    );
\i_mid2_reg_1627[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B847B8B8"
    )
        port map (
      I0 => i_mid2_reg_1627(4),
      I1 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I2 => \i_reg_367_reg_n_6_[4]\,
      I3 => \i_mid2_reg_1627[4]_i_2_n_6\,
      I4 => tmp_s_fu_647_p2,
      O => \i_mid2_reg_1627[4]_i_1_n_6\
    );
\i_mid2_reg_1627[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => i_mid2_reg_1627(2),
      I1 => \i_reg_367_reg_n_6_[2]\,
      I2 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[3]\,
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => i_mid2_reg_1627(3),
      O => \i_mid2_reg_1627[4]_i_2_n_6\
    );
\i_mid2_reg_1627[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B847"
    )
        port map (
      I0 => i_mid2_reg_1627(5),
      I1 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I2 => \i_reg_367_reg_n_6_[5]\,
      I3 => \i_mid2_reg_1627[5]_i_2_n_6\,
      I4 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => i_mid2_fu_831_p3(5)
    );
\i_mid2_reg_1627[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F335FFF"
    )
        port map (
      I0 => i_mid2_reg_1627(4),
      I1 => \i_reg_367_reg_n_6_[4]\,
      I2 => i_mid2_reg_1627(3),
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => \i_reg_367_reg_n_6_[3]\,
      I5 => \i_mid2_reg_1627[5]_i_3_n_6\,
      O => \i_mid2_reg_1627[5]_i_2_n_6\
    );
\i_mid2_reg_1627[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1D3FDDFF"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[0]\,
      I1 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I2 => i_mid2_reg_1627(0),
      I3 => \i_reg_367_reg_n_6_[1]\,
      I4 => i_mid2_reg_1627(1),
      I5 => \or_cond_mid2_reg_1613[0]_i_14_n_6\,
      O => \i_mid2_reg_1627[5]_i_3_n_6\
    );
\i_mid2_reg_1627[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0C0151FD5DFD5D"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_reg_367_reg_n_6_[6]\,
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => i_mid2_reg_1627(6),
      I4 => \i_mid2_reg_1627[6]_i_2_n_6\,
      I5 => tmp_s_fu_647_p2,
      O => i_mid2_fu_831_p3(6)
    );
\i_mid2_reg_1627[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDFFFDF"
    )
        port map (
      I0 => \i_mid2_reg_1627[6]_i_3_n_6\,
      I1 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I2 => \i_reg_367_reg_n_6_[2]\,
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => i_mid2_reg_1627(2),
      O => \i_mid2_reg_1627[6]_i_2_n_6\
    );
\i_mid2_reg_1627[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A00008080000"
    )
        port map (
      I0 => \i_mid2_reg_1627[3]_i_3_n_6\,
      I1 => \i_reg_367_reg_n_6_[5]\,
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => i_mid2_reg_1627(5),
      I4 => \i_reg_367_reg_n_6_[4]\,
      I5 => i_mid2_reg_1627(4),
      O => \i_mid2_reg_1627[6]_i_3_n_6\
    );
\i_mid2_reg_1627[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0C0151FD5DFD5D"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_reg_367_reg_n_6_[7]\,
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => i_mid2_reg_1627(7),
      I4 => \i_mid2_reg_1627[7]_i_2_n_6\,
      I5 => tmp_s_fu_647_p2,
      O => i_mid2_fu_831_p3(7)
    );
\i_mid2_reg_1627[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF551555D5"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(6),
      I5 => \i_mid2_reg_1627[6]_i_2_n_6\,
      O => \i_mid2_reg_1627[7]_i_2_n_6\
    );
\i_mid2_reg_1627[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C56A6"
    )
        port map (
      I0 => \i_mid2_reg_1627[8]_i_2_n_6\,
      I1 => \i_reg_367_reg_n_6_[8]\,
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => i_mid2_reg_1627(8),
      I4 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => i_mid2_fu_831_p3(8)
    );
\i_mid2_reg_1627[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000A0A0C000000"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[7]\,
      I1 => i_mid2_reg_1627(7),
      I2 => \i_mid2_reg_1627[6]_i_2_n_6\,
      I3 => i_mid2_reg_1627(6),
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => \i_reg_367_reg_n_6_[6]\,
      O => \i_mid2_reg_1627[8]_i_2_n_6\
    );
\i_mid2_reg_1627[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1015CFC0DFD5DFD5"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => i_mid2_reg_1627(9),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[9]\,
      I4 => \i_mid2_reg_1627[10]_i_5_n_6\,
      I5 => tmp_s_fu_647_p2,
      O => i_mid2_fu_831_p3(9)
    );
\i_mid2_reg_1627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(0),
      Q => i_mid2_reg_1627(0),
      R => '0'
    );
\i_mid2_reg_1627_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(10),
      Q => i_mid2_reg_1627(10),
      R => '0'
    );
\i_mid2_reg_1627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(1),
      Q => i_mid2_reg_1627(1),
      R => '0'
    );
\i_mid2_reg_1627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(2),
      Q => i_mid2_reg_1627(2),
      R => '0'
    );
\i_mid2_reg_1627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(3),
      Q => i_mid2_reg_1627(3),
      R => '0'
    );
\i_mid2_reg_1627_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => \i_mid2_reg_1627[4]_i_1_n_6\,
      Q => i_mid2_reg_1627(4),
      R => '0'
    );
\i_mid2_reg_1627_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(5),
      Q => i_mid2_reg_1627(5),
      R => '0'
    );
\i_mid2_reg_1627_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(6),
      Q => i_mid2_reg_1627(6),
      R => '0'
    );
\i_mid2_reg_1627_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(7),
      Q => i_mid2_reg_1627(7),
      R => '0'
    );
\i_mid2_reg_1627_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(8),
      Q => i_mid2_reg_1627(8),
      R => '0'
    );
\i_mid2_reg_1627_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_mid2_reg_16270,
      D => i_mid2_fu_831_p3(9),
      Q => i_mid2_reg_1627(9),
      R => '0'
    );
\i_reg_367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(0),
      Q => \i_reg_367_reg_n_6_[0]\,
      R => i_reg_367
    );
\i_reg_367_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(10),
      Q => \i_reg_367_reg_n_6_[10]\,
      R => i_reg_367
    );
\i_reg_367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(1),
      Q => \i_reg_367_reg_n_6_[1]\,
      R => i_reg_367
    );
\i_reg_367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(2),
      Q => \i_reg_367_reg_n_6_[2]\,
      R => i_reg_367
    );
\i_reg_367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(3),
      Q => \i_reg_367_reg_n_6_[3]\,
      R => i_reg_367
    );
\i_reg_367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(4),
      Q => \i_reg_367_reg_n_6_[4]\,
      R => i_reg_367
    );
\i_reg_367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(5),
      Q => \i_reg_367_reg_n_6_[5]\,
      R => i_reg_367
    );
\i_reg_367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(6),
      Q => \i_reg_367_reg_n_6_[6]\,
      R => i_reg_367
    );
\i_reg_367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(7),
      Q => \i_reg_367_reg_n_6_[7]\,
      R => i_reg_367
    );
\i_reg_367_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(8),
      Q => \i_reg_367_reg_n_6_[8]\,
      R => i_reg_367
    );
\i_reg_367_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => i_mid2_reg_1627(9),
      Q => \i_reg_367_reg_n_6_[9]\,
      R => i_reg_367
    );
\indvar_flatten_next_reg_1591[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      O => p_31_in
    );
\indvar_flatten_next_reg_1591[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(3),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(3),
      O => \indvar_flatten_next_reg_1591[0]_i_3_n_6\
    );
\indvar_flatten_next_reg_1591[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(2),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(2),
      O => \indvar_flatten_next_reg_1591[0]_i_4_n_6\
    );
\indvar_flatten_next_reg_1591[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(1),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(1),
      O => \indvar_flatten_next_reg_1591[0]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(0),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(0),
      O => \indvar_flatten_next_reg_1591[0]_i_6_n_6\
    );
\indvar_flatten_next_reg_1591[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(15),
      O => \indvar_flatten_next_reg_1591[12]_i_2_n_6\
    );
\indvar_flatten_next_reg_1591[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(14),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(14),
      O => \indvar_flatten_next_reg_1591[12]_i_3_n_6\
    );
\indvar_flatten_next_reg_1591[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(13),
      O => \indvar_flatten_next_reg_1591[12]_i_4_n_6\
    );
\indvar_flatten_next_reg_1591[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(12),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(12),
      O => \indvar_flatten_next_reg_1591[12]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(19),
      O => \indvar_flatten_next_reg_1591[16]_i_2_n_6\
    );
\indvar_flatten_next_reg_1591[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(18),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(18),
      O => \indvar_flatten_next_reg_1591[16]_i_3_n_6\
    );
\indvar_flatten_next_reg_1591[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(17),
      O => \indvar_flatten_next_reg_1591[16]_i_4_n_6\
    );
\indvar_flatten_next_reg_1591[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(16),
      O => \indvar_flatten_next_reg_1591[16]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(20),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(20),
      O => \indvar_flatten_next_reg_1591[20]_i_2_n_6\
    );
\indvar_flatten_next_reg_1591[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(7),
      O => \indvar_flatten_next_reg_1591[4]_i_2_n_6\
    );
\indvar_flatten_next_reg_1591[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(6),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(6),
      O => \indvar_flatten_next_reg_1591[4]_i_3_n_6\
    );
\indvar_flatten_next_reg_1591[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(5),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(5),
      O => \indvar_flatten_next_reg_1591[4]_i_4_n_6\
    );
\indvar_flatten_next_reg_1591[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(4),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(4),
      O => \indvar_flatten_next_reg_1591[4]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(11),
      O => \indvar_flatten_next_reg_1591[8]_i_2_n_6\
    );
\indvar_flatten_next_reg_1591[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(10),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(10),
      O => \indvar_flatten_next_reg_1591[8]_i_3_n_6\
    );
\indvar_flatten_next_reg_1591[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(9),
      O => \indvar_flatten_next_reg_1591[8]_i_4_n_6\
    );
\indvar_flatten_next_reg_1591[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => indvar_flatten_reg_356(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => indvar_flatten_next_reg_1591_reg(8),
      O => \indvar_flatten_next_reg_1591[8]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_13\,
      Q => indvar_flatten_next_reg_1591_reg(0),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_6\,
      CO(2) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_7\,
      CO(1) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_8\,
      CO(0) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_10\,
      O(2) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_11\,
      O(1) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_12\,
      O(0) => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_13\,
      S(3) => \indvar_flatten_next_reg_1591[0]_i_3_n_6\,
      S(2) => \indvar_flatten_next_reg_1591[0]_i_4_n_6\,
      S(1) => \indvar_flatten_next_reg_1591[0]_i_5_n_6\,
      S(0) => \indvar_flatten_next_reg_1591[0]_i_6_n_6\
    );
\indvar_flatten_next_reg_1591_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_11\,
      Q => indvar_flatten_next_reg_1591_reg(10),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_10\,
      Q => indvar_flatten_next_reg_1591_reg(11),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_13\,
      Q => indvar_flatten_next_reg_1591_reg(12),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_6\,
      CO(3) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_6\,
      CO(2) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_7\,
      CO(1) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_8\,
      CO(0) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_10\,
      O(2) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_11\,
      O(1) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_12\,
      O(0) => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_13\,
      S(3) => \indvar_flatten_next_reg_1591[12]_i_2_n_6\,
      S(2) => \indvar_flatten_next_reg_1591[12]_i_3_n_6\,
      S(1) => \indvar_flatten_next_reg_1591[12]_i_4_n_6\,
      S(0) => \indvar_flatten_next_reg_1591[12]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_12\,
      Q => indvar_flatten_next_reg_1591_reg(13),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_11\,
      Q => indvar_flatten_next_reg_1591_reg(14),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_10\,
      Q => indvar_flatten_next_reg_1591_reg(15),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_13\,
      Q => indvar_flatten_next_reg_1591_reg(16),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_1591_reg[12]_i_1_n_6\,
      CO(3) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_6\,
      CO(2) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_7\,
      CO(1) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_8\,
      CO(0) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_10\,
      O(2) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_11\,
      O(1) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_12\,
      O(0) => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_13\,
      S(3) => \indvar_flatten_next_reg_1591[16]_i_2_n_6\,
      S(2) => \indvar_flatten_next_reg_1591[16]_i_3_n_6\,
      S(1) => \indvar_flatten_next_reg_1591[16]_i_4_n_6\,
      S(0) => \indvar_flatten_next_reg_1591[16]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_12\,
      Q => indvar_flatten_next_reg_1591_reg(17),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_11\,
      Q => indvar_flatten_next_reg_1591_reg(18),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_10\,
      Q => indvar_flatten_next_reg_1591_reg(19),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_12\,
      Q => indvar_flatten_next_reg_1591_reg(1),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[20]_i_1_n_13\,
      Q => indvar_flatten_next_reg_1591_reg(20),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_1591_reg[16]_i_1_n_6\,
      CO(3 downto 0) => \NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_flatten_next_reg_1591_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \indvar_flatten_next_reg_1591_reg[20]_i_1_n_13\,
      S(3 downto 1) => B"000",
      S(0) => \indvar_flatten_next_reg_1591[20]_i_2_n_6\
    );
\indvar_flatten_next_reg_1591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_11\,
      Q => indvar_flatten_next_reg_1591_reg(2),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_10\,
      Q => indvar_flatten_next_reg_1591_reg(3),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_13\,
      Q => indvar_flatten_next_reg_1591_reg(4),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_1591_reg[0]_i_2_n_6\,
      CO(3) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_6\,
      CO(2) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_7\,
      CO(1) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_8\,
      CO(0) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_10\,
      O(2) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_11\,
      O(1) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_12\,
      O(0) => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_13\,
      S(3) => \indvar_flatten_next_reg_1591[4]_i_2_n_6\,
      S(2) => \indvar_flatten_next_reg_1591[4]_i_3_n_6\,
      S(1) => \indvar_flatten_next_reg_1591[4]_i_4_n_6\,
      S(0) => \indvar_flatten_next_reg_1591[4]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_12\,
      Q => indvar_flatten_next_reg_1591_reg(5),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_11\,
      Q => indvar_flatten_next_reg_1591_reg(6),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_10\,
      Q => indvar_flatten_next_reg_1591_reg(7),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_13\,
      Q => indvar_flatten_next_reg_1591_reg(8),
      R => '0'
    );
\indvar_flatten_next_reg_1591_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_1591_reg[4]_i_1_n_6\,
      CO(3) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_6\,
      CO(2) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_7\,
      CO(1) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_8\,
      CO(0) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_10\,
      O(2) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_11\,
      O(1) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_12\,
      O(0) => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_13\,
      S(3) => \indvar_flatten_next_reg_1591[8]_i_2_n_6\,
      S(2) => \indvar_flatten_next_reg_1591[8]_i_3_n_6\,
      S(1) => \indvar_flatten_next_reg_1591[8]_i_4_n_6\,
      S(0) => \indvar_flatten_next_reg_1591[8]_i_5_n_6\
    );
\indvar_flatten_next_reg_1591_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_31_in,
      D => \indvar_flatten_next_reg_1591_reg[8]_i_1_n_12\,
      Q => indvar_flatten_next_reg_1591_reg(9),
      R => '0'
    );
\indvar_flatten_reg_356[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_6,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \indvar_flatten_reg_356[20]_i_2_n_6\
    );
\indvar_flatten_reg_356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(0),
      Q => indvar_flatten_reg_356(0),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(10),
      Q => indvar_flatten_reg_356(10),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(11),
      Q => indvar_flatten_reg_356(11),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(12),
      Q => indvar_flatten_reg_356(12),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(13),
      Q => indvar_flatten_reg_356(13),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(14),
      Q => indvar_flatten_reg_356(14),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(15),
      Q => indvar_flatten_reg_356(15),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(16),
      Q => indvar_flatten_reg_356(16),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(17),
      Q => indvar_flatten_reg_356(17),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(18),
      Q => indvar_flatten_reg_356(18),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(19),
      Q => indvar_flatten_reg_356(19),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(1),
      Q => indvar_flatten_reg_356(1),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(20),
      Q => indvar_flatten_reg_356(20),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(2),
      Q => indvar_flatten_reg_356(2),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(3),
      Q => indvar_flatten_reg_356(3),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(4),
      Q => indvar_flatten_reg_356(4),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(5),
      Q => indvar_flatten_reg_356(5),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(6),
      Q => indvar_flatten_reg_356(6),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(7),
      Q => indvar_flatten_reg_356(7),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(8),
      Q => indvar_flatten_reg_356(8),
      R => i_reg_367
    );
\indvar_flatten_reg_356_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => indvar_flatten_next_reg_1591_reg(9),
      Q => indvar_flatten_reg_356(9),
      R => i_reg_367
    );
\j_1_reg_1676[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[0]\,
      O => j_1_fu_951_p2(0)
    );
\j_1_reg_1676[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[10]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[6]\,
      I2 => \j_1_reg_1676[10]_i_3_n_6\,
      I3 => \j_mid2_reg_1596_reg_n_6_[7]\,
      I4 => \j_mid2_reg_1596_reg_n_6_[8]\,
      I5 => \j_mid2_reg_1596_reg_n_6_[9]\,
      O => j_1_fu_951_p2(10)
    );
\j_1_reg_1676[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[5]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[3]\,
      I2 => \j_mid2_reg_1596_reg_n_6_[0]\,
      I3 => \j_mid2_reg_1596_reg_n_6_[1]\,
      I4 => \j_mid2_reg_1596_reg_n_6_[2]\,
      I5 => \j_mid2_reg_1596_reg_n_6_[4]\,
      O => \j_1_reg_1676[10]_i_3_n_6\
    );
\j_1_reg_1676[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[0]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[1]\,
      O => j_1_fu_951_p2(1)
    );
\j_1_reg_1676[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[2]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[1]\,
      I2 => \j_mid2_reg_1596_reg_n_6_[0]\,
      O => j_1_fu_951_p2(2)
    );
\j_1_reg_1676[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[3]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[0]\,
      I2 => \j_mid2_reg_1596_reg_n_6_[1]\,
      I3 => \j_mid2_reg_1596_reg_n_6_[2]\,
      O => j_1_fu_951_p2(3)
    );
\j_1_reg_1676[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[4]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[2]\,
      I2 => \j_mid2_reg_1596_reg_n_6_[1]\,
      I3 => \j_mid2_reg_1596_reg_n_6_[0]\,
      I4 => \j_mid2_reg_1596_reg_n_6_[3]\,
      O => j_1_fu_951_p2(4)
    );
\j_1_reg_1676[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[5]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[3]\,
      I2 => \j_mid2_reg_1596_reg_n_6_[0]\,
      I3 => \j_mid2_reg_1596_reg_n_6_[1]\,
      I4 => \j_mid2_reg_1596_reg_n_6_[2]\,
      I5 => \j_mid2_reg_1596_reg_n_6_[4]\,
      O => j_1_fu_951_p2(5)
    );
\j_1_reg_1676[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[6]\,
      I1 => \j_1_reg_1676[10]_i_3_n_6\,
      O => j_1_fu_951_p2(6)
    );
\j_1_reg_1676[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[7]\,
      I1 => \j_1_reg_1676[10]_i_3_n_6\,
      I2 => \j_mid2_reg_1596_reg_n_6_[6]\,
      O => j_1_fu_951_p2(7)
    );
\j_1_reg_1676[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[8]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[6]\,
      I2 => \j_1_reg_1676[10]_i_3_n_6\,
      I3 => \j_mid2_reg_1596_reg_n_6_[7]\,
      O => j_1_fu_951_p2(8)
    );
\j_1_reg_1676[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_mid2_reg_1596_reg_n_6_[9]\,
      I1 => \j_mid2_reg_1596_reg_n_6_[8]\,
      I2 => \j_mid2_reg_1596_reg_n_6_[7]\,
      I3 => \j_1_reg_1676[10]_i_3_n_6\,
      I4 => \j_mid2_reg_1596_reg_n_6_[6]\,
      O => j_1_fu_951_p2(9)
    );
\j_1_reg_1676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(0),
      Q => j_1_reg_1676(0),
      R => '0'
    );
\j_1_reg_1676_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(10),
      Q => j_1_reg_1676(10),
      R => '0'
    );
\j_1_reg_1676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(1),
      Q => j_1_reg_1676(1),
      R => '0'
    );
\j_1_reg_1676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(2),
      Q => j_1_reg_1676(2),
      R => '0'
    );
\j_1_reg_1676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(3),
      Q => j_1_reg_1676(3),
      R => '0'
    );
\j_1_reg_1676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(4),
      Q => j_1_reg_1676(4),
      R => '0'
    );
\j_1_reg_1676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(5),
      Q => j_1_reg_1676(5),
      R => '0'
    );
\j_1_reg_1676_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(6),
      Q => j_1_reg_1676(6),
      R => '0'
    );
\j_1_reg_1676_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(7),
      Q => j_1_reg_1676(7),
      R => '0'
    );
\j_1_reg_1676_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(8),
      Q => j_1_reg_1676(8),
      R => '0'
    );
\j_1_reg_1676_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_1_reg_16760,
      D => j_1_fu_951_p2(9),
      Q => j_1_reg_1676(9),
      R => '0'
    );
\j_mid2_reg_1596[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(0),
      O => sel0(0)
    );
\j_mid2_reg_1596[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => j_mid2_reg_15960,
      I1 => tmp_s_fu_647_p2,
      O => j_mid2_reg_1596
    );
\j_mid2_reg_1596[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0C0C000A0"
    )
        port map (
      I0 => j_reg_378(9),
      I1 => j_1_reg_1676(9),
      I2 => sel0(10),
      I3 => j_reg_378(1),
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => j_1_reg_1676(1),
      O => \j_mid2_reg_1596[10]_i_10_n_6\
    );
\j_mid2_reg_1596[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEAE"
    )
        port map (
      I0 => sel0(0),
      I1 => j_reg_378(6),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => j_1_reg_1676(6),
      I4 => \i_mid2_reg_1627[10]_i_12_n_6\,
      I5 => sel0(2),
      O => \j_mid2_reg_1596[10]_i_11_n_6\
    );
\j_mid2_reg_1596[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => j_1_reg_1676(7),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => j_reg_378(7),
      O => \j_mid2_reg_1596[10]_i_12_n_6\
    );
\j_mid2_reg_1596[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => indvar_flatten_reg_356(0),
      I1 => indvar_flatten_next_reg_1591_reg(0),
      I2 => indvar_flatten_reg_356(1),
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => indvar_flatten_next_reg_1591_reg(1),
      O => \j_mid2_reg_1596[10]_i_13_n_6\
    );
\j_mid2_reg_1596[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(15),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(15),
      O => \j_mid2_reg_1596[10]_i_14_n_6\
    );
\j_mid2_reg_1596[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(7),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(7),
      O => \j_mid2_reg_1596[10]_i_15_n_6\
    );
\j_mid2_reg_1596[10]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(11),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(11),
      O => \j_mid2_reg_1596[10]_i_16_n_6\
    );
\j_mid2_reg_1596[10]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(20),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(20),
      O => \j_mid2_reg_1596[10]_i_17_n_6\
    );
\j_mid2_reg_1596[10]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(17),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(17),
      O => \j_mid2_reg_1596[10]_i_18_n_6\
    );
\j_mid2_reg_1596[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(16),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(16),
      O => \j_mid2_reg_1596[10]_i_19_n_6\
    );
\j_mid2_reg_1596[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \j_mid2_reg_1596[10]_i_5_n_6\,
      I2 => \j_mid2_reg_1596[10]_i_6_n_6\,
      I3 => \j_mid2_reg_1596[10]_i_7_n_6\,
      I4 => \j_mid2_reg_1596[10]_i_8_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_9_n_6\,
      O => j_mid2_reg_15960
    );
\j_mid2_reg_1596[10]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(6),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(6),
      O => \j_mid2_reg_1596[10]_i_20_n_6\
    );
\j_mid2_reg_1596[10]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(19),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(19),
      O => \j_mid2_reg_1596[10]_i_21_n_6\
    );
\j_mid2_reg_1596[10]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(8),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(8),
      O => \j_mid2_reg_1596[10]_i_22_n_6\
    );
\j_mid2_reg_1596[10]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(9),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(9),
      O => \j_mid2_reg_1596[10]_i_23_n_6\
    );
\j_mid2_reg_1596[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_25_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(5),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(5),
      I4 => \j_mid2_reg_1596[10]_i_26_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_27_n_6\,
      O => \j_mid2_reg_1596[10]_i_24_n_6\
    );
\j_mid2_reg_1596[10]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(12),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(12),
      O => \j_mid2_reg_1596[10]_i_25_n_6\
    );
\j_mid2_reg_1596[10]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(4),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(4),
      O => \j_mid2_reg_1596[10]_i_26_n_6\
    );
\j_mid2_reg_1596[10]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(14),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(14),
      O => \j_mid2_reg_1596[10]_i_27_n_6\
    );
\j_mid2_reg_1596[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(10),
      O => sel0(10)
    );
\j_mid2_reg_1596[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_10_n_6\,
      I1 => \j_mid2_reg_1596[10]_i_11_n_6\,
      I2 => \j_mid2_reg_1596[10]_i_12_n_6\,
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => sel0(5),
      O => tmp_s_fu_647_p2
    );
\j_mid2_reg_1596[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => indvar_flatten_next_reg_1591_reg(10),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_reg_356(10),
      O => \j_mid2_reg_1596[10]_i_5_n_6\
    );
\j_mid2_reg_1596[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDFFFF5DFD5"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_13_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(3),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(3),
      I4 => indvar_flatten_next_reg_1591_reg(2),
      I5 => indvar_flatten_reg_356(2),
      O => \j_mid2_reg_1596[10]_i_6_n_6\
    );
\j_mid2_reg_1596[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABF"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_14_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(13),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(13),
      I4 => \j_mid2_reg_1596[10]_i_15_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_16_n_6\,
      O => \j_mid2_reg_1596[10]_i_7_n_6\
    );
\j_mid2_reg_1596[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_17_n_6\,
      I1 => indvar_flatten_next_reg_1591_reg(18),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => indvar_flatten_reg_356(18),
      I4 => \j_mid2_reg_1596[10]_i_18_n_6\,
      I5 => \j_mid2_reg_1596[10]_i_19_n_6\,
      O => \j_mid2_reg_1596[10]_i_8_n_6\
    );
\j_mid2_reg_1596[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \j_mid2_reg_1596[10]_i_20_n_6\,
      I1 => \j_mid2_reg_1596[10]_i_21_n_6\,
      I2 => \j_mid2_reg_1596[10]_i_22_n_6\,
      I3 => \j_mid2_reg_1596[10]_i_23_n_6\,
      I4 => \j_mid2_reg_1596[10]_i_24_n_6\,
      O => \j_mid2_reg_1596[10]_i_9_n_6\
    );
\j_mid2_reg_1596[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(1),
      O => sel0(1)
    );
\j_mid2_reg_1596[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(2),
      O => sel0(2)
    );
\j_mid2_reg_1596[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(3),
      O => sel0(3)
    );
\j_mid2_reg_1596[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(4),
      O => sel0(4)
    );
\j_mid2_reg_1596[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(5),
      O => sel0(5)
    );
\j_mid2_reg_1596[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => j_reg_378(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => j_1_reg_1676(6),
      O => sel0(6)
    );
\j_mid2_reg_1596[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => j_reg_378(7),
      I1 => ap_enable_reg_pp0_iter1_reg_n_6,
      I2 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I3 => j_1_reg_1676(7),
      O => sel0(7)
    );
\j_mid2_reg_1596[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => j_reg_378(8),
      I1 => ap_enable_reg_pp0_iter1_reg_n_6,
      I2 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I3 => j_1_reg_1676(8),
      O => sel0(8)
    );
\j_mid2_reg_1596[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => j_reg_378(9),
      I1 => ap_enable_reg_pp0_iter1_reg_n_6,
      I2 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I3 => j_1_reg_1676(9),
      O => sel0(9)
    );
\j_mid2_reg_1596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(0),
      Q => \j_mid2_reg_1596_reg_n_6_[0]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(10),
      Q => \j_mid2_reg_1596_reg_n_6_[10]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(1),
      Q => \j_mid2_reg_1596_reg_n_6_[1]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(2),
      Q => \j_mid2_reg_1596_reg_n_6_[2]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(3),
      Q => \j_mid2_reg_1596_reg_n_6_[3]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(4),
      Q => \j_mid2_reg_1596_reg_n_6_[4]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(5),
      Q => \j_mid2_reg_1596_reg_n_6_[5]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(6),
      Q => \j_mid2_reg_1596_reg_n_6_[6]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(7),
      Q => \j_mid2_reg_1596_reg_n_6_[7]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(8),
      Q => \j_mid2_reg_1596_reg_n_6_[8]\,
      R => j_mid2_reg_1596
    );
\j_mid2_reg_1596_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => sel0(9),
      Q => \j_mid2_reg_1596_reg_n_6_[9]\,
      R => j_mid2_reg_1596
    );
\j_reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(0),
      Q => j_reg_378(0),
      R => i_reg_367
    );
\j_reg_378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(10),
      Q => j_reg_378(10),
      R => i_reg_367
    );
\j_reg_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(1),
      Q => j_reg_378(1),
      R => i_reg_367
    );
\j_reg_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(2),
      Q => j_reg_378(2),
      R => i_reg_367
    );
\j_reg_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(3),
      Q => j_reg_378(3),
      R => i_reg_367
    );
\j_reg_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(4),
      Q => j_reg_378(4),
      R => i_reg_367
    );
\j_reg_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(5),
      Q => j_reg_378(5),
      R => i_reg_367
    );
\j_reg_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(6),
      Q => j_reg_378(6),
      R => i_reg_367
    );
\j_reg_378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(7),
      Q => j_reg_378(7),
      R => i_reg_367
    );
\j_reg_378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(8),
      Q => j_reg_378(8),
      R => i_reg_367
    );
\j_reg_378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_356[20]_i_2_n_6\,
      D => j_1_reg_1676(9),
      Q => j_reg_378(9),
      R => i_reg_367
    );
\or_cond_mid2_reg_1613[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBB8B8888BB88BB"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613[0]_i_2_n_6\,
      I1 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I2 => \or_cond_mid2_reg_1613[0]_i_3_n_6\,
      I3 => \or_cond_mid2_reg_1613[0]_i_4_n_6\,
      I4 => \or_cond_mid2_reg_1613[0]_i_5_n_6\,
      I5 => \or_cond_mid2_reg_1613[0]_i_6_n_6\,
      O => or_cond_mid2_fu_741_p3
    );
\or_cond_mid2_reg_1613[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000202A"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613[0]_i_13_n_6\,
      I1 => i_mid2_reg_1627(6),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[6]\,
      I4 => \i_mid2_reg_1627[10]_i_9_n_6\,
      I5 => \or_cond_mid2_reg_1613[0]_i_12_n_6\,
      O => \or_cond_mid2_reg_1613[0]_i_10_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C5A5533335A55"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[3]\,
      I1 => i_mid2_reg_1627(3),
      I2 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[2]\,
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => i_mid2_reg_1627(2),
      O => \or_cond_mid2_reg_1613[0]_i_11_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA2A"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[9]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(9),
      O => \or_cond_mid2_reg_1613[0]_i_12_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => i_mid2_reg_1627(7),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_reg_367_reg_n_6_[7]\,
      O => \or_cond_mid2_reg_1613[0]_i_13_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => i_mid2_reg_1627(2),
      I1 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_reg_367_reg_n_6_[2]\,
      O => \or_cond_mid2_reg_1613[0]_i_14_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(1),
      O => \or_cond_mid2_reg_1613[0]_i_15_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBCF33333333"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613[0]_i_7_n_6\,
      I1 => \i_mid2_reg_1627[10]_i_4_n_6\,
      I2 => \or_cond_mid2_reg_1613[0]_i_8_n_6\,
      I3 => \i_mid2_reg_1627[3]_i_3_n_6\,
      I4 => \or_cond_mid2_reg_1613[0]_i_9_n_6\,
      I5 => \or_cond_mid2_reg_1613[0]_i_10_n_6\,
      O => \or_cond_mid2_reg_1613[0]_i_2_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2C02200"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[5]\,
      I1 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I2 => i_mid2_reg_1627(5),
      I3 => \i_reg_367_reg_n_6_[4]\,
      I4 => i_mid2_reg_1627(4),
      I5 => \or_cond_mid2_reg_1613[0]_i_11_n_6\,
      O => \or_cond_mid2_reg_1613[0]_i_3_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA6AAAAAAAA"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_4_n_6\,
      I1 => \or_cond_mid2_reg_1613[0]_i_12_n_6\,
      I2 => \i_mid2_reg_1627[10]_i_8_n_6\,
      I3 => \i_mid2_reg_1627[6]_i_2_n_6\,
      I4 => \or_cond_mid2_reg_1613[0]_i_13_n_6\,
      I5 => \i_mid2_reg_1627[10]_i_9_n_6\,
      O => \or_cond_mid2_reg_1613[0]_i_4_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFEFE7FFF"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613[0]_i_8_n_6\,
      I1 => \or_cond_mid2_reg_1613[0]_i_14_n_6\,
      I2 => \or_cond_mid2_reg_1613[0]_i_7_n_6\,
      I3 => \or_cond_mid2_reg_1613[0]_i_15_n_6\,
      I4 => \i_mid2_reg_1627[3]_i_3_n_6\,
      I5 => \i_mid2_reg_1627[2]_i_2_n_6\,
      O => \or_cond_mid2_reg_1613[0]_i_5_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000080"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_8_n_6\,
      I1 => \i_mid2_reg_1627[6]_i_2_n_6\,
      I2 => \or_cond_mid2_reg_1613[0]_i_13_n_6\,
      I3 => \i_mid2_reg_1627[10]_i_9_n_6\,
      I4 => \or_cond_mid2_reg_1613[0]_i_12_n_6\,
      O => \or_cond_mid2_reg_1613[0]_i_6_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[4]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(4),
      O => \or_cond_mid2_reg_1613[0]_i_7_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"551555D5"
    )
        port map (
      I0 => \i_reg_367_reg_n_6_[5]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_6,
      I3 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I4 => i_mid2_reg_1627(5),
      O => \or_cond_mid2_reg_1613[0]_i_8_n_6\
    );
\or_cond_mid2_reg_1613[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF5DFDFDFD5"
    )
        port map (
      I0 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I1 => i_mid2_reg_1627(2),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[2]\,
      I4 => \i_reg_367_reg_n_6_[4]\,
      I5 => i_mid2_reg_1627(4),
      O => \or_cond_mid2_reg_1613[0]_i_9_n_6\
    );
\or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      O => \or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1_n_6\
    );
\or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_mid2_reg_1613_pp0_iter1_reg[0]_i_1_n_6\,
      Q => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      R => '0'
    );
\or_cond_mid2_reg_1613_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => or_cond_mid2_fu_741_p3,
      Q => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      R => '0'
    );
\out_pix4_sum1_reg_1851[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(10),
      I1 => tmp_cast1_reg_1562(10),
      O => \out_pix4_sum1_reg_1851[10]_i_2_n_6\
    );
\out_pix4_sum1_reg_1851[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(9),
      I1 => tmp_cast1_reg_1562(9),
      O => \out_pix4_sum1_reg_1851[10]_i_3_n_6\
    );
\out_pix4_sum1_reg_1851[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(8),
      I1 => tmp_cast1_reg_1562(8),
      O => \out_pix4_sum1_reg_1851[10]_i_4_n_6\
    );
\out_pix4_sum1_reg_1851[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(7),
      I1 => tmp_cast1_reg_1562(7),
      O => \out_pix4_sum1_reg_1851[10]_i_5_n_6\
    );
\out_pix4_sum1_reg_1851[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(14),
      I1 => tmp_cast1_reg_1562(14),
      O => \out_pix4_sum1_reg_1851[14]_i_2_n_6\
    );
\out_pix4_sum1_reg_1851[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(13),
      I1 => tmp_cast1_reg_1562(13),
      O => \out_pix4_sum1_reg_1851[14]_i_3_n_6\
    );
\out_pix4_sum1_reg_1851[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(12),
      I1 => tmp_cast1_reg_1562(12),
      O => \out_pix4_sum1_reg_1851[14]_i_4_n_6\
    );
\out_pix4_sum1_reg_1851[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(11),
      I1 => tmp_cast1_reg_1562(11),
      O => \out_pix4_sum1_reg_1851[14]_i_5_n_6\
    );
\out_pix4_sum1_reg_1851[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(18),
      I1 => tmp_cast1_reg_1562(18),
      O => \out_pix4_sum1_reg_1851[18]_i_2_n_6\
    );
\out_pix4_sum1_reg_1851[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(17),
      I1 => tmp_cast1_reg_1562(17),
      O => \out_pix4_sum1_reg_1851[18]_i_3_n_6\
    );
\out_pix4_sum1_reg_1851[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(16),
      I1 => tmp_cast1_reg_1562(16),
      O => \out_pix4_sum1_reg_1851[18]_i_4_n_6\
    );
\out_pix4_sum1_reg_1851[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(15),
      I1 => tmp_cast1_reg_1562(15),
      O => \out_pix4_sum1_reg_1851[18]_i_5_n_6\
    );
\out_pix4_sum1_reg_1851[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(20),
      I1 => tmp_cast1_reg_1562(20),
      O => \out_pix4_sum1_reg_1851[22]_i_2_n_6\
    );
\out_pix4_sum1_reg_1851[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(19),
      I1 => tmp_cast1_reg_1562(19),
      O => \out_pix4_sum1_reg_1851[22]_i_3_n_6\
    );
\out_pix4_sum1_reg_1851[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00015555"
    )
        port map (
      I0 => i3_reg_411_reg(14),
      I1 => i3_reg_411_reg(12),
      I2 => i3_reg_411_reg(11),
      I3 => i3_reg_411_reg(10),
      I4 => i3_reg_411_reg(13),
      I5 => \out_pix4_sum1_reg_1851[29]_i_4_n_6\,
      O => tmp_20_fu_1460_p2
    );
\out_pix4_sum1_reg_1851[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i3_reg_411_reg(18),
      I1 => i3_reg_411_reg(17),
      I2 => i3_reg_411_reg(15),
      I3 => i3_reg_411_reg(19),
      I4 => i3_reg_411_reg(16),
      I5 => i3_reg_411_reg(20),
      O => \out_pix4_sum1_reg_1851[29]_i_4_n_6\
    );
\out_pix4_sum1_reg_1851[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i3_reg_411_reg(7),
      I1 => tmp_cast1_reg_1562(7),
      O => out_pix4_sum1_fu_1470_p2(7)
    );
\out_pix4_sum1_reg_1851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => tmp_cast1_reg_1562(0),
      Q => out_pix4_sum1_reg_1851(0),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(10),
      Q => out_pix4_sum1_reg_1851(10),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix4_sum1_reg_1851_reg[10]_i_1_n_6\,
      CO(2) => \out_pix4_sum1_reg_1851_reg[10]_i_1_n_7\,
      CO(1) => \out_pix4_sum1_reg_1851_reg[10]_i_1_n_8\,
      CO(0) => \out_pix4_sum1_reg_1851_reg[10]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_411_reg(10 downto 7),
      O(3 downto 1) => out_pix4_sum1_fu_1470_p2(10 downto 8),
      O(0) => \NLW_out_pix4_sum1_reg_1851_reg[10]_i_1_O_UNCONNECTED\(0),
      S(3) => \out_pix4_sum1_reg_1851[10]_i_2_n_6\,
      S(2) => \out_pix4_sum1_reg_1851[10]_i_3_n_6\,
      S(1) => \out_pix4_sum1_reg_1851[10]_i_4_n_6\,
      S(0) => \out_pix4_sum1_reg_1851[10]_i_5_n_6\
    );
\out_pix4_sum1_reg_1851_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(11),
      Q => out_pix4_sum1_reg_1851(11),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(12),
      Q => out_pix4_sum1_reg_1851(12),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(13),
      Q => out_pix4_sum1_reg_1851(13),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(14),
      Q => out_pix4_sum1_reg_1851(14),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1851_reg[10]_i_1_n_6\,
      CO(3) => \out_pix4_sum1_reg_1851_reg[14]_i_1_n_6\,
      CO(2) => \out_pix4_sum1_reg_1851_reg[14]_i_1_n_7\,
      CO(1) => \out_pix4_sum1_reg_1851_reg[14]_i_1_n_8\,
      CO(0) => \out_pix4_sum1_reg_1851_reg[14]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_411_reg(14 downto 11),
      O(3 downto 0) => out_pix4_sum1_fu_1470_p2(14 downto 11),
      S(3) => \out_pix4_sum1_reg_1851[14]_i_2_n_6\,
      S(2) => \out_pix4_sum1_reg_1851[14]_i_3_n_6\,
      S(1) => \out_pix4_sum1_reg_1851[14]_i_4_n_6\,
      S(0) => \out_pix4_sum1_reg_1851[14]_i_5_n_6\
    );
\out_pix4_sum1_reg_1851_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(15),
      Q => out_pix4_sum1_reg_1851(15),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(16),
      Q => out_pix4_sum1_reg_1851(16),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(17),
      Q => out_pix4_sum1_reg_1851(17),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(18),
      Q => out_pix4_sum1_reg_1851(18),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1851_reg[14]_i_1_n_6\,
      CO(3) => \out_pix4_sum1_reg_1851_reg[18]_i_1_n_6\,
      CO(2) => \out_pix4_sum1_reg_1851_reg[18]_i_1_n_7\,
      CO(1) => \out_pix4_sum1_reg_1851_reg[18]_i_1_n_8\,
      CO(0) => \out_pix4_sum1_reg_1851_reg[18]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => i3_reg_411_reg(18 downto 15),
      O(3 downto 0) => out_pix4_sum1_fu_1470_p2(18 downto 15),
      S(3) => \out_pix4_sum1_reg_1851[18]_i_2_n_6\,
      S(2) => \out_pix4_sum1_reg_1851[18]_i_3_n_6\,
      S(1) => \out_pix4_sum1_reg_1851[18]_i_4_n_6\,
      S(0) => \out_pix4_sum1_reg_1851[18]_i_5_n_6\
    );
\out_pix4_sum1_reg_1851_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(19),
      Q => out_pix4_sum1_reg_1851(19),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => tmp_cast1_reg_1562(1),
      Q => out_pix4_sum1_reg_1851(1),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(20),
      Q => out_pix4_sum1_reg_1851(20),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(21),
      Q => out_pix4_sum1_reg_1851(21),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(22),
      Q => out_pix4_sum1_reg_1851(22),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1851_reg[18]_i_1_n_6\,
      CO(3) => \out_pix4_sum1_reg_1851_reg[22]_i_1_n_6\,
      CO(2) => \out_pix4_sum1_reg_1851_reg[22]_i_1_n_7\,
      CO(1) => \out_pix4_sum1_reg_1851_reg[22]_i_1_n_8\,
      CO(0) => \out_pix4_sum1_reg_1851_reg[22]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => i3_reg_411_reg(20 downto 19),
      O(3 downto 0) => out_pix4_sum1_fu_1470_p2(22 downto 19),
      S(3 downto 2) => tmp_cast1_reg_1562(22 downto 21),
      S(1) => \out_pix4_sum1_reg_1851[22]_i_2_n_6\,
      S(0) => \out_pix4_sum1_reg_1851[22]_i_3_n_6\
    );
\out_pix4_sum1_reg_1851_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(23),
      Q => out_pix4_sum1_reg_1851(23),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(24),
      Q => out_pix4_sum1_reg_1851(24),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(25),
      Q => out_pix4_sum1_reg_1851(25),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(26),
      Q => out_pix4_sum1_reg_1851(26),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1851_reg[22]_i_1_n_6\,
      CO(3) => \out_pix4_sum1_reg_1851_reg[26]_i_1_n_6\,
      CO(2) => \out_pix4_sum1_reg_1851_reg[26]_i_1_n_7\,
      CO(1) => \out_pix4_sum1_reg_1851_reg[26]_i_1_n_8\,
      CO(0) => \out_pix4_sum1_reg_1851_reg[26]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum1_fu_1470_p2(26 downto 23),
      S(3 downto 0) => tmp_cast1_reg_1562(26 downto 23)
    );
\out_pix4_sum1_reg_1851_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(27),
      Q => out_pix4_sum1_reg_1851(27),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(28),
      Q => out_pix4_sum1_reg_1851(28),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(29),
      Q => out_pix4_sum1_reg_1851(29),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum1_reg_1851_reg[26]_i_1_n_6\,
      CO(3 downto 2) => \NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \out_pix4_sum1_reg_1851_reg[29]_i_2_n_8\,
      CO(0) => \out_pix4_sum1_reg_1851_reg[29]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_out_pix4_sum1_reg_1851_reg[29]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => out_pix4_sum1_fu_1470_p2(29 downto 27),
      S(3) => '0',
      S(2 downto 0) => tmp_cast1_reg_1562(29 downto 27)
    );
\out_pix4_sum1_reg_1851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => tmp_cast1_reg_1562(2),
      Q => out_pix4_sum1_reg_1851(2),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => tmp_cast1_reg_1562(3),
      Q => out_pix4_sum1_reg_1851(3),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => tmp_cast1_reg_1562(4),
      Q => out_pix4_sum1_reg_1851(4),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => tmp_cast1_reg_1562(5),
      Q => out_pix4_sum1_reg_1851(5),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => tmp_cast1_reg_1562(6),
      Q => out_pix4_sum1_reg_1851(6),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(7),
      Q => out_pix4_sum1_reg_1851(7),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(8),
      Q => out_pix4_sum1_reg_1851(8),
      R => '0'
    );
\out_pix4_sum1_reg_1851_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum1_reg_18510,
      D => out_pix4_sum1_fu_1470_p2(9),
      Q => out_pix4_sum1_reg_1851(9),
      R => '0'
    );
\out_pix4_sum2_reg_1871[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(0),
      O => out_pix4_sum2_fu_1501_p2(0)
    );
\out_pix4_sum2_reg_1871[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(12),
      I1 => tmp_cast1_reg_1562(12),
      O => \out_pix4_sum2_reg_1871[12]_i_2_n_6\
    );
\out_pix4_sum2_reg_1871[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(11),
      I1 => tmp_cast1_reg_1562(11),
      O => \out_pix4_sum2_reg_1871[12]_i_3_n_6\
    );
\out_pix4_sum2_reg_1871[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(10),
      I1 => tmp_cast1_reg_1562(10),
      O => \out_pix4_sum2_reg_1871[12]_i_4_n_6\
    );
\out_pix4_sum2_reg_1871[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(9),
      I1 => tmp_cast1_reg_1562(9),
      O => \out_pix4_sum2_reg_1871[12]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(16),
      I1 => tmp_cast1_reg_1562(16),
      O => \out_pix4_sum2_reg_1871[16]_i_2_n_6\
    );
\out_pix4_sum2_reg_1871[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(15),
      I1 => tmp_cast1_reg_1562(15),
      O => \out_pix4_sum2_reg_1871[16]_i_3_n_6\
    );
\out_pix4_sum2_reg_1871[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(14),
      I1 => tmp_cast1_reg_1562(14),
      O => \out_pix4_sum2_reg_1871[16]_i_4_n_6\
    );
\out_pix4_sum2_reg_1871[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(13),
      I1 => tmp_cast1_reg_1562(13),
      O => \out_pix4_sum2_reg_1871[16]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(20),
      I1 => tmp_cast1_reg_1562(20),
      O => \out_pix4_sum2_reg_1871[20]_i_2_n_6\
    );
\out_pix4_sum2_reg_1871[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(19),
      I1 => tmp_cast1_reg_1562(19),
      O => \out_pix4_sum2_reg_1871[20]_i_3_n_6\
    );
\out_pix4_sum2_reg_1871[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(18),
      I1 => tmp_cast1_reg_1562(18),
      O => \out_pix4_sum2_reg_1871[20]_i_4_n_6\
    );
\out_pix4_sum2_reg_1871[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(17),
      I1 => tmp_cast1_reg_1562(17),
      O => \out_pix4_sum2_reg_1871[20]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00015555"
    )
        port map (
      I0 => i4_reg_422_reg(14),
      I1 => i4_reg_422_reg(12),
      I2 => i4_reg_422_reg(11),
      I3 => i4_reg_422_reg(10),
      I4 => i4_reg_422_reg(13),
      I5 => \out_pix4_sum2_reg_1871[29]_i_4_n_6\,
      O => tmp_31_fu_1491_p2
    );
\out_pix4_sum2_reg_1871[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i4_reg_422_reg(20),
      I1 => i4_reg_422_reg(17),
      I2 => i4_reg_422_reg(15),
      I3 => i4_reg_422_reg(19),
      I4 => i4_reg_422_reg(16),
      I5 => i4_reg_422_reg(18),
      O => \out_pix4_sum2_reg_1871[29]_i_4_n_6\
    );
\out_pix4_sum2_reg_1871[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(4),
      O => \out_pix4_sum2_reg_1871[4]_i_2_n_6\
    );
\out_pix4_sum2_reg_1871[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(3),
      O => \out_pix4_sum2_reg_1871[4]_i_3_n_6\
    );
\out_pix4_sum2_reg_1871[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(2),
      O => \out_pix4_sum2_reg_1871[4]_i_4_n_6\
    );
\out_pix4_sum2_reg_1871[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(1),
      O => \out_pix4_sum2_reg_1871[4]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(8),
      I1 => tmp_cast1_reg_1562(8),
      O => \out_pix4_sum2_reg_1871[8]_i_2_n_6\
    );
\out_pix4_sum2_reg_1871[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i4_reg_422_reg(7),
      I1 => tmp_cast1_reg_1562(7),
      O => \out_pix4_sum2_reg_1871[8]_i_3_n_6\
    );
\out_pix4_sum2_reg_1871[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(6),
      O => \out_pix4_sum2_reg_1871[8]_i_4_n_6\
    );
\out_pix4_sum2_reg_1871[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(5),
      O => \out_pix4_sum2_reg_1871[8]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(0),
      Q => out_pix4_sum2_reg_1871(0),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(10),
      Q => out_pix4_sum2_reg_1871(10),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(11),
      Q => out_pix4_sum2_reg_1871(11),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(12),
      Q => out_pix4_sum2_reg_1871(12),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1871_reg[8]_i_1_n_6\,
      CO(3) => \out_pix4_sum2_reg_1871_reg[12]_i_1_n_6\,
      CO(2) => \out_pix4_sum2_reg_1871_reg[12]_i_1_n_7\,
      CO(1) => \out_pix4_sum2_reg_1871_reg[12]_i_1_n_8\,
      CO(0) => \out_pix4_sum2_reg_1871_reg[12]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => i4_reg_422_reg(12 downto 9),
      O(3 downto 0) => out_pix4_sum2_fu_1501_p2(12 downto 9),
      S(3) => \out_pix4_sum2_reg_1871[12]_i_2_n_6\,
      S(2) => \out_pix4_sum2_reg_1871[12]_i_3_n_6\,
      S(1) => \out_pix4_sum2_reg_1871[12]_i_4_n_6\,
      S(0) => \out_pix4_sum2_reg_1871[12]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(13),
      Q => out_pix4_sum2_reg_1871(13),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(14),
      Q => out_pix4_sum2_reg_1871(14),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(15),
      Q => out_pix4_sum2_reg_1871(15),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(16),
      Q => out_pix4_sum2_reg_1871(16),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1871_reg[12]_i_1_n_6\,
      CO(3) => \out_pix4_sum2_reg_1871_reg[16]_i_1_n_6\,
      CO(2) => \out_pix4_sum2_reg_1871_reg[16]_i_1_n_7\,
      CO(1) => \out_pix4_sum2_reg_1871_reg[16]_i_1_n_8\,
      CO(0) => \out_pix4_sum2_reg_1871_reg[16]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => i4_reg_422_reg(16 downto 13),
      O(3 downto 0) => out_pix4_sum2_fu_1501_p2(16 downto 13),
      S(3) => \out_pix4_sum2_reg_1871[16]_i_2_n_6\,
      S(2) => \out_pix4_sum2_reg_1871[16]_i_3_n_6\,
      S(1) => \out_pix4_sum2_reg_1871[16]_i_4_n_6\,
      S(0) => \out_pix4_sum2_reg_1871[16]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(17),
      Q => out_pix4_sum2_reg_1871(17),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(18),
      Q => out_pix4_sum2_reg_1871(18),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(19),
      Q => out_pix4_sum2_reg_1871(19),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(1),
      Q => out_pix4_sum2_reg_1871(1),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(20),
      Q => out_pix4_sum2_reg_1871(20),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1871_reg[16]_i_1_n_6\,
      CO(3) => \out_pix4_sum2_reg_1871_reg[20]_i_1_n_6\,
      CO(2) => \out_pix4_sum2_reg_1871_reg[20]_i_1_n_7\,
      CO(1) => \out_pix4_sum2_reg_1871_reg[20]_i_1_n_8\,
      CO(0) => \out_pix4_sum2_reg_1871_reg[20]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => i4_reg_422_reg(20 downto 17),
      O(3 downto 0) => out_pix4_sum2_fu_1501_p2(20 downto 17),
      S(3) => \out_pix4_sum2_reg_1871[20]_i_2_n_6\,
      S(2) => \out_pix4_sum2_reg_1871[20]_i_3_n_6\,
      S(1) => \out_pix4_sum2_reg_1871[20]_i_4_n_6\,
      S(0) => \out_pix4_sum2_reg_1871[20]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(21),
      Q => out_pix4_sum2_reg_1871(21),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(22),
      Q => out_pix4_sum2_reg_1871(22),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(23),
      Q => out_pix4_sum2_reg_1871(23),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(24),
      Q => out_pix4_sum2_reg_1871(24),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1871_reg[20]_i_1_n_6\,
      CO(3) => \out_pix4_sum2_reg_1871_reg[24]_i_1_n_6\,
      CO(2) => \out_pix4_sum2_reg_1871_reg[24]_i_1_n_7\,
      CO(1) => \out_pix4_sum2_reg_1871_reg[24]_i_1_n_8\,
      CO(0) => \out_pix4_sum2_reg_1871_reg[24]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum2_fu_1501_p2(24 downto 21),
      S(3 downto 0) => tmp_cast1_reg_1562(24 downto 21)
    );
\out_pix4_sum2_reg_1871_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(25),
      Q => out_pix4_sum2_reg_1871(25),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(26),
      Q => out_pix4_sum2_reg_1871(26),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(27),
      Q => out_pix4_sum2_reg_1871(27),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(28),
      Q => out_pix4_sum2_reg_1871(28),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1871_reg[24]_i_1_n_6\,
      CO(3) => \out_pix4_sum2_reg_1871_reg[28]_i_1_n_6\,
      CO(2) => \out_pix4_sum2_reg_1871_reg[28]_i_1_n_7\,
      CO(1) => \out_pix4_sum2_reg_1871_reg[28]_i_1_n_8\,
      CO(0) => \out_pix4_sum2_reg_1871_reg[28]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum2_fu_1501_p2(28 downto 25),
      S(3 downto 0) => tmp_cast1_reg_1562(28 downto 25)
    );
\out_pix4_sum2_reg_1871_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(29),
      Q => out_pix4_sum2_reg_1871(29),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1871_reg[28]_i_1_n_6\,
      CO(3 downto 0) => \NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_pix4_sum2_reg_1871_reg[29]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => out_pix4_sum2_fu_1501_p2(29),
      S(3 downto 1) => B"000",
      S(0) => tmp_cast1_reg_1562(29)
    );
\out_pix4_sum2_reg_1871_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(2),
      Q => out_pix4_sum2_reg_1871(2),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(3),
      Q => out_pix4_sum2_reg_1871(3),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(4),
      Q => out_pix4_sum2_reg_1871(4),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix4_sum2_reg_1871_reg[4]_i_1_n_6\,
      CO(2) => \out_pix4_sum2_reg_1871_reg[4]_i_1_n_7\,
      CO(1) => \out_pix4_sum2_reg_1871_reg[4]_i_1_n_8\,
      CO(0) => \out_pix4_sum2_reg_1871_reg[4]_i_1_n_9\,
      CYINIT => tmp_cast1_reg_1562(0),
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => out_pix4_sum2_fu_1501_p2(4 downto 1),
      S(3) => \out_pix4_sum2_reg_1871[4]_i_2_n_6\,
      S(2) => \out_pix4_sum2_reg_1871[4]_i_3_n_6\,
      S(1) => \out_pix4_sum2_reg_1871[4]_i_4_n_6\,
      S(0) => \out_pix4_sum2_reg_1871[4]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(5),
      Q => out_pix4_sum2_reg_1871(5),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(6),
      Q => out_pix4_sum2_reg_1871(6),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(7),
      Q => out_pix4_sum2_reg_1871(7),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(8),
      Q => out_pix4_sum2_reg_1871(8),
      R => '0'
    );
\out_pix4_sum2_reg_1871_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum2_reg_1871_reg[4]_i_1_n_6\,
      CO(3) => \out_pix4_sum2_reg_1871_reg[8]_i_1_n_6\,
      CO(2) => \out_pix4_sum2_reg_1871_reg[8]_i_1_n_7\,
      CO(1) => \out_pix4_sum2_reg_1871_reg[8]_i_1_n_8\,
      CO(0) => \out_pix4_sum2_reg_1871_reg[8]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => i4_reg_422_reg(8 downto 7),
      DI(1 downto 0) => B"11",
      O(3 downto 0) => out_pix4_sum2_fu_1501_p2(8 downto 5),
      S(3) => \out_pix4_sum2_reg_1871[8]_i_2_n_6\,
      S(2) => \out_pix4_sum2_reg_1871[8]_i_3_n_6\,
      S(1) => \out_pix4_sum2_reg_1871[8]_i_4_n_6\,
      S(0) => \out_pix4_sum2_reg_1871[8]_i_5_n_6\
    );
\out_pix4_sum2_reg_1871_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_pix4_sum2_reg_18710,
      D => out_pix4_sum2_fu_1501_p2(9),
      Q => out_pix4_sum2_reg_1871(9),
      R => '0'
    );
\out_pix4_sum8_reg_1827[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(12),
      O => \out_pix4_sum8_reg_1827[13]_i_2_n_6\
    );
\out_pix4_sum8_reg_1827[13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(11),
      O => \out_pix4_sum8_reg_1827[13]_i_3_n_6\
    );
\out_pix4_sum8_reg_1827[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(10),
      O => \out_pix4_sum8_reg_1827[13]_i_4_n_6\
    );
\out_pix4_sum8_reg_1827[17]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(17),
      O => \out_pix4_sum8_reg_1827[17]_i_2_n_6\
    );
\out_pix4_sum8_reg_1827[17]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(16),
      O => \out_pix4_sum8_reg_1827[17]_i_3_n_6\
    );
\out_pix4_sum8_reg_1827[17]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(15),
      O => \out_pix4_sum8_reg_1827[17]_i_4_n_6\
    );
\out_pix4_sum8_reg_1827[21]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(20),
      O => \out_pix4_sum8_reg_1827[21]_i_2_n_6\
    );
\out_pix4_sum8_reg_1827[21]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(19),
      O => \out_pix4_sum8_reg_1827[21]_i_3_n_6\
    );
\out_pix4_sum8_reg_1827[21]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(18),
      O => \out_pix4_sum8_reg_1827[21]_i_4_n_6\
    );
\out_pix4_sum8_reg_1827[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_cast1_reg_1562(7),
      O => \out_pix4_sum8_reg_1827[9]_i_2_n_6\
    );
\out_pix4_sum8_reg_1827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => tmp_cast1_reg_1562(0),
      Q => out_pix4_sum8_reg_1827(0),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(10),
      Q => out_pix4_sum8_reg_1827(10),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(11),
      Q => out_pix4_sum8_reg_1827(11),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(12),
      Q => out_pix4_sum8_reg_1827(12),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(13),
      Q => out_pix4_sum8_reg_1827(13),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum8_reg_1827_reg[9]_i_1_n_6\,
      CO(3) => \out_pix4_sum8_reg_1827_reg[13]_i_1_n_6\,
      CO(2) => \out_pix4_sum8_reg_1827_reg[13]_i_1_n_7\,
      CO(1) => \out_pix4_sum8_reg_1827_reg[13]_i_1_n_8\,
      CO(0) => \out_pix4_sum8_reg_1827_reg[13]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_cast1_reg_1562(12 downto 10),
      O(3 downto 0) => out_pix4_sum8_fu_1433_p2(13 downto 10),
      S(3) => tmp_cast1_reg_1562(13),
      S(2) => \out_pix4_sum8_reg_1827[13]_i_2_n_6\,
      S(1) => \out_pix4_sum8_reg_1827[13]_i_3_n_6\,
      S(0) => \out_pix4_sum8_reg_1827[13]_i_4_n_6\
    );
\out_pix4_sum8_reg_1827_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(14),
      Q => out_pix4_sum8_reg_1827(14),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(15),
      Q => out_pix4_sum8_reg_1827(15),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(16),
      Q => out_pix4_sum8_reg_1827(16),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(17),
      Q => out_pix4_sum8_reg_1827(17),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum8_reg_1827_reg[13]_i_1_n_6\,
      CO(3) => \out_pix4_sum8_reg_1827_reg[17]_i_1_n_6\,
      CO(2) => \out_pix4_sum8_reg_1827_reg[17]_i_1_n_7\,
      CO(1) => \out_pix4_sum8_reg_1827_reg[17]_i_1_n_8\,
      CO(0) => \out_pix4_sum8_reg_1827_reg[17]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_cast1_reg_1562(17 downto 15),
      DI(0) => '0',
      O(3 downto 0) => out_pix4_sum8_fu_1433_p2(17 downto 14),
      S(3) => \out_pix4_sum8_reg_1827[17]_i_2_n_6\,
      S(2) => \out_pix4_sum8_reg_1827[17]_i_3_n_6\,
      S(1) => \out_pix4_sum8_reg_1827[17]_i_4_n_6\,
      S(0) => tmp_cast1_reg_1562(14)
    );
\out_pix4_sum8_reg_1827_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(18),
      Q => out_pix4_sum8_reg_1827(18),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(19),
      Q => out_pix4_sum8_reg_1827(19),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => tmp_cast1_reg_1562(1),
      Q => out_pix4_sum8_reg_1827(1),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(20),
      Q => out_pix4_sum8_reg_1827(20),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(21),
      Q => out_pix4_sum8_reg_1827(21),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum8_reg_1827_reg[17]_i_1_n_6\,
      CO(3) => \out_pix4_sum8_reg_1827_reg[21]_i_1_n_6\,
      CO(2) => \out_pix4_sum8_reg_1827_reg[21]_i_1_n_7\,
      CO(1) => \out_pix4_sum8_reg_1827_reg[21]_i_1_n_8\,
      CO(0) => \out_pix4_sum8_reg_1827_reg[21]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_cast1_reg_1562(20 downto 18),
      O(3 downto 0) => out_pix4_sum8_fu_1433_p2(21 downto 18),
      S(3) => tmp_cast1_reg_1562(21),
      S(2) => \out_pix4_sum8_reg_1827[21]_i_2_n_6\,
      S(1) => \out_pix4_sum8_reg_1827[21]_i_3_n_6\,
      S(0) => \out_pix4_sum8_reg_1827[21]_i_4_n_6\
    );
\out_pix4_sum8_reg_1827_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(22),
      Q => out_pix4_sum8_reg_1827(22),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(23),
      Q => out_pix4_sum8_reg_1827(23),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(24),
      Q => out_pix4_sum8_reg_1827(24),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(25),
      Q => out_pix4_sum8_reg_1827(25),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum8_reg_1827_reg[21]_i_1_n_6\,
      CO(3) => \out_pix4_sum8_reg_1827_reg[25]_i_1_n_6\,
      CO(2) => \out_pix4_sum8_reg_1827_reg[25]_i_1_n_7\,
      CO(1) => \out_pix4_sum8_reg_1827_reg[25]_i_1_n_8\,
      CO(0) => \out_pix4_sum8_reg_1827_reg[25]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum8_fu_1433_p2(25 downto 22),
      S(3 downto 0) => tmp_cast1_reg_1562(25 downto 22)
    );
\out_pix4_sum8_reg_1827_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(26),
      Q => out_pix4_sum8_reg_1827(26),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(27),
      Q => out_pix4_sum8_reg_1827(27),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(28),
      Q => out_pix4_sum8_reg_1827(28),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(29),
      Q => out_pix4_sum8_reg_1827(29),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_pix4_sum8_reg_1827_reg[25]_i_1_n_6\,
      CO(3) => \NLW_out_pix4_sum8_reg_1827_reg[29]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \out_pix4_sum8_reg_1827_reg[29]_i_1_n_7\,
      CO(1) => \out_pix4_sum8_reg_1827_reg[29]_i_1_n_8\,
      CO(0) => \out_pix4_sum8_reg_1827_reg[29]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => out_pix4_sum8_fu_1433_p2(29 downto 26),
      S(3 downto 0) => tmp_cast1_reg_1562(29 downto 26)
    );
\out_pix4_sum8_reg_1827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => tmp_cast1_reg_1562(2),
      Q => out_pix4_sum8_reg_1827(2),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => tmp_cast1_reg_1562(3),
      Q => out_pix4_sum8_reg_1827(3),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => tmp_cast1_reg_1562(4),
      Q => out_pix4_sum8_reg_1827(4),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => tmp_cast1_reg_1562(5),
      Q => out_pix4_sum8_reg_1827(5),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(6),
      Q => out_pix4_sum8_reg_1827(6),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(7),
      Q => out_pix4_sum8_reg_1827(7),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(8),
      Q => out_pix4_sum8_reg_1827(8),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state50,
      D => out_pix4_sum8_fu_1433_p2(9),
      Q => out_pix4_sum8_reg_1827(9),
      R => '0'
    );
\out_pix4_sum8_reg_1827_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_pix4_sum8_reg_1827_reg[9]_i_1_n_6\,
      CO(2) => \out_pix4_sum8_reg_1827_reg[9]_i_1_n_7\,
      CO(1) => \out_pix4_sum8_reg_1827_reg[9]_i_1_n_8\,
      CO(0) => \out_pix4_sum8_reg_1827_reg[9]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => tmp_cast1_reg_1562(7),
      DI(0) => '0',
      O(3 downto 0) => out_pix4_sum8_fu_1433_p2(9 downto 6),
      S(3 downto 2) => tmp_cast1_reg_1562(9 downto 8),
      S(1) => \out_pix4_sum8_reg_1827[9]_i_2_n_6\,
      S(0) => tmp_cast1_reg_1562(6)
    );
\reg_470[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_mid2_reg_1622_reg__0\(3),
      I1 => \j_mid2_reg_1596_reg_n_6_[10]\,
      O => \reg_470[10]_i_2_n_6\
    );
\reg_470[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_mid2_reg_1622_reg__0\(3),
      I1 => \j_mid2_reg_1596_reg_n_6_[9]\,
      O => \reg_470[10]_i_3_n_6\
    );
\reg_470[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_9_mid2_reg_1622_reg__0\(1),
      I1 => \j_mid2_reg_1596_reg_n_6_[8]\,
      O => \reg_470[10]_i_4_n_6\
    );
\reg_470[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_6_mid2_reg_1617_reg__0\(0),
      I1 => \j_mid2_reg_1596_reg_n_6_[7]\,
      O => \reg_470[10]_i_5_n_6\
    );
\reg_470[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_6_mid2_reg_1617_reg__0\(0),
      I1 => \j_mid2_reg_1596_reg_n_6_[7]\,
      O => tmp_15_fu_946_p2(7)
    );
\reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => \j_mid2_reg_1596_reg_n_6_[0]\,
      Q => reg_470(0),
      R => '0'
    );
\reg_470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => grp_fu_466_p2(10),
      Q => reg_470(10),
      R => '0'
    );
\reg_470_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_470_reg[10]_i_1_n_6\,
      CO(2) => \reg_470_reg[10]_i_1_n_7\,
      CO(1) => \reg_470_reg[10]_i_1_n_8\,
      CO(0) => \reg_470_reg[10]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \tmp_9_mid2_reg_1622_reg__0\(3),
      DI(2) => \tmp_9_mid2_reg_1622_reg__0\(3),
      DI(1) => \tmp_9_mid2_reg_1622_reg__0\(1),
      DI(0) => \tmp_6_mid2_reg_1617_reg__0\(0),
      O(3 downto 1) => grp_fu_466_p2(10 downto 8),
      O(0) => \NLW_reg_470_reg[10]_i_1_O_UNCONNECTED\(0),
      S(3) => \reg_470[10]_i_2_n_6\,
      S(2) => \reg_470[10]_i_3_n_6\,
      S(1) => \reg_470[10]_i_4_n_6\,
      S(0) => \reg_470[10]_i_5_n_6\
    );
\reg_470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => grp_fu_466_p2(11),
      Q => reg_470(11),
      R => '0'
    );
\reg_470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => grp_fu_466_p2(12),
      Q => reg_470(12),
      R => '0'
    );
\reg_470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => grp_fu_466_p2(13),
      Q => reg_470(13),
      R => '0'
    );
\reg_470_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_470_reg[10]_i_1_n_6\,
      CO(3 downto 2) => \NLW_reg_470_reg[13]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg_470_reg[13]_i_2_n_8\,
      CO(0) => \reg_470_reg[13]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_reg_470_reg[13]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => grp_fu_466_p2(13 downto 11),
      S(3) => '0',
      S(2 downto 0) => \tmp_9_mid2_reg_1622_reg__0\(6 downto 4)
    );
\reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => \j_mid2_reg_1596_reg_n_6_[1]\,
      Q => reg_470(1),
      R => '0'
    );
\reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => \j_mid2_reg_1596_reg_n_6_[2]\,
      Q => reg_470(2),
      R => '0'
    );
\reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => \j_mid2_reg_1596_reg_n_6_[3]\,
      Q => reg_470(3),
      R => '0'
    );
\reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => \j_mid2_reg_1596_reg_n_6_[4]\,
      Q => reg_470(4),
      R => '0'
    );
\reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => \j_mid2_reg_1596_reg_n_6_[5]\,
      Q => reg_470(5),
      R => '0'
    );
\reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => \j_mid2_reg_1596_reg_n_6_[6]\,
      Q => reg_470(6),
      R => '0'
    );
\reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => tmp_15_fu_946_p2(7),
      Q => reg_470(7),
      R => '0'
    );
\reg_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => grp_fu_466_p2(8),
      Q => reg_470(8),
      R => '0'
    );
\reg_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4700,
      D => grp_fu_466_p2(9),
      Q => reg_470(9),
      R => '0'
    );
\reg_475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(0),
      Q => reg_475(0),
      R => '0'
    );
\reg_475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(1),
      Q => reg_475(1),
      R => '0'
    );
\reg_475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(2),
      Q => reg_475(2),
      R => '0'
    );
\reg_475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(3),
      Q => reg_475(3),
      R => '0'
    );
\reg_475_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(4),
      Q => reg_475(4),
      R => '0'
    );
\reg_475_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(5),
      Q => reg_475(5),
      R => '0'
    );
\reg_475_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(6),
      Q => reg_475(6),
      R => '0'
    );
\reg_475_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_4750,
      D => superCache_q0(7),
      Q => reg_475(7),
      R => '0'
    );
sobel_filter_AXILiteS_s_axi_U: entity work.design_1_sobel_filter_0_0_sobel_filter_AXILiteS_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      Q(3) => ap_CS_fsm_state90,
      Q(2) => ap_CS_fsm_pp0_stage24,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_6_[0]\,
      SR(0) => i_reg_367,
      \ap_CS_fsm_reg[25]\ => sobel_filter_gmem1_m_axi_U_n_52,
      ap_NS_fsm1187_out => ap_NS_fsm1187_out,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => sobel_filter_AXILiteS_s_axi_U_n_10,
      ap_enable_reg_pp0_iter1_reg => sobel_filter_AXILiteS_s_axi_U_n_6,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      gmem1_BVALID => gmem1_BVALID,
      \indvar_flatten_next_reg_1591_reg[8]\ => \i_mid2_reg_1627[10]_i_3_n_6\,
      inter_pix(31 downto 0) => inter_pix(31 downto 0),
      interrupt => interrupt,
      \out\(1) => s_axi_AXILiteS_RVALID,
      \out\(0) => s_axi_AXILiteS_ARREADY,
      out_pix(29 downto 0) => out_pix(31 downto 2),
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID(2) => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_BVALID(1) => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_BVALID(0) => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
sobel_filter_gmem0_m_axi_U: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem0_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem0_arlen\(3 downto 0),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      E(0) => sobel_filter_gmem0_m_axi_U_n_9,
      I_RDATA(7 downto 0) => gmem0_RDATA(7 downto 0),
      I_RVALID => sobel_filter_gmem0_m_axi_U_n_11,
      Q(2) => ap_CS_fsm_pp0_stage9,
      Q(1) => ap_CS_fsm_pp0_stage2,
      Q(0) => ap_CS_fsm_pp0_stage1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_6,
      ap_reg_ioackin_gmem0_ARREADY => ap_reg_ioackin_gmem0_ARREADY,
      ap_reg_ioackin_gmem1_AWREADY_reg => sobel_filter_gmem0_m_axi_U_n_10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      \exitcond_flatten_reg_1587_reg[0]_0\ => sobel_filter_gmem1_m_axi_U_n_71,
      gmem0_RREADY => gmem0_RREADY,
      \gmem0_addr_1_reg_1638_reg[31]\(31 downto 0) => gmem0_addr_1_reg_1638(31 downto 0),
      \gmem0_addr_reg_1655_reg[31]\(31 downto 0) => gmem0_addr_reg_1655(31 downto 0),
      m_axi_gmem0_ARADDR(29 downto 0) => \^m_axi_gmem0_araddr\(31 downto 2),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_RLAST(32) => m_axi_gmem0_RLAST,
      m_axi_gmem0_RLAST(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => grp_getVal_fu_444_n_8,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_reg[0]_0\ => grp_getVal_fu_444_n_9
    );
sobel_filter_gmem1_m_axi_U: entity work.design_1_sobel_filter_0_0_sobel_filter_gmem1_m_axi
     port map (
      ARLEN(3 downto 0) => \^m_axi_gmem1_arlen\(3 downto 0),
      AWLEN(3 downto 0) => \^m_axi_gmem1_awlen\(3 downto 0),
      D(0) => ap_NS_fsm(4),
      E(0) => tmp_18_reg_16910,
      I_BREADY1 => I_BREADY1,
      I_BREADY4 => I_BREADY4,
      I_RDATA(7 downto 0) => gmem1_RDATA(7 downto 0),
      I_RVALID => sobel_filter_gmem0_m_axi_U_n_11,
      Q(22) => ap_CS_fsm_state90,
      Q(21) => ap_CS_fsm_pp5_stage0,
      Q(20) => ap_CS_fsm_state82,
      Q(19) => ap_CS_fsm_state76,
      Q(18) => ap_CS_fsm_pp4_stage0,
      Q(17) => ap_CS_fsm_state67,
      Q(16) => ap_CS_fsm_pp3_stage0,
      Q(15) => ap_CS_fsm_state58,
      Q(14) => ap_CS_fsm_pp2_stage0,
      Q(13) => ap_CS_fsm_state51,
      Q(12) => ap_CS_fsm_pp1_stage0,
      Q(11) => ap_CS_fsm_state44,
      Q(10) => ap_CS_fsm_pp0_stage24,
      Q(9) => ap_CS_fsm_pp0_stage16,
      Q(8) => ap_CS_fsm_pp0_stage15,
      Q(7) => ap_CS_fsm_pp0_stage14,
      Q(6) => ap_CS_fsm_pp0_stage12,
      Q(5) => ap_CS_fsm_pp0_stage11,
      Q(4) => ap_CS_fsm_pp0_stage10,
      Q(3) => ap_CS_fsm_pp0_stage9,
      Q(2) => ap_CS_fsm_pp0_stage8,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_6_[0]\,
      WEA(0) => superCache_we0,
      \ap_CS_fsm_reg[10]\ => sobel_filter_gmem1_m_axi_U_n_71,
      \ap_CS_fsm_reg[10]_0\ => sobel_filter_gmem0_m_axi_U_n_10,
      \ap_CS_fsm_reg[11]\ => superCache_U_n_18,
      \ap_CS_fsm_reg[14]\ => superCache_U_n_6,
      \ap_CS_fsm_reg[22]\ => grp_getVal_fu_444_n_24,
      \ap_CS_fsm_reg[27]\(0) => sobel_filter_gmem1_m_axi_U_n_93,
      \ap_CS_fsm_reg[31]\(0) => ap_CS_fsm_state50,
      \ap_CS_fsm_reg[36]_ap_CS_fsm_reg_r_1\ => sobel_filter_gmem1_m_axi_U_n_94,
      \ap_CS_fsm_reg[37]\ => \ap_CS_fsm_reg_n_6_[37]\,
      \ap_CS_fsm_reg[47]\ => \ap_CS_fsm_reg_n_6_[47]\,
      \ap_CS_fsm_reg[53]\ => \ap_CS_fsm_reg_n_6_[53]\,
      \ap_CS_fsm_reg[7]\ => grp_getVal_fu_444_n_23,
      \ap_CS_fsm_reg[9]\(0) => tmp_32_reg_17660,
      ap_NS_fsm(20) => ap_NS_fsm(54),
      ap_NS_fsm(19 downto 17) => ap_NS_fsm(50 downto 48),
      ap_NS_fsm(16 downto 12) => ap_NS_fsm(42 downto 38),
      ap_NS_fsm(11 downto 10) => ap_NS_fsm(33 downto 32),
      ap_NS_fsm(9) => ap_NS_fsm(28),
      ap_NS_fsm(8) => ap_NS_fsm(26),
      ap_NS_fsm(7 downto 5) => ap_NS_fsm(18 downto 16),
      ap_NS_fsm(4 downto 1) => ap_NS_fsm(13 downto 10),
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_NS_fsm1169_out => ap_NS_fsm1169_out,
      ap_block_pp3_stage0_subdone24_in => ap_block_pp3_stage0_subdone24_in,
      ap_block_pp4_stage0_subdone19_in => ap_block_pp4_stage0_subdone19_in,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => \ap_CS_fsm[26]_i_2_n_6\,
      ap_enable_reg_pp0_iter0_reg_0 => superCache_U_n_15,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => sobel_filter_gmem1_m_axi_U_n_6,
      ap_enable_reg_pp0_iter1_reg_0 => sobel_filter_gmem1_m_axi_U_n_52,
      ap_enable_reg_pp0_iter1_reg_1 => superCache_U_n_14,
      ap_enable_reg_pp0_iter1_reg_2 => ap_enable_reg_pp0_iter1_reg_n_6,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => sobel_filter_gmem1_m_axi_U_n_62,
      ap_enable_reg_pp1_iter1_reg => sobel_filter_gmem1_m_axi_U_n_15,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_n_6,
      ap_enable_reg_pp2_iter0 => ap_enable_reg_pp2_iter0,
      ap_enable_reg_pp2_iter0_reg => sobel_filter_gmem1_m_axi_U_n_63,
      ap_enable_reg_pp2_iter1_reg => sobel_filter_gmem1_m_axi_U_n_13,
      ap_enable_reg_pp2_iter1_reg_0 => ap_enable_reg_pp2_iter1_reg_n_6,
      ap_enable_reg_pp3_iter0 => ap_enable_reg_pp3_iter0,
      ap_enable_reg_pp3_iter0_reg => sobel_filter_gmem1_m_axi_U_n_53,
      ap_enable_reg_pp3_iter1_reg => sobel_filter_gmem1_m_axi_U_n_20,
      ap_enable_reg_pp3_iter1_reg_0 => ap_enable_reg_pp3_iter1_reg_n_6,
      ap_enable_reg_pp3_iter2 => ap_enable_reg_pp3_iter2,
      ap_enable_reg_pp3_iter6 => ap_enable_reg_pp3_iter6,
      ap_enable_reg_pp3_iter7_reg => sobel_filter_gmem1_m_axi_U_n_22,
      ap_enable_reg_pp3_iter7_reg_0 => ap_enable_reg_pp3_iter7_reg_n_6,
      ap_enable_reg_pp4_iter0 => ap_enable_reg_pp4_iter0,
      ap_enable_reg_pp4_iter0_reg => sobel_filter_gmem1_m_axi_U_n_50,
      ap_enable_reg_pp4_iter1_reg => sobel_filter_gmem1_m_axi_U_n_10,
      ap_enable_reg_pp4_iter1_reg_0 => ap_enable_reg_pp4_iter1_reg_n_6,
      ap_enable_reg_pp4_iter2 => ap_enable_reg_pp4_iter2,
      ap_enable_reg_pp4_iter6 => ap_enable_reg_pp4_iter6,
      ap_enable_reg_pp4_iter7_reg => sobel_filter_gmem1_m_axi_U_n_12,
      ap_enable_reg_pp4_iter7_reg_0 => ap_enable_reg_pp4_iter7_reg_n_6,
      ap_enable_reg_pp5_iter0 => ap_enable_reg_pp5_iter0,
      ap_enable_reg_pp5_iter0_reg => sobel_filter_gmem1_m_axi_U_n_57,
      ap_enable_reg_pp5_iter1_reg => sobel_filter_gmem1_m_axi_U_n_17,
      ap_enable_reg_pp5_iter1_reg_0 => ap_enable_reg_pp5_iter1_reg_n_6,
      ap_enable_reg_pp5_iter2_reg => sobel_filter_gmem1_m_axi_U_n_18,
      ap_enable_reg_pp5_iter2_reg_0 => ap_enable_reg_pp5_iter2_reg_n_6,
      ap_reg_ioackin_gmem0_ARREADY_reg(0) => sobel_filter_gmem0_m_axi_U_n_9,
      ap_reg_ioackin_gmem1_AWREADY_reg => sobel_filter_gmem1_m_axi_U_n_48,
      ap_reg_ioackin_gmem1_AWREADY_reg_0 => ap_reg_ioackin_gmem1_AWREADY_reg_n_6,
      ap_reg_ioackin_gmem1_WREADY_reg => sobel_filter_gmem1_m_axi_U_n_49,
      ap_reg_ioackin_gmem1_WREADY_reg_0 => ap_reg_ioackin_gmem1_WREADY_reg_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ce0 => superCache_ce0,
      edge_val_1_i1_reg_1813(7 downto 0) => edge_val_1_i1_reg_1813(7 downto 0),
      \edge_val_1_i1_reg_1813_reg[7]\ => sobel_filter_gmem1_m_axi_U_n_80,
      \edge_val_1_i1_reg_1813_reg[7]_0\ => sobel_filter_gmem1_m_axi_U_n_169,
      edge_val_1_i_reg_1787(7 downto 0) => edge_val_1_i_reg_1787(7 downto 0),
      edge_val_1_i_reg_17870 => edge_val_1_i_reg_17870,
      \edge_val_1_i_reg_1787_reg[7]\ => sobel_filter_gmem1_m_axi_U_n_167,
      exitcond1_fu_1532_p2 => exitcond1_fu_1532_p2,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_83,
      \exitcond1_reg_1894_pp5_iter1_reg_reg[0]_0\ => \exitcond1_reg_1894_pp5_iter1_reg_reg_n_6_[0]\,
      \exitcond1_reg_1894_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_84,
      \exitcond1_reg_1894_reg[0]_0\ => \exitcond1_reg_1894_reg_n_6_[0]\,
      exitcond2_fu_1448_p2 => exitcond2_fu_1448_p2,
      \exitcond2_reg_1838_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_76,
      \exitcond2_reg_1838_reg[0]_0\ => \exitcond2_reg_1838_reg_n_6_[0]\,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      gmem0_RREADY => gmem0_RREADY,
      \gmem0_addr_1_read_reg_1661_reg[0]\(0) => p_189_in,
      \gmem0_addr_read_reg_1671_reg[0]\(0) => p_222_in,
      gmem1_BVALID => gmem1_BVALID,
      \gmem1_addr_2_reg_1644_pp0_iter1_reg_reg[29]\(29 downto 0) => gmem1_addr_2_reg_1644_pp0_iter1_reg(29 downto 0),
      \gmem1_addr_3_reg_1632_pp0_iter1_reg_reg[29]\(29 downto 0) => gmem1_addr_3_reg_1632_pp0_iter1_reg(29 downto 0),
      \gmem1_addr_6_reg_1887_reg[0]\(0) => ap_NS_fsm1156_out,
      \gmem1_addr_6_reg_1887_reg[29]\(29 downto 0) => \gmem1_addr_6_reg_1887_reg__0\(29 downto 0),
      grp_getVal_fu_444_ap_ce => grp_getVal_fu_444_ap_ce,
      grp_getVal_fu_444_ap_start_reg => grp_getVal_fu_444_ap_start_reg,
      grp_getVal_fu_444_ap_start_reg_reg => sobel_filter_gmem1_m_axi_U_n_75,
      i1_reg_389_reg(10 downto 0) => i1_reg_389_reg(10 downto 0),
      \i1_reg_389_reg[6]_0\ => \tmp_10_reg_1818[0]_i_2_n_6\,
      i1_reg_389_reg_0_sp_1 => sobel_filter_gmem1_m_axi_U_n_85,
      i1_reg_389_reg_10_sp_1 => sobel_filter_gmem1_m_axi_U_n_61,
      i1_reg_389_reg_1_sp_1 => sobel_filter_gmem1_m_axi_U_n_59,
      i1_reg_389_reg_2_sp_1 => sobel_filter_gmem1_m_axi_U_n_86,
      i1_reg_389_reg_3_sp_1 => sobel_filter_gmem1_m_axi_U_n_87,
      i1_reg_389_reg_4_sp_1 => sobel_filter_gmem1_m_axi_U_n_88,
      i1_reg_389_reg_5_sp_1 => sobel_filter_gmem1_m_axi_U_n_89,
      i1_reg_389_reg_6_sp_1 => sobel_filter_gmem1_m_axi_U_n_90,
      i1_reg_389_reg_7_sp_1 => sobel_filter_gmem1_m_axi_U_n_91,
      i1_reg_389_reg_8_sp_1 => sobel_filter_gmem1_m_axi_U_n_92,
      i1_reg_389_reg_9_sp_1 => sobel_filter_gmem1_m_axi_U_n_60,
      i2_reg_4000 => i2_reg_4000,
      i3_reg_4110 => i3_reg_4110,
      i4_reg_4220 => i4_reg_4220,
      i5_reg_4330 => i5_reg_4330,
      \j_1_reg_1676_reg[0]\(0) => j_1_reg_16760,
      m_axi_gmem1_ARADDR(29 downto 0) => \^m_axi_gmem1_araddr\(31 downto 2),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(29 downto 0) => \^m_axi_gmem1_awaddr\(31 downto 2),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      \or_cond_mid2_reg_1613_reg[0]_0\ => grp_getVal_fu_444_ap_start_reg_i_4_n_6,
      \out_pix4_sum1_reg_1851_reg[0]\(0) => out_pix4_sum1_reg_18510,
      \out_pix4_sum1_reg_1851_reg[29]\(29 downto 0) => out_pix4_sum1_reg_1851(29 downto 0),
      \out_pix4_sum2_reg_1871_reg[0]\(0) => out_pix4_sum2_reg_18710,
      \out_pix4_sum2_reg_1871_reg[29]\(29 downto 0) => out_pix4_sum2_reg_1871(29 downto 0),
      \out_pix4_sum8_reg_1827_reg[29]\(29 downto 0) => out_pix4_sum8_reg_1827(29 downto 0),
      p_i1_fu_1395_p3 => p_i1_fu_1395_p3,
      p_i_fu_1208_p3 => p_i_fu_1208_p3,
      \reg_470_reg[0]\(0) => reg_4700,
      \reg_475_reg[0]\(0) => reg_4750,
      \tmp_10_reg_1818_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_77,
      \tmp_10_reg_1818_reg[0]_0\ => \tmp_10_reg_1818_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => grp_getVal_fu_444_n_7,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_0\ => grp_getVal_fu_444_n_8,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]_1\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_reg[0]\ => superCache_U_n_16,
      \tmp_1_mid2_reg_1603_reg[0]_0\ => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_reg[0]_1\ => superCache_U_n_7,
      tmp_20_fu_1460_p2 => tmp_20_fu_1460_p2,
      tmp_20_reg_1847 => tmp_20_reg_1847,
      tmp_20_reg_1847_pp3_iter1_reg => tmp_20_reg_1847_pp3_iter1_reg,
      \tmp_20_reg_1847_pp3_iter1_reg_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_81,
      tmp_20_reg_1847_pp3_iter6_reg => tmp_20_reg_1847_pp3_iter6_reg,
      \tmp_20_reg_1847_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_82,
      tmp_31_fu_1491_p2 => tmp_31_fu_1491_p2,
      tmp_31_reg_1867 => tmp_31_reg_1867,
      tmp_31_reg_1867_pp4_iter1_reg => tmp_31_reg_1867_pp4_iter1_reg,
      \tmp_31_reg_1867_pp4_iter1_reg_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_78,
      tmp_31_reg_1867_pp4_iter6_reg => tmp_31_reg_1867_pp4_iter6_reg,
      \tmp_31_reg_1867_reg[0]\ => sobel_filter_gmem1_m_axi_U_n_79,
      \tmp_31_reg_1867_reg[0]_0\ => ap_reg_ioackin_gmem1_AWREADY_i_4_n_6,
      \tmp_51_reg_1686_reg[7]\(0) => sobel_filter_gmem1_m_axi_U_n_46,
      tmp_cast1_reg_1562(29 downto 0) => tmp_cast1_reg_1562(29 downto 0),
      val_reg_19030 => val_reg_19030,
      \val_reg_1903_reg[7]\(7 downto 0) => val_reg_1903(7 downto 0),
      \y_weight_2_2_reg_1797_reg[10]\(0) => sobel_filter_gmem1_m_axi_U_n_95
    );
superCache_U: entity work.design_1_sobel_filter_0_0_sobel_filter_supebkb
     port map (
      CO(0) => superCache_U_n_27,
      D(7) => \tmp_58_reg_1756_reg[7]_i_1_n_10\,
      D(6) => \tmp_58_reg_1756_reg[7]_i_1_n_11\,
      D(5) => \tmp_58_reg_1756_reg[7]_i_1_n_12\,
      D(4) => \tmp_58_reg_1756_reg[7]_i_1_n_13\,
      D(3) => \tmp_58_reg_1756_reg[3]_i_1_n_10\,
      D(2) => \tmp_58_reg_1756_reg[3]_i_1_n_11\,
      D(1) => \tmp_58_reg_1756_reg[3]_i_1_n_12\,
      D(0) => \tmp_58_reg_1756_reg[3]_i_1_n_13\,
      DI(2) => \y_weight_1_2_2_reg_1761[0]_i_2_n_6\,
      DI(1) => \y_weight_1_2_2_reg_1761[0]_i_3_n_6\,
      DI(0) => \y_weight_1_2_2_reg_1761[0]_i_4_n_6\,
      E(0) => grp_getVal_fu_444_ap_start_reg15105_out,
      O(3) => superCache_U_n_19,
      O(2) => superCache_U_n_20,
      O(1) => superCache_U_n_21,
      O(0) => superCache_U_n_22,
      Q(24) => ap_CS_fsm_pp0_stage24,
      Q(23) => ap_CS_fsm_pp0_stage23,
      Q(22) => ap_CS_fsm_pp0_stage22,
      Q(21) => ap_CS_fsm_pp0_stage21,
      Q(20) => ap_CS_fsm_pp0_stage20,
      Q(19) => ap_CS_fsm_pp0_stage19,
      Q(18) => ap_CS_fsm_pp0_stage18,
      Q(17) => ap_CS_fsm_pp0_stage17,
      Q(16) => ap_CS_fsm_pp0_stage16,
      Q(15) => ap_CS_fsm_pp0_stage15,
      Q(14) => ap_CS_fsm_pp0_stage14,
      Q(13) => ap_CS_fsm_pp0_stage13,
      Q(12) => ap_CS_fsm_pp0_stage12,
      Q(11) => ap_CS_fsm_pp0_stage11,
      Q(10) => ap_CS_fsm_pp0_stage10,
      Q(9) => ap_CS_fsm_pp0_stage9,
      Q(8) => ap_CS_fsm_pp0_stage8,
      Q(7) => ap_CS_fsm_pp0_stage7,
      Q(6) => ap_CS_fsm_pp0_stage6,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => \y_weight_1_2_2_reg_1761[10]_i_18_n_6\,
      WEA(0) => superCache_we0,
      addr0(12 downto 0) => superCache_address0(12 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_6,
      ce0 => superCache_ce0,
      \exitcond_flatten_reg_1587_reg[0]\ => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      \gmem0_addr_1_read_reg_1661_reg[7]\(7 downto 0) => gmem0_addr_1_read_reg_1661(7 downto 0),
      \gmem0_addr_read_reg_1671_reg[7]\(7 downto 0) => gmem0_addr_read_reg_1671(7 downto 0),
      \or_cond_mid2_reg_1613_pp0_iter1_reg_reg[0]\ => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      \or_cond_mid2_reg_1613_reg[0]\ => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      q0(7 downto 0) => superCache_q0(7 downto 0),
      ram_reg_0 => superCache_U_n_6,
      ram_reg_0_0 => superCache_U_n_14,
      ram_reg_0_1 => superCache_U_n_16,
      ram_reg_0_2 => superCache_U_n_17,
      ram_reg_0_3 => superCache_U_n_18,
      \reg_475_reg[0]\ => superCache_U_n_15,
      \tmp13_reg_1751_reg[1]\(1 downto 0) => tmp13_reg_1751(1 downto 0),
      \tmp13_reg_1751_reg[2]\(1) => \y_weight_1_2_2_reg_1761[0]_i_6_n_6\,
      \tmp13_reg_1751_reg[2]\(0) => \y_weight_1_2_2_reg_1761[0]_i_7_n_6\,
      \tmp13_reg_1751_reg[6]\(3) => \y_weight_1_2_2_reg_1761[4]_i_2_n_6\,
      \tmp13_reg_1751_reg[6]\(2) => \y_weight_1_2_2_reg_1761[4]_i_3_n_6\,
      \tmp13_reg_1751_reg[6]\(1) => \y_weight_1_2_2_reg_1761[4]_i_4_n_6\,
      \tmp13_reg_1751_reg[6]\(0) => \y_weight_1_2_2_reg_1761[4]_i_5_n_6\,
      \tmp13_reg_1751_reg[6]_0\(3) => \y_weight_1_2_2_reg_1761[4]_i_6_n_6\,
      \tmp13_reg_1751_reg[6]_0\(2) => \y_weight_1_2_2_reg_1761[4]_i_7_n_6\,
      \tmp13_reg_1751_reg[6]_0\(1) => \y_weight_1_2_2_reg_1761[4]_i_8_n_6\,
      \tmp13_reg_1751_reg[6]_0\(0) => \y_weight_1_2_2_reg_1761[4]_i_9_n_6\,
      \tmp13_reg_1751_reg[8]\(2) => \y_weight_1_2_2_reg_1761[10]_i_5_n_6\,
      \tmp13_reg_1751_reg[8]\(1) => \y_weight_1_2_2_reg_1761[10]_i_6_n_6\,
      \tmp13_reg_1751_reg[8]\(0) => \y_weight_1_2_2_reg_1761[10]_i_7_n_6\,
      \tmp8_reg_1782_reg[1]\(1 downto 0) => tmp8_reg_1782(1 downto 0),
      \tmp8_reg_1782_reg[2]\(2) => \y_weight_2_2_reg_1797[0]_i_2_n_6\,
      \tmp8_reg_1782_reg[2]\(1) => \y_weight_2_2_reg_1797[0]_i_3_n_6\,
      \tmp8_reg_1782_reg[2]\(0) => \y_weight_2_2_reg_1797[0]_i_4_n_6\,
      \tmp8_reg_1782_reg[2]_0\(1) => \y_weight_2_2_reg_1797[0]_i_6_n_6\,
      \tmp8_reg_1782_reg[2]_0\(0) => \y_weight_2_2_reg_1797[0]_i_7_n_6\,
      \tmp8_reg_1782_reg[6]\(3) => \y_weight_2_2_reg_1797[4]_i_2_n_6\,
      \tmp8_reg_1782_reg[6]\(2) => \y_weight_2_2_reg_1797[4]_i_3_n_6\,
      \tmp8_reg_1782_reg[6]\(1) => \y_weight_2_2_reg_1797[4]_i_4_n_6\,
      \tmp8_reg_1782_reg[6]\(0) => \y_weight_2_2_reg_1797[4]_i_5_n_6\,
      \tmp8_reg_1782_reg[6]_0\(3) => \y_weight_2_2_reg_1797[4]_i_6_n_6\,
      \tmp8_reg_1782_reg[6]_0\(2) => \y_weight_2_2_reg_1797[4]_i_7_n_6\,
      \tmp8_reg_1782_reg[6]_0\(1) => \y_weight_2_2_reg_1797[4]_i_8_n_6\,
      \tmp8_reg_1782_reg[6]_0\(0) => \y_weight_2_2_reg_1797[4]_i_9_n_6\,
      \tmp8_reg_1782_reg[8]\(2) => \y_weight_2_2_reg_1797[10]_i_5_n_6\,
      \tmp8_reg_1782_reg[8]\(1) => \y_weight_2_2_reg_1797[10]_i_6_n_6\,
      \tmp8_reg_1782_reg[8]\(0) => \y_weight_2_2_reg_1797[10]_i_7_n_6\,
      \tmp_18_reg_1691_reg[0]\ => superCache_U_n_7,
      \tmp_18_reg_1691_reg[7]\(7 downto 0) => tmp_18_reg_1691(7 downto 0),
      \tmp_18_reg_1691_reg[7]_0\(0) => \y_weight_2_2_reg_1797[10]_i_18_n_6\,
      \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\ => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      \tmp_1_mid2_reg_1603_reg[0]\ => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      \tmp_23_reg_1721_reg[0]\(0) => tmp_23_reg_17210,
      \tmp_23_reg_1721_reg[7]\(2) => \tmp_22_reg_1802_reg[0]_i_5_n_11\,
      \tmp_23_reg_1721_reg[7]\(1) => \tmp_22_reg_1802_reg[0]_i_5_n_12\,
      \tmp_23_reg_1721_reg[7]\(0) => \tmp_22_reg_1802_reg[0]_i_5_n_13\,
      \tmp_24_reg_1731_reg[0]\(0) => grp_getVal_fu_444_ap_start_reg14,
      \tmp_24_reg_1731_reg[1]\(1 downto 0) => tmp_24_reg_1731(1 downto 0),
      \tmp_24_reg_1731_reg[6]\(7) => \tmp_36_reg_1792_reg[7]_i_1_n_10\,
      \tmp_24_reg_1731_reg[6]\(6) => \tmp_36_reg_1792_reg[7]_i_1_n_11\,
      \tmp_24_reg_1731_reg[6]\(5) => \tmp_36_reg_1792_reg[7]_i_1_n_12\,
      \tmp_24_reg_1731_reg[6]\(4) => \tmp_36_reg_1792_reg[7]_i_1_n_13\,
      \tmp_24_reg_1731_reg[6]\(3) => \tmp_36_reg_1792_reg[3]_i_1_n_10\,
      \tmp_24_reg_1731_reg[6]\(2) => \tmp_36_reg_1792_reg[3]_i_1_n_11\,
      \tmp_24_reg_1731_reg[6]\(1) => \tmp_36_reg_1792_reg[3]_i_1_n_12\,
      \tmp_24_reg_1731_reg[6]\(0) => \tmp_36_reg_1792_reg[3]_i_1_n_13\,
      \tmp_24_reg_1731_reg[7]\(1) => \y_weight_2_2_reg_1797[10]_i_3_n_6\,
      \tmp_24_reg_1731_reg[7]\(0) => \y_weight_2_2_reg_1797[10]_i_4_n_6\,
      \tmp_27_reg_1741_reg[7]\(7 downto 0) => tmp_27_reg_1741(7 downto 0),
      \tmp_51_reg_1686_reg[7]\(7 downto 0) => tmp_51_reg_1686(7 downto 0),
      \tmp_52_reg_1696_reg[0]\(0) => tmp_52_reg_16960,
      \tmp_53_reg_1706_reg[0]\(0) => tmp_53_reg_17060,
      \tmp_54_reg_1716_reg[7]\(2) => \tmp_32_reg_1766_reg[0]_i_5_n_11\,
      \tmp_54_reg_1716_reg[7]\(1) => \tmp_32_reg_1766_reg[0]_i_5_n_12\,
      \tmp_54_reg_1716_reg[7]\(0) => \tmp_32_reg_1766_reg[0]_i_5_n_13\,
      \tmp_55_reg_1726_reg[1]\(1 downto 0) => tmp_55_reg_1726(1 downto 0),
      \tmp_55_reg_1726_reg[7]\(1) => \y_weight_1_2_2_reg_1761[10]_i_3_n_6\,
      \tmp_55_reg_1726_reg[7]\(0) => \y_weight_1_2_2_reg_1761[10]_i_4_n_6\,
      \tmp_56_reg_1736_reg[0]\(0) => grp_getVal_fu_444_ap_start_reg15,
      \tmp_56_reg_1736_reg[7]\(7 downto 0) => tmp_56_reg_1736(7 downto 0),
      x_weight_1_2_2_fu_1088_p2(10 downto 0) => x_weight_1_2_2_fu_1088_p2(10 downto 0),
      x_weight_2_2_fu_1310_p2(10 downto 0) => x_weight_2_2_fu_1310_p2(10 downto 0),
      y_weight_1_2_2_fu_1094_p2(10 downto 0) => y_weight_1_2_2_fu_1094_p2(10 downto 0),
      \y_weight_1_2_2_reg_1761_reg[10]\(3) => superCache_U_n_23,
      \y_weight_1_2_2_reg_1761_reg[10]\(2) => superCache_U_n_24,
      \y_weight_1_2_2_reg_1761_reg[10]\(1) => superCache_U_n_25,
      \y_weight_1_2_2_reg_1761_reg[10]\(0) => superCache_U_n_26,
      \y_weight_1_2_2_reg_1761_reg[10]_0\(0) => superCache_U_n_28,
      y_weight_2_2_fu_1316_p2(10 downto 0) => y_weight_2_2_fu_1316_p2(10 downto 0),
      \y_weight_2_2_reg_1797_reg[10]\(3) => superCache_U_n_63,
      \y_weight_2_2_reg_1797_reg[10]\(2) => superCache_U_n_64,
      \y_weight_2_2_reg_1797_reg[10]\(1) => superCache_U_n_65,
      \y_weight_2_2_reg_1797_reg[10]\(0) => superCache_U_n_66,
      \y_weight_2_2_reg_1797_reg[10]_0\(0) => superCache_U_n_67,
      \y_weight_2_2_reg_1797_reg[10]_1\(0) => superCache_U_n_68,
      \y_weight_2_2_reg_1797_reg[7]\(3) => superCache_U_n_59,
      \y_weight_2_2_reg_1797_reg[7]\(2) => superCache_U_n_60,
      \y_weight_2_2_reg_1797_reg[7]\(1) => superCache_U_n_61,
      \y_weight_2_2_reg_1797_reg[7]\(0) => superCache_U_n_62
    );
\tmp13_reg_1751[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(3),
      I1 => reg_475(3),
      O => \tmp13_reg_1751[3]_i_2_n_6\
    );
\tmp13_reg_1751[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(2),
      I1 => reg_475(2),
      O => \tmp13_reg_1751[3]_i_3_n_6\
    );
\tmp13_reg_1751[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(1),
      I1 => reg_475(1),
      O => \tmp13_reg_1751[3]_i_4_n_6\
    );
\tmp13_reg_1751[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(0),
      I1 => reg_475(0),
      O => \tmp13_reg_1751[3]_i_5_n_6\
    );
\tmp13_reg_1751[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(7),
      I1 => reg_475(7),
      O => \tmp13_reg_1751[7]_i_2_n_6\
    );
\tmp13_reg_1751[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(6),
      I1 => reg_475(6),
      O => \tmp13_reg_1751[7]_i_3_n_6\
    );
\tmp13_reg_1751[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(5),
      I1 => reg_475(5),
      O => \tmp13_reg_1751[7]_i_4_n_6\
    );
\tmp13_reg_1751[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_52_reg_1696(4),
      I1 => reg_475(4),
      O => \tmp13_reg_1751[7]_i_5_n_6\
    );
\tmp13_reg_1751[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      O => tmp13_reg_17510
    );
\tmp13_reg_1751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(0),
      Q => tmp13_reg_1751(0),
      R => '0'
    );
\tmp13_reg_1751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(1),
      Q => tmp13_reg_1751(1),
      R => '0'
    );
\tmp13_reg_1751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(2),
      Q => tmp13_reg_1751(2),
      R => '0'
    );
\tmp13_reg_1751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(3),
      Q => tmp13_reg_1751(3),
      R => '0'
    );
\tmp13_reg_1751_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp13_reg_1751_reg[3]_i_1_n_6\,
      CO(2) => \tmp13_reg_1751_reg[3]_i_1_n_7\,
      CO(1) => \tmp13_reg_1751_reg[3]_i_1_n_8\,
      CO(0) => \tmp13_reg_1751_reg[3]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_52_reg_1696(3 downto 0),
      O(3 downto 0) => tmp13_fu_1002_p2(3 downto 0),
      S(3) => \tmp13_reg_1751[3]_i_2_n_6\,
      S(2) => \tmp13_reg_1751[3]_i_3_n_6\,
      S(1) => \tmp13_reg_1751[3]_i_4_n_6\,
      S(0) => \tmp13_reg_1751[3]_i_5_n_6\
    );
\tmp13_reg_1751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(4),
      Q => tmp13_reg_1751(4),
      R => '0'
    );
\tmp13_reg_1751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(5),
      Q => tmp13_reg_1751(5),
      R => '0'
    );
\tmp13_reg_1751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(6),
      Q => tmp13_reg_1751(6),
      R => '0'
    );
\tmp13_reg_1751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(7),
      Q => tmp13_reg_1751(7),
      R => '0'
    );
\tmp13_reg_1751_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_1751_reg[3]_i_1_n_6\,
      CO(3) => \tmp13_reg_1751_reg[7]_i_1_n_6\,
      CO(2) => \tmp13_reg_1751_reg[7]_i_1_n_7\,
      CO(1) => \tmp13_reg_1751_reg[7]_i_1_n_8\,
      CO(0) => \tmp13_reg_1751_reg[7]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_52_reg_1696(7 downto 4),
      O(3 downto 0) => tmp13_fu_1002_p2(7 downto 4),
      S(3) => \tmp13_reg_1751[7]_i_2_n_6\,
      S(2) => \tmp13_reg_1751[7]_i_3_n_6\,
      S(1) => \tmp13_reg_1751[7]_i_4_n_6\,
      S(0) => \tmp13_reg_1751[7]_i_5_n_6\
    );
\tmp13_reg_1751_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => tmp13_fu_1002_p2(8),
      Q => tmp13_reg_1751(8),
      R => '0'
    );
\tmp13_reg_1751_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_1751_reg[7]_i_1_n_6\,
      CO(3 downto 1) => \NLW_tmp13_reg_1751_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp13_fu_1002_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp13_reg_1751_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp8_reg_1782[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(3),
      I1 => tmp_17_reg_1681(3),
      O => \tmp8_reg_1782[3]_i_2_n_6\
    );
\tmp8_reg_1782[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(2),
      I1 => tmp_17_reg_1681(2),
      O => \tmp8_reg_1782[3]_i_3_n_6\
    );
\tmp8_reg_1782[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(1),
      I1 => tmp_17_reg_1681(1),
      O => \tmp8_reg_1782[3]_i_4_n_6\
    );
\tmp8_reg_1782[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(0),
      I1 => tmp_17_reg_1681(0),
      O => \tmp8_reg_1782[3]_i_5_n_6\
    );
\tmp8_reg_1782[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(7),
      I1 => tmp_17_reg_1681(7),
      O => \tmp8_reg_1782[7]_i_2_n_6\
    );
\tmp8_reg_1782[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(6),
      I1 => tmp_17_reg_1681(6),
      O => \tmp8_reg_1782[7]_i_3_n_6\
    );
\tmp8_reg_1782[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(5),
      I1 => tmp_17_reg_1681(5),
      O => \tmp8_reg_1782[7]_i_4_n_6\
    );
\tmp8_reg_1782[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_19_reg_1701(4),
      I1 => tmp_17_reg_1681(4),
      O => \tmp8_reg_1782[7]_i_5_n_6\
    );
\tmp8_reg_1782[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      O => tmp8_reg_17820
    );
\tmp8_reg_1782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(0),
      Q => tmp8_reg_1782(0),
      R => '0'
    );
\tmp8_reg_1782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(1),
      Q => tmp8_reg_1782(1),
      R => '0'
    );
\tmp8_reg_1782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(2),
      Q => tmp8_reg_1782(2),
      R => '0'
    );
\tmp8_reg_1782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(3),
      Q => tmp8_reg_1782(3),
      R => '0'
    );
\tmp8_reg_1782_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_1782_reg[3]_i_1_n_6\,
      CO(2) => \tmp8_reg_1782_reg[3]_i_1_n_7\,
      CO(1) => \tmp8_reg_1782_reg[3]_i_1_n_8\,
      CO(0) => \tmp8_reg_1782_reg[3]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_19_reg_1701(3 downto 0),
      O(3 downto 0) => tmp8_fu_1143_p2(3 downto 0),
      S(3) => \tmp8_reg_1782[3]_i_2_n_6\,
      S(2) => \tmp8_reg_1782[3]_i_3_n_6\,
      S(1) => \tmp8_reg_1782[3]_i_4_n_6\,
      S(0) => \tmp8_reg_1782[3]_i_5_n_6\
    );
\tmp8_reg_1782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(4),
      Q => tmp8_reg_1782(4),
      R => '0'
    );
\tmp8_reg_1782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(5),
      Q => tmp8_reg_1782(5),
      R => '0'
    );
\tmp8_reg_1782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(6),
      Q => tmp8_reg_1782(6),
      R => '0'
    );
\tmp8_reg_1782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(7),
      Q => tmp8_reg_1782(7),
      R => '0'
    );
\tmp8_reg_1782_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1782_reg[3]_i_1_n_6\,
      CO(3) => \tmp8_reg_1782_reg[7]_i_1_n_6\,
      CO(2) => \tmp8_reg_1782_reg[7]_i_1_n_7\,
      CO(1) => \tmp8_reg_1782_reg[7]_i_1_n_8\,
      CO(0) => \tmp8_reg_1782_reg[7]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_19_reg_1701(7 downto 4),
      O(3 downto 0) => tmp8_fu_1143_p2(7 downto 4),
      S(3) => \tmp8_reg_1782[7]_i_2_n_6\,
      S(2) => \tmp8_reg_1782[7]_i_3_n_6\,
      S(1) => \tmp8_reg_1782[7]_i_4_n_6\,
      S(0) => \tmp8_reg_1782[7]_i_5_n_6\
    );
\tmp8_reg_1782_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => tmp8_fu_1143_p2(8),
      Q => tmp8_reg_1782(8),
      R => '0'
    );
\tmp8_reg_1782_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1782_reg[7]_i_1_n_6\,
      CO(3 downto 1) => \NLW_tmp8_reg_1782_reg[8]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => tmp8_fu_1143_p2(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp8_reg_1782_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\tmp_10_reg_1818[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_10_reg_1818[0]_i_3_n_6\,
      I1 => \tmp_10_reg_1818[0]_i_4_n_6\,
      I2 => i1_reg_389_reg(6),
      I3 => i1_reg_389_reg(2),
      I4 => i1_reg_389_reg(3),
      I5 => i1_reg_389_reg(0),
      O => \tmp_10_reg_1818[0]_i_2_n_6\
    );
\tmp_10_reg_1818[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => i1_reg_389_reg(9),
      I1 => i1_reg_389_reg(8),
      I2 => i1_reg_389_reg(7),
      O => \tmp_10_reg_1818[0]_i_3_n_6\
    );
\tmp_10_reg_1818[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => i1_reg_389_reg(10),
      I1 => i1_reg_389_reg(4),
      I2 => i1_reg_389_reg(5),
      I3 => i1_reg_389_reg(1),
      O => \tmp_10_reg_1818[0]_i_4_n_6\
    );
\tmp_10_reg_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_77,
      Q => \tmp_10_reg_1818_reg_n_6_[0]\,
      R => '0'
    );
\tmp_13_cast_reg_1650[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(10),
      I1 => \j_mid2_reg_1596_reg_n_6_[10]\,
      O => \tmp_13_cast_reg_1650[10]_i_2_n_6\
    );
\tmp_13_cast_reg_1650[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(9),
      I1 => \j_mid2_reg_1596_reg_n_6_[9]\,
      O => \tmp_13_cast_reg_1650[10]_i_3_n_6\
    );
\tmp_13_cast_reg_1650[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(8),
      I1 => \j_mid2_reg_1596_reg_n_6_[8]\,
      O => \tmp_13_cast_reg_1650[10]_i_4_n_6\
    );
\tmp_13_cast_reg_1650[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(7),
      I1 => \j_mid2_reg_1596_reg_n_6_[7]\,
      O => \tmp_13_cast_reg_1650[10]_i_5_n_6\
    );
\tmp_13_cast_reg_1650[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_2_mid2_reg_1607(7),
      I1 => \j_mid2_reg_1596_reg_n_6_[7]\,
      O => tmp_13_cast_fu_919_p1(7)
    );
\tmp_13_cast_reg_1650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => \j_mid2_reg_1596_reg_n_6_[0]\,
      Q => \tmp_13_cast_reg_1650_reg__0\(0),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => tmp_13_cast_fu_919_p1(10),
      Q => \tmp_13_cast_reg_1650_reg__0\(10),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_13_cast_reg_1650_reg[10]_i_1_n_6\,
      CO(2) => \tmp_13_cast_reg_1650_reg[10]_i_1_n_7\,
      CO(1) => \tmp_13_cast_reg_1650_reg[10]_i_1_n_8\,
      CO(0) => \tmp_13_cast_reg_1650_reg[10]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_2_mid2_reg_1607(10 downto 7),
      O(3 downto 1) => tmp_13_cast_fu_919_p1(10 downto 8),
      O(0) => \NLW_tmp_13_cast_reg_1650_reg[10]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_13_cast_reg_1650[10]_i_2_n_6\,
      S(2) => \tmp_13_cast_reg_1650[10]_i_3_n_6\,
      S(1) => \tmp_13_cast_reg_1650[10]_i_4_n_6\,
      S(0) => \tmp_13_cast_reg_1650[10]_i_5_n_6\
    );
\tmp_13_cast_reg_1650_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => tmp_13_cast_fu_919_p1(11),
      Q => \tmp_13_cast_reg_1650_reg__0\(11),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => tmp_13_cast_fu_919_p1(12),
      Q => \tmp_13_cast_reg_1650_reg__0\(12),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_13_cast_reg_1650_reg[10]_i_1_n_6\,
      CO(3) => \tmp_13_cast_reg_1650_reg[12]_i_1_n_6\,
      CO(2) => \tmp_13_cast_reg_1650_reg[12]_i_1_n_7\,
      CO(1) => \tmp_13_cast_reg_1650_reg[12]_i_1_n_8\,
      CO(0) => \tmp_13_cast_reg_1650_reg[12]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \tmp_13_cast_fu_919_p1__0\(14 downto 13),
      O(1 downto 0) => tmp_13_cast_fu_919_p1(12 downto 11),
      S(3 downto 0) => tmp_2_mid2_reg_1607(14 downto 11)
    );
\tmp_13_cast_reg_1650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => \j_mid2_reg_1596_reg_n_6_[1]\,
      Q => \tmp_13_cast_reg_1650_reg__0\(1),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => \j_mid2_reg_1596_reg_n_6_[2]\,
      Q => \tmp_13_cast_reg_1650_reg__0\(2),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => \j_mid2_reg_1596_reg_n_6_[3]\,
      Q => \tmp_13_cast_reg_1650_reg__0\(3),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => \j_mid2_reg_1596_reg_n_6_[4]\,
      Q => \tmp_13_cast_reg_1650_reg__0\(4),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => \j_mid2_reg_1596_reg_n_6_[5]\,
      Q => \tmp_13_cast_reg_1650_reg__0\(5),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => \j_mid2_reg_1596_reg_n_6_[6]\,
      Q => \tmp_13_cast_reg_1650_reg__0\(6),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => tmp_13_cast_fu_919_p1(7),
      Q => \tmp_13_cast_reg_1650_reg__0\(7),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => tmp_13_cast_fu_919_p1(8),
      Q => \tmp_13_cast_reg_1650_reg__0\(8),
      R => '0'
    );
\tmp_13_cast_reg_1650_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem0_addr_reg_16550,
      D => tmp_13_cast_fu_919_p1(9),
      Q => \tmp_13_cast_reg_1650_reg__0\(9),
      R => '0'
    );
\tmp_15_reg_1666[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_6_mid2_reg_1617_reg__0\(3),
      I1 => \j_mid2_reg_1596_reg_n_6_[10]\,
      O => \tmp_15_reg_1666[10]_i_2_n_6\
    );
\tmp_15_reg_1666[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_6_mid2_reg_1617_reg__0\(3),
      I1 => \j_mid2_reg_1596_reg_n_6_[9]\,
      O => \tmp_15_reg_1666[10]_i_3_n_6\
    );
\tmp_15_reg_1666[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_6_mid2_reg_1617_reg__0\(1),
      I1 => \j_mid2_reg_1596_reg_n_6_[8]\,
      O => \tmp_15_reg_1666[10]_i_4_n_6\
    );
\tmp_15_reg_1666[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_6_mid2_reg_1617_reg__0\(0),
      I1 => \j_mid2_reg_1596_reg_n_6_[7]\,
      O => \tmp_15_reg_1666[10]_i_5_n_6\
    );
\tmp_15_reg_1666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => \j_mid2_reg_1596_reg_n_6_[0]\,
      Q => tmp_15_reg_1666(0),
      R => '0'
    );
\tmp_15_reg_1666_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => tmp_15_fu_946_p2(10),
      Q => tmp_15_reg_1666(10),
      R => '0'
    );
\tmp_15_reg_1666_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_15_reg_1666_reg[10]_i_1_n_6\,
      CO(2) => \tmp_15_reg_1666_reg[10]_i_1_n_7\,
      CO(1) => \tmp_15_reg_1666_reg[10]_i_1_n_8\,
      CO(0) => \tmp_15_reg_1666_reg[10]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \tmp_6_mid2_reg_1617_reg__0\(3),
      DI(2) => \tmp_6_mid2_reg_1617_reg__0\(3),
      DI(1 downto 0) => \tmp_6_mid2_reg_1617_reg__0\(1 downto 0),
      O(3 downto 1) => tmp_15_fu_946_p2(10 downto 8),
      O(0) => \NLW_tmp_15_reg_1666_reg[10]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_15_reg_1666[10]_i_2_n_6\,
      S(2) => \tmp_15_reg_1666[10]_i_3_n_6\,
      S(1) => \tmp_15_reg_1666[10]_i_4_n_6\,
      S(0) => \tmp_15_reg_1666[10]_i_5_n_6\
    );
\tmp_15_reg_1666_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => tmp_15_fu_946_p2(11),
      Q => tmp_15_reg_1666(11),
      R => '0'
    );
\tmp_15_reg_1666_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => tmp_15_fu_946_p2(12),
      Q => tmp_15_reg_1666(12),
      R => '0'
    );
\tmp_15_reg_1666_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_15_reg_1666_reg[10]_i_1_n_6\,
      CO(3 downto 1) => \NLW_tmp_15_reg_1666_reg[12]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_15_reg_1666_reg[12]_i_2_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_15_reg_1666_reg[12]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => tmp_15_fu_946_p2(12 downto 11),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \tmp_6_mid2_reg_1617_reg__0\(5 downto 4)
    );
\tmp_15_reg_1666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => \j_mid2_reg_1596_reg_n_6_[1]\,
      Q => tmp_15_reg_1666(1),
      R => '0'
    );
\tmp_15_reg_1666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => \j_mid2_reg_1596_reg_n_6_[2]\,
      Q => tmp_15_reg_1666(2),
      R => '0'
    );
\tmp_15_reg_1666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => \j_mid2_reg_1596_reg_n_6_[3]\,
      Q => tmp_15_reg_1666(3),
      R => '0'
    );
\tmp_15_reg_1666_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => \j_mid2_reg_1596_reg_n_6_[4]\,
      Q => tmp_15_reg_1666(4),
      R => '0'
    );
\tmp_15_reg_1666_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => \j_mid2_reg_1596_reg_n_6_[5]\,
      Q => tmp_15_reg_1666(5),
      R => '0'
    );
\tmp_15_reg_1666_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => \j_mid2_reg_1596_reg_n_6_[6]\,
      Q => tmp_15_reg_1666(6),
      R => '0'
    );
\tmp_15_reg_1666_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => tmp_15_fu_946_p2(7),
      Q => tmp_15_reg_1666(7),
      R => '0'
    );
\tmp_15_reg_1666_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => tmp_15_fu_946_p2(8),
      Q => tmp_15_reg_1666(8),
      R => '0'
    );
\tmp_15_reg_1666_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_189_in,
      D => tmp_15_fu_946_p2(9),
      Q => tmp_15_reg_1666(9),
      R => '0'
    );
\tmp_17_reg_1681[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I2 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      O => tmp_17_reg_16810
    );
\tmp_17_reg_1681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(0),
      Q => tmp_17_reg_1681(0),
      R => '0'
    );
\tmp_17_reg_1681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(1),
      Q => tmp_17_reg_1681(1),
      R => '0'
    );
\tmp_17_reg_1681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(2),
      Q => tmp_17_reg_1681(2),
      R => '0'
    );
\tmp_17_reg_1681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(3),
      Q => tmp_17_reg_1681(3),
      R => '0'
    );
\tmp_17_reg_1681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(4),
      Q => tmp_17_reg_1681(4),
      R => '0'
    );
\tmp_17_reg_1681_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(5),
      Q => tmp_17_reg_1681(5),
      R => '0'
    );
\tmp_17_reg_1681_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(6),
      Q => tmp_17_reg_1681(6),
      R => '0'
    );
\tmp_17_reg_1681_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_17_reg_16810,
      D => superCache_q0(7),
      Q => tmp_17_reg_1681(7),
      R => '0'
    );
\tmp_18_reg_1691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(0),
      Q => tmp_18_reg_1691(0),
      R => '0'
    );
\tmp_18_reg_1691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(1),
      Q => tmp_18_reg_1691(1),
      R => '0'
    );
\tmp_18_reg_1691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(2),
      Q => tmp_18_reg_1691(2),
      R => '0'
    );
\tmp_18_reg_1691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(3),
      Q => tmp_18_reg_1691(3),
      R => '0'
    );
\tmp_18_reg_1691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(4),
      Q => tmp_18_reg_1691(4),
      R => '0'
    );
\tmp_18_reg_1691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(5),
      Q => tmp_18_reg_1691(5),
      R => '0'
    );
\tmp_18_reg_1691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(6),
      Q => tmp_18_reg_1691(6),
      R => '0'
    );
\tmp_18_reg_1691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_18_reg_16910,
      D => superCache_q0(7),
      Q => tmp_18_reg_1691(7),
      R => '0'
    );
\tmp_19_reg_1701[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I2 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      O => tmp_19_reg_17010
    );
\tmp_19_reg_1701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(0),
      Q => tmp_19_reg_1701(0),
      R => '0'
    );
\tmp_19_reg_1701_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(1),
      Q => tmp_19_reg_1701(1),
      R => '0'
    );
\tmp_19_reg_1701_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(2),
      Q => tmp_19_reg_1701(2),
      R => '0'
    );
\tmp_19_reg_1701_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(3),
      Q => tmp_19_reg_1701(3),
      R => '0'
    );
\tmp_19_reg_1701_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(4),
      Q => tmp_19_reg_1701(4),
      R => '0'
    );
\tmp_19_reg_1701_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(5),
      Q => tmp_19_reg_1701(5),
      R => '0'
    );
\tmp_19_reg_1701_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(6),
      Q => tmp_19_reg_1701(6),
      R => '0'
    );
\tmp_19_reg_1701_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_19_reg_17010,
      D => superCache_q0(7),
      Q => tmp_19_reg_1701(7),
      R => '0'
    );
\tmp_1_mid2_reg_1603[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613[0]_i_6_n_6\,
      I1 => \or_cond_mid2_reg_1613[0]_i_5_n_6\,
      I2 => \or_cond_mid2_reg_1613[0]_i_4_n_6\,
      I3 => tmp_s_fu_647_p2,
      I4 => \tmp_1_mid2_reg_1603[0]_i_2_n_6\,
      O => tmp_1_mid2_fu_677_p3
    );
\tmp_1_mid2_reg_1603[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613[0]_i_10_n_6\,
      I1 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I2 => \tmp_1_mid2_reg_1603[0]_i_3_n_6\,
      I3 => \i_mid2_reg_1627[3]_i_3_n_6\,
      I4 => \or_cond_mid2_reg_1613[0]_i_8_n_6\,
      I5 => \i_mid2_reg_1627[10]_i_4_n_6\,
      O => \tmp_1_mid2_reg_1603[0]_i_2_n_6\
    );
\tmp_1_mid2_reg_1603[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00035503"
    )
        port map (
      I0 => i_mid2_reg_1627(4),
      I1 => \i_reg_367_reg_n_6_[4]\,
      I2 => \i_reg_367_reg_n_6_[2]\,
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => i_mid2_reg_1627(2),
      O => \tmp_1_mid2_reg_1603[0]_i_3_n_6\
    );
\tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      O => \tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1_n_6\
    );
\tmp_1_mid2_reg_1603_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_1_mid2_reg_1603_pp0_iter1_reg[0]_i_1_n_6\,
      Q => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      R => '0'
    );
\tmp_1_mid2_reg_1603_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_1_mid2_fu_677_p3,
      Q => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      R => '0'
    );
\tmp_20_reg_1847_pp3_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_81,
      Q => tmp_20_reg_1847_pp3_iter1_reg,
      R => '0'
    );
\tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp3_stage0_subdone24_in,
      CLK => ap_clk,
      D => tmp_20_reg_1847_pp3_iter1_reg,
      Q => \tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4_n_6\
    );
\tmp_20_reg_1847_pp3_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp3_stage0_subdone24_in,
      D => \tmp_20_reg_1847_pp3_iter5_reg_reg[0]_srl4_n_6\,
      Q => tmp_20_reg_1847_pp3_iter6_reg,
      R => '0'
    );
\tmp_20_reg_1847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_82,
      Q => tmp_20_reg_1847,
      R => '0'
    );
\tmp_21_reg_1711[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage22,
      I1 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I2 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      O => tmp_21_reg_17110
    );
\tmp_21_reg_1711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(0),
      Q => tmp_21_reg_1711(0),
      R => '0'
    );
\tmp_21_reg_1711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(1),
      Q => tmp_21_reg_1711(1),
      R => '0'
    );
\tmp_21_reg_1711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(2),
      Q => tmp_21_reg_1711(2),
      R => '0'
    );
\tmp_21_reg_1711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(3),
      Q => tmp_21_reg_1711(3),
      R => '0'
    );
\tmp_21_reg_1711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(4),
      Q => tmp_21_reg_1711(4),
      R => '0'
    );
\tmp_21_reg_1711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(5),
      Q => tmp_21_reg_1711(5),
      R => '0'
    );
\tmp_21_reg_1711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(6),
      Q => tmp_21_reg_1711(6),
      R => '0'
    );
\tmp_21_reg_1711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_21_reg_17110,
      D => superCache_q0(7),
      Q => tmp_21_reg_1711(7),
      R => '0'
    );
\tmp_22_reg_1802[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => x_weight_2_2_fu_1310_p2(9),
      I1 => x_weight_2_2_fu_1310_p2(8),
      I2 => x_weight_2_2_fu_1310_p2(7),
      I3 => x_weight_2_2_fu_1310_p2(6),
      I4 => \tmp_22_reg_1802[0]_i_4_n_6\,
      I5 => x_weight_2_2_fu_1310_p2(10),
      O => \tmp_22_reg_1802[0]_i_1_n_6\
    );
\tmp_22_reg_1802[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_23_reg_1721(7),
      I1 => x_weight_127_1_reg_1777(8),
      O => \tmp_22_reg_1802[0]_i_11_n_6\
    );
\tmp_22_reg_1802[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_24_reg_1731(7),
      I1 => x_weight_127_1_reg_1777(7),
      I2 => tmp_23_reg_1721(6),
      O => \tmp_22_reg_1802[0]_i_12_n_6\
    );
\tmp_22_reg_1802[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_weight_127_1_reg_1777(9),
      I1 => x_weight_127_1_reg_1777(10),
      O => \tmp_22_reg_1802[0]_i_13_n_6\
    );
\tmp_22_reg_1802[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => x_weight_127_1_reg_1777(8),
      I1 => tmp_23_reg_1721(7),
      I2 => x_weight_127_1_reg_1777(9),
      O => \tmp_22_reg_1802[0]_i_14_n_6\
    );
\tmp_22_reg_1802[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tmp_23_reg_1721(6),
      I1 => x_weight_127_1_reg_1777(7),
      I2 => tmp_24_reg_1731(7),
      I3 => x_weight_127_1_reg_1777(8),
      I4 => tmp_23_reg_1721(7),
      O => \tmp_22_reg_1802[0]_i_15_n_6\
    );
\tmp_22_reg_1802[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => x_weight_2_2_fu_1310_p2(0),
      I1 => x_weight_2_2_fu_1310_p2(1),
      I2 => x_weight_2_2_fu_1310_p2(2),
      I3 => x_weight_2_2_fu_1310_p2(3),
      I4 => x_weight_2_2_fu_1310_p2(4),
      I5 => x_weight_2_2_fu_1310_p2(5),
      O => \tmp_22_reg_1802[0]_i_4_n_6\
    );
\tmp_22_reg_1802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_22_reg_1802[0]_i_1_n_6\,
      Q => tmp_22_reg_1802,
      R => '0'
    );
\tmp_22_reg_1802_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_36_reg_1792_reg[7]_i_1_n_6\,
      CO(3 downto 2) => \NLW_tmp_22_reg_1802_reg[0]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_22_reg_1802_reg[0]_i_5_n_8\,
      CO(0) => \tmp_22_reg_1802_reg[0]_i_5_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_22_reg_1802[0]_i_11_n_6\,
      DI(0) => \tmp_22_reg_1802[0]_i_12_n_6\,
      O(3) => \NLW_tmp_22_reg_1802_reg[0]_i_5_O_UNCONNECTED\(3),
      O(2) => \tmp_22_reg_1802_reg[0]_i_5_n_11\,
      O(1) => \tmp_22_reg_1802_reg[0]_i_5_n_12\,
      O(0) => \tmp_22_reg_1802_reg[0]_i_5_n_13\,
      S(3) => '0',
      S(2) => \tmp_22_reg_1802[0]_i_13_n_6\,
      S(1) => \tmp_22_reg_1802[0]_i_14_n_6\,
      S(0) => \tmp_22_reg_1802[0]_i_15_n_6\
    );
\tmp_23_reg_1721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(0),
      Q => tmp_23_reg_1721(0),
      R => '0'
    );
\tmp_23_reg_1721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(1),
      Q => tmp_23_reg_1721(1),
      R => '0'
    );
\tmp_23_reg_1721_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(2),
      Q => tmp_23_reg_1721(2),
      R => '0'
    );
\tmp_23_reg_1721_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(3),
      Q => tmp_23_reg_1721(3),
      R => '0'
    );
\tmp_23_reg_1721_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(4),
      Q => tmp_23_reg_1721(4),
      R => '0'
    );
\tmp_23_reg_1721_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(5),
      Q => tmp_23_reg_1721(5),
      R => '0'
    );
\tmp_23_reg_1721_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(6),
      Q => tmp_23_reg_1721(6),
      R => '0'
    );
\tmp_23_reg_1721_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_23_reg_17210,
      D => superCache_q0(7),
      Q => tmp_23_reg_1721(7),
      R => '0'
    );
\tmp_24_reg_1731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(0),
      Q => tmp_24_reg_1731(0),
      R => '0'
    );
\tmp_24_reg_1731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(1),
      Q => tmp_24_reg_1731(1),
      R => '0'
    );
\tmp_24_reg_1731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(2),
      Q => tmp_24_reg_1731(2),
      R => '0'
    );
\tmp_24_reg_1731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(3),
      Q => tmp_24_reg_1731(3),
      R => '0'
    );
\tmp_24_reg_1731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(4),
      Q => tmp_24_reg_1731(4),
      R => '0'
    );
\tmp_24_reg_1731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(5),
      Q => tmp_24_reg_1731(5),
      R => '0'
    );
\tmp_24_reg_1731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(6),
      Q => tmp_24_reg_1731(6),
      R => '0'
    );
\tmp_24_reg_1731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg14,
      D => superCache_q0(7),
      Q => tmp_24_reg_1731(7),
      R => '0'
    );
\tmp_27_reg_1741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(0),
      Q => tmp_27_reg_1741(0),
      R => '0'
    );
\tmp_27_reg_1741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(1),
      Q => tmp_27_reg_1741(1),
      R => '0'
    );
\tmp_27_reg_1741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(2),
      Q => tmp_27_reg_1741(2),
      R => '0'
    );
\tmp_27_reg_1741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(3),
      Q => tmp_27_reg_1741(3),
      R => '0'
    );
\tmp_27_reg_1741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(4),
      Q => tmp_27_reg_1741(4),
      R => '0'
    );
\tmp_27_reg_1741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(5),
      Q => tmp_27_reg_1741(5),
      R => '0'
    );
\tmp_27_reg_1741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(6),
      Q => tmp_27_reg_1741(6),
      R => '0'
    );
\tmp_27_reg_1741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15105_out,
      D => superCache_q0(7),
      Q => tmp_27_reg_1741(7),
      R => '0'
    );
\tmp_2_mid2_reg_1607[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_mid2_fu_831_p3(6),
      O => \tmp_2_mid2_reg_1607[13]_i_2_n_6\
    );
\tmp_2_mid2_reg_1607[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE111E1111EEE1E"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I2 => \i_reg_367_reg_n_6_[2]\,
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => i_mid2_reg_1627(2),
      I5 => i_mid2_fu_831_p3(6),
      O => \tmp_2_mid2_reg_1607[13]_i_3_n_6\
    );
\tmp_2_mid2_reg_1607[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_mid2_fu_831_p3(5),
      I1 => i_mid2_fu_831_p3(1),
      O => \tmp_2_mid2_reg_1607[13]_i_4_n_6\
    );
\tmp_2_mid2_reg_1607[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_mid2_reg_1627[4]_i_1_n_6\,
      I1 => i_mid2_fu_831_p3(0),
      O => \tmp_2_mid2_reg_1607[13]_i_5_n_6\
    );
\tmp_2_mid2_reg_1607[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3636363333333633"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_mid2_reg_1627[3]_i_3_n_6\,
      I2 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[2]\,
      I4 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I5 => i_mid2_reg_1627(2),
      O => \tmp_2_mid2_reg_1607[13]_i_6_n_6\
    );
\tmp_2_mid2_reg_1607[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF28222888"
    )
        port map (
      I0 => tmp_s_fu_647_p2,
      I1 => \i_mid2_reg_1627[7]_i_2_n_6\,
      I2 => i_mid2_reg_1627(7),
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => \i_reg_367_reg_n_6_[7]\,
      I5 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => \tmp_2_mid2_reg_1607[17]_i_2_n_6\
    );
\tmp_2_mid2_reg_1607[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E2111DDD1D"
    )
        port map (
      I0 => \or_cond_mid2_reg_1613[0]_i_4_n_6\,
      I1 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I2 => \i_reg_367_reg_n_6_[10]\,
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => i_mid2_reg_1627(10),
      I5 => i_mid2_fu_831_p3(6),
      O => \tmp_2_mid2_reg_1607[17]_i_3_n_6\
    );
\tmp_2_mid2_reg_1607[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707D8F82"
    )
        port map (
      I0 => tmp_s_fu_647_p2,
      I1 => \i_mid2_reg_1627[10]_i_5_n_6\,
      I2 => \or_cond_mid2_reg_1613[0]_i_12_n_6\,
      I3 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I4 => i_mid2_fu_831_p3(5),
      O => \tmp_2_mid2_reg_1607[17]_i_4_n_6\
    );
\tmp_2_mid2_reg_1607[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0C56A603F3A959"
    )
        port map (
      I0 => \i_mid2_reg_1627[8]_i_2_n_6\,
      I1 => \i_reg_367_reg_n_6_[8]\,
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => i_mid2_reg_1627(8),
      I4 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I5 => \i_mid2_reg_1627[4]_i_1_n_6\,
      O => \tmp_2_mid2_reg_1607[17]_i_5_n_6\
    );
\tmp_2_mid2_reg_1607[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2820D7D"
    )
        port map (
      I0 => tmp_s_fu_647_p2,
      I1 => \i_mid2_reg_1627[7]_i_2_n_6\,
      I2 => \or_cond_mid2_reg_1613[0]_i_13_n_6\,
      I3 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I4 => \i_mid2_reg_1627[3]_i_2_n_6\,
      O => \tmp_2_mid2_reg_1607[17]_i_6_n_6\
    );
\tmp_2_mid2_reg_1607[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0C56A6"
    )
        port map (
      I0 => \i_mid2_reg_1627[8]_i_2_n_6\,
      I1 => \i_reg_367_reg_n_6_[8]\,
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => i_mid2_reg_1627(8),
      I4 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => \tmp_2_mid2_reg_1607[21]_i_2_n_6\
    );
\tmp_2_mid2_reg_1607[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000BFBBBFFF"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_mid2_reg_1627[10]_i_5_n_6\,
      I2 => i_mid2_reg_1627(9),
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => \i_reg_367_reg_n_6_[9]\,
      I5 => \i_mid2_reg_1627[10]_i_4_n_6\,
      O => \tmp_2_mid2_reg_1607[21]_i_3_n_6\
    );
\tmp_2_mid2_reg_1607[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888FFF8F88822282"
    )
        port map (
      I0 => tmp_s_fu_647_p2,
      I1 => \i_mid2_reg_1627[10]_i_5_n_6\,
      I2 => \i_reg_367_reg_n_6_[9]\,
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => i_mid2_reg_1627(9),
      I5 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => \tmp_2_mid2_reg_1607[21]_i_4_n_6\
    );
\tmp_2_mid2_reg_1607[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A303F"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => i_mid2_reg_1627(8),
      I2 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I3 => \i_reg_367_reg_n_6_[8]\,
      I4 => \i_mid2_reg_1627[8]_i_2_n_6\,
      O => \tmp_2_mid2_reg_1607[21]_i_5_n_6\
    );
\tmp_2_mid2_reg_1607[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF28222888"
    )
        port map (
      I0 => tmp_s_fu_647_p2,
      I1 => \i_mid2_reg_1627[7]_i_2_n_6\,
      I2 => i_mid2_reg_1627(7),
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => \i_reg_367_reg_n_6_[7]\,
      I5 => \i_mid2_reg_1627[10]_i_6_n_6\,
      O => \tmp_2_mid2_reg_1607[21]_i_6_n_6\
    );
\tmp_2_mid2_reg_1607[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A99999995999"
    )
        port map (
      I0 => tmp_s_fu_647_p2,
      I1 => \i_reg_367_reg_n_6_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_6,
      I4 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      I5 => i_mid2_reg_1627(0),
      O => \tmp_2_mid2_reg_1607[9]_i_2_n_6\
    );
\tmp_2_mid2_reg_1607[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111EEE1E"
    )
        port map (
      I0 => \i_mid2_reg_1627[10]_i_6_n_6\,
      I1 => \i_mid2_reg_1627[2]_i_2_n_6\,
      I2 => \i_reg_367_reg_n_6_[2]\,
      I3 => \indvar_flatten_reg_356[20]_i_2_n_6\,
      I4 => i_mid2_reg_1627(2),
      O => \tmp_2_mid2_reg_1607[9]_i_3_n_6\
    );
\tmp_2_mid2_reg_1607[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_mid2_fu_831_p3(1),
      O => \tmp_2_mid2_reg_1607[9]_i_4_n_6\
    );
\tmp_2_mid2_reg_1607[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      O => \tmp_2_mid2_reg_1607[9]_i_5_n_6\
    );
\tmp_2_mid2_reg_1607_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(10),
      Q => tmp_2_mid2_reg_1607(10),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(11),
      Q => tmp_2_mid2_reg_1607(11),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(12),
      Q => tmp_2_mid2_reg_1607(12),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(13),
      Q => tmp_2_mid2_reg_1607(13),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_mid2_reg_1607_reg[9]_i_1_n_6\,
      CO(3) => \tmp_2_mid2_reg_1607_reg[13]_i_1_n_6\,
      CO(2) => \tmp_2_mid2_reg_1607_reg[13]_i_1_n_7\,
      CO(1) => \tmp_2_mid2_reg_1607_reg[13]_i_1_n_8\,
      CO(0) => \tmp_2_mid2_reg_1607_reg[13]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \tmp_2_mid2_reg_1607[13]_i_2_n_6\,
      DI(2 downto 1) => i_mid2_fu_831_p3(1 downto 0),
      DI(0) => '0',
      O(3 downto 0) => tmp_2_mid2_fu_715_p3(13 downto 10),
      S(3) => \tmp_2_mid2_reg_1607[13]_i_3_n_6\,
      S(2) => \tmp_2_mid2_reg_1607[13]_i_4_n_6\,
      S(1) => \tmp_2_mid2_reg_1607[13]_i_5_n_6\,
      S(0) => \tmp_2_mid2_reg_1607[13]_i_6_n_6\
    );
\tmp_2_mid2_reg_1607_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(14),
      Q => tmp_2_mid2_reg_1607(14),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(15),
      Q => tmp_2_mid2_reg_1607(15),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(16),
      Q => tmp_2_mid2_reg_1607(16),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(17),
      Q => tmp_2_mid2_reg_1607(17),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_mid2_reg_1607_reg[13]_i_1_n_6\,
      CO(3) => \tmp_2_mid2_reg_1607_reg[17]_i_1_n_6\,
      CO(2) => \tmp_2_mid2_reg_1607_reg[17]_i_1_n_7\,
      CO(1) => \tmp_2_mid2_reg_1607_reg[17]_i_1_n_8\,
      CO(0) => \tmp_2_mid2_reg_1607_reg[17]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => i_mid2_fu_831_p3(6 downto 5),
      DI(1) => \i_mid2_reg_1627[4]_i_1_n_6\,
      DI(0) => \tmp_2_mid2_reg_1607[17]_i_2_n_6\,
      O(3 downto 0) => tmp_2_mid2_fu_715_p3(17 downto 14),
      S(3) => \tmp_2_mid2_reg_1607[17]_i_3_n_6\,
      S(2) => \tmp_2_mid2_reg_1607[17]_i_4_n_6\,
      S(1) => \tmp_2_mid2_reg_1607[17]_i_5_n_6\,
      S(0) => \tmp_2_mid2_reg_1607[17]_i_6_n_6\
    );
\tmp_2_mid2_reg_1607_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(18),
      Q => tmp_2_mid2_reg_1607(18),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(19),
      Q => tmp_2_mid2_reg_1607(19),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(20),
      Q => tmp_2_mid2_reg_1607(20),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(21),
      Q => tmp_2_mid2_reg_1607(21),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_mid2_reg_1607_reg[17]_i_1_n_6\,
      CO(3) => \tmp_2_mid2_reg_1607_reg[21]_i_1_n_6\,
      CO(2) => \tmp_2_mid2_reg_1607_reg[21]_i_1_n_7\,
      CO(1) => \tmp_2_mid2_reg_1607_reg[21]_i_1_n_8\,
      CO(0) => \tmp_2_mid2_reg_1607_reg[21]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => i_mid2_fu_831_p3(10 downto 9),
      DI(1) => \tmp_2_mid2_reg_1607[21]_i_2_n_6\,
      DI(0) => i_mid2_fu_831_p3(7),
      O(3 downto 0) => tmp_2_mid2_fu_715_p3(21 downto 18),
      S(3) => \tmp_2_mid2_reg_1607[21]_i_3_n_6\,
      S(2) => \tmp_2_mid2_reg_1607[21]_i_4_n_6\,
      S(1) => \tmp_2_mid2_reg_1607[21]_i_5_n_6\,
      S(0) => \tmp_2_mid2_reg_1607[21]_i_6_n_6\
    );
\tmp_2_mid2_reg_1607_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(22),
      Q => tmp_2_mid2_reg_1607(22),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_2_mid2_reg_1607_reg[21]_i_1_n_6\,
      CO(3 downto 0) => \NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_tmp_2_mid2_reg_1607_reg[22]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_2_mid2_fu_715_p3(22),
      S(3 downto 0) => B"0001"
    );
\tmp_2_mid2_reg_1607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(7),
      Q => tmp_2_mid2_reg_1607(7),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(8),
      Q => tmp_2_mid2_reg_1607(8),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_2_mid2_fu_715_p3(9),
      Q => tmp_2_mid2_reg_1607(9),
      R => '0'
    );
\tmp_2_mid2_reg_1607_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_2_mid2_reg_1607_reg[9]_i_1_n_6\,
      CO(2) => \tmp_2_mid2_reg_1607_reg[9]_i_1_n_7\,
      CO(1) => \tmp_2_mid2_reg_1607_reg[9]_i_1_n_8\,
      CO(0) => \tmp_2_mid2_reg_1607_reg[9]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      DI(0) => '0',
      O(3 downto 1) => tmp_2_mid2_fu_715_p3(9 downto 7),
      O(0) => \NLW_tmp_2_mid2_reg_1607_reg[9]_i_1_O_UNCONNECTED\(0),
      S(3) => \tmp_2_mid2_reg_1607[9]_i_3_n_6\,
      S(2) => \tmp_2_mid2_reg_1607[9]_i_4_n_6\,
      S(1) => \tmp_2_mid2_reg_1607[9]_i_5_n_6\,
      S(0) => '0'
    );
\tmp_31_reg_1867_pp4_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_78,
      Q => tmp_31_reg_1867_pp4_iter1_reg,
      R => '0'
    );
\tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp4_stage0_subdone19_in,
      CLK => ap_clk,
      D => tmp_31_reg_1867_pp4_iter1_reg,
      Q => \tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4_n_6\
    );
\tmp_31_reg_1867_pp4_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp4_stage0_subdone19_in,
      D => \tmp_31_reg_1867_pp4_iter5_reg_reg[0]_srl4_n_6\,
      Q => tmp_31_reg_1867_pp4_iter6_reg,
      R => '0'
    );
\tmp_31_reg_1867_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sobel_filter_gmem1_m_axi_U_n_79,
      Q => tmp_31_reg_1867,
      R => '0'
    );
\tmp_32_reg_1766[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => x_weight_1_2_2_fu_1088_p2(9),
      I1 => x_weight_1_2_2_fu_1088_p2(8),
      I2 => x_weight_1_2_2_fu_1088_p2(7),
      I3 => x_weight_1_2_2_fu_1088_p2(6),
      I4 => \tmp_32_reg_1766[0]_i_4_n_6\,
      I5 => x_weight_1_2_2_fu_1088_p2(10),
      O => \tmp_32_reg_1766[0]_i_1_n_6\
    );
\tmp_32_reg_1766[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_54_reg_1716(7),
      I1 => x_weight_1_1_1_reg_1746(8),
      O => \tmp_32_reg_1766[0]_i_11_n_6\
    );
\tmp_32_reg_1766[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_55_reg_1726(7),
      I1 => x_weight_1_1_1_reg_1746(7),
      I2 => tmp_54_reg_1716(6),
      O => \tmp_32_reg_1766[0]_i_12_n_6\
    );
\tmp_32_reg_1766[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => x_weight_1_1_1_reg_1746(9),
      I1 => x_weight_1_1_1_reg_1746(10),
      O => \tmp_32_reg_1766[0]_i_13_n_6\
    );
\tmp_32_reg_1766[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => x_weight_1_1_1_reg_1746(8),
      I1 => tmp_54_reg_1716(7),
      I2 => x_weight_1_1_1_reg_1746(9),
      O => \tmp_32_reg_1766[0]_i_14_n_6\
    );
\tmp_32_reg_1766[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tmp_54_reg_1716(6),
      I1 => x_weight_1_1_1_reg_1746(7),
      I2 => tmp_55_reg_1726(7),
      I3 => x_weight_1_1_1_reg_1746(8),
      I4 => tmp_54_reg_1716(7),
      O => \tmp_32_reg_1766[0]_i_15_n_6\
    );
\tmp_32_reg_1766[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => x_weight_1_2_2_fu_1088_p2(0),
      I1 => x_weight_1_2_2_fu_1088_p2(1),
      I2 => x_weight_1_2_2_fu_1088_p2(2),
      I3 => x_weight_1_2_2_fu_1088_p2(3),
      I4 => x_weight_1_2_2_fu_1088_p2(4),
      I5 => x_weight_1_2_2_fu_1088_p2(5),
      O => \tmp_32_reg_1766[0]_i_4_n_6\
    );
\tmp_32_reg_1766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_32_reg_1766[0]_i_1_n_6\,
      Q => tmp_32_reg_1766,
      R => '0'
    );
\tmp_32_reg_1766_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_58_reg_1756_reg[7]_i_1_n_6\,
      CO(3 downto 2) => \NLW_tmp_32_reg_1766_reg[0]_i_5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_32_reg_1766_reg[0]_i_5_n_8\,
      CO(0) => \tmp_32_reg_1766_reg[0]_i_5_n_9\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_32_reg_1766[0]_i_11_n_6\,
      DI(0) => \tmp_32_reg_1766[0]_i_12_n_6\,
      O(3) => \NLW_tmp_32_reg_1766_reg[0]_i_5_O_UNCONNECTED\(3),
      O(2) => \tmp_32_reg_1766_reg[0]_i_5_n_11\,
      O(1) => \tmp_32_reg_1766_reg[0]_i_5_n_12\,
      O(0) => \tmp_32_reg_1766_reg[0]_i_5_n_13\,
      S(3) => '0',
      S(2) => \tmp_32_reg_1766[0]_i_13_n_6\,
      S(1) => \tmp_32_reg_1766[0]_i_14_n_6\,
      S(0) => \tmp_32_reg_1766[0]_i_15_n_6\
    );
\tmp_36_reg_1792[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_24_reg_1731(2),
      I1 => x_weight_127_1_reg_1777(2),
      I2 => tmp_23_reg_1721(1),
      O => \tmp_36_reg_1792[3]_i_2_n_6\
    );
\tmp_36_reg_1792[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_24_reg_1731(1),
      I1 => x_weight_127_1_reg_1777(1),
      I2 => tmp_23_reg_1721(0),
      O => \tmp_36_reg_1792[3]_i_3_n_6\
    );
\tmp_36_reg_1792[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x_weight_127_1_reg_1777(0),
      I1 => tmp_24_reg_1731(0),
      O => \tmp_36_reg_1792[3]_i_4_n_6\
    );
\tmp_36_reg_1792[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_24_reg_1731(3),
      I1 => x_weight_127_1_reg_1777(3),
      I2 => tmp_23_reg_1721(2),
      I3 => \tmp_36_reg_1792[3]_i_2_n_6\,
      O => \tmp_36_reg_1792[3]_i_5_n_6\
    );
\tmp_36_reg_1792[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_24_reg_1731(2),
      I1 => x_weight_127_1_reg_1777(2),
      I2 => tmp_23_reg_1721(1),
      I3 => \tmp_36_reg_1792[3]_i_3_n_6\,
      O => \tmp_36_reg_1792[3]_i_6_n_6\
    );
\tmp_36_reg_1792[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_24_reg_1731(1),
      I1 => x_weight_127_1_reg_1777(1),
      I2 => tmp_23_reg_1721(0),
      I3 => \tmp_36_reg_1792[3]_i_4_n_6\,
      O => \tmp_36_reg_1792[3]_i_7_n_6\
    );
\tmp_36_reg_1792[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_weight_127_1_reg_1777(0),
      I1 => tmp_24_reg_1731(0),
      O => \tmp_36_reg_1792[3]_i_8_n_6\
    );
\tmp_36_reg_1792[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_24_reg_1731(6),
      I1 => x_weight_127_1_reg_1777(6),
      I2 => tmp_23_reg_1721(5),
      O => \tmp_36_reg_1792[7]_i_2_n_6\
    );
\tmp_36_reg_1792[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_24_reg_1731(5),
      I1 => x_weight_127_1_reg_1777(5),
      I2 => tmp_23_reg_1721(4),
      O => \tmp_36_reg_1792[7]_i_3_n_6\
    );
\tmp_36_reg_1792[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_24_reg_1731(4),
      I1 => x_weight_127_1_reg_1777(4),
      I2 => tmp_23_reg_1721(3),
      O => \tmp_36_reg_1792[7]_i_4_n_6\
    );
\tmp_36_reg_1792[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_24_reg_1731(3),
      I1 => x_weight_127_1_reg_1777(3),
      I2 => tmp_23_reg_1721(2),
      O => \tmp_36_reg_1792[7]_i_5_n_6\
    );
\tmp_36_reg_1792[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp_36_reg_1792[7]_i_2_n_6\,
      I1 => tmp_24_reg_1731(7),
      I2 => x_weight_127_1_reg_1777(7),
      I3 => tmp_23_reg_1721(6),
      O => \tmp_36_reg_1792[7]_i_6_n_6\
    );
\tmp_36_reg_1792[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_24_reg_1731(6),
      I1 => x_weight_127_1_reg_1777(6),
      I2 => tmp_23_reg_1721(5),
      I3 => \tmp_36_reg_1792[7]_i_3_n_6\,
      O => \tmp_36_reg_1792[7]_i_7_n_6\
    );
\tmp_36_reg_1792[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_24_reg_1731(5),
      I1 => x_weight_127_1_reg_1777(5),
      I2 => tmp_23_reg_1721(4),
      I3 => \tmp_36_reg_1792[7]_i_4_n_6\,
      O => \tmp_36_reg_1792[7]_i_8_n_6\
    );
\tmp_36_reg_1792[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_24_reg_1731(4),
      I1 => x_weight_127_1_reg_1777(4),
      I2 => tmp_23_reg_1721(3),
      I3 => \tmp_36_reg_1792[7]_i_5_n_6\,
      O => \tmp_36_reg_1792[7]_i_9_n_6\
    );
\tmp_36_reg_1792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[3]_i_1_n_13\,
      Q => tmp_36_reg_1792(0),
      R => '0'
    );
\tmp_36_reg_1792_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[3]_i_1_n_12\,
      Q => tmp_36_reg_1792(1),
      R => '0'
    );
\tmp_36_reg_1792_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[3]_i_1_n_11\,
      Q => tmp_36_reg_1792(2),
      R => '0'
    );
\tmp_36_reg_1792_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[3]_i_1_n_10\,
      Q => tmp_36_reg_1792(3),
      R => '0'
    );
\tmp_36_reg_1792_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_36_reg_1792_reg[3]_i_1_n_6\,
      CO(2) => \tmp_36_reg_1792_reg[3]_i_1_n_7\,
      CO(1) => \tmp_36_reg_1792_reg[3]_i_1_n_8\,
      CO(0) => \tmp_36_reg_1792_reg[3]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \tmp_36_reg_1792[3]_i_2_n_6\,
      DI(2) => \tmp_36_reg_1792[3]_i_3_n_6\,
      DI(1) => \tmp_36_reg_1792[3]_i_4_n_6\,
      DI(0) => '0',
      O(3) => \tmp_36_reg_1792_reg[3]_i_1_n_10\,
      O(2) => \tmp_36_reg_1792_reg[3]_i_1_n_11\,
      O(1) => \tmp_36_reg_1792_reg[3]_i_1_n_12\,
      O(0) => \tmp_36_reg_1792_reg[3]_i_1_n_13\,
      S(3) => \tmp_36_reg_1792[3]_i_5_n_6\,
      S(2) => \tmp_36_reg_1792[3]_i_6_n_6\,
      S(1) => \tmp_36_reg_1792[3]_i_7_n_6\,
      S(0) => \tmp_36_reg_1792[3]_i_8_n_6\
    );
\tmp_36_reg_1792_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[7]_i_1_n_13\,
      Q => tmp_36_reg_1792(4),
      R => '0'
    );
\tmp_36_reg_1792_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[7]_i_1_n_12\,
      Q => tmp_36_reg_1792(5),
      R => '0'
    );
\tmp_36_reg_1792_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[7]_i_1_n_11\,
      Q => tmp_36_reg_1792(6),
      R => '0'
    );
\tmp_36_reg_1792_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => \tmp_36_reg_1792_reg[7]_i_1_n_10\,
      Q => tmp_36_reg_1792(7),
      R => '0'
    );
\tmp_36_reg_1792_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_36_reg_1792_reg[3]_i_1_n_6\,
      CO(3) => \tmp_36_reg_1792_reg[7]_i_1_n_6\,
      CO(2) => \tmp_36_reg_1792_reg[7]_i_1_n_7\,
      CO(1) => \tmp_36_reg_1792_reg[7]_i_1_n_8\,
      CO(0) => \tmp_36_reg_1792_reg[7]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \tmp_36_reg_1792[7]_i_2_n_6\,
      DI(2) => \tmp_36_reg_1792[7]_i_3_n_6\,
      DI(1) => \tmp_36_reg_1792[7]_i_4_n_6\,
      DI(0) => \tmp_36_reg_1792[7]_i_5_n_6\,
      O(3) => \tmp_36_reg_1792_reg[7]_i_1_n_10\,
      O(2) => \tmp_36_reg_1792_reg[7]_i_1_n_11\,
      O(1) => \tmp_36_reg_1792_reg[7]_i_1_n_12\,
      O(0) => \tmp_36_reg_1792_reg[7]_i_1_n_13\,
      S(3) => \tmp_36_reg_1792[7]_i_6_n_6\,
      S(2) => \tmp_36_reg_1792[7]_i_7_n_6\,
      S(1) => \tmp_36_reg_1792[7]_i_8_n_6\,
      S(0) => \tmp_36_reg_1792[7]_i_9_n_6\
    );
\tmp_51_reg_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(0),
      Q => tmp_51_reg_1686(0),
      R => '0'
    );
\tmp_51_reg_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(1),
      Q => tmp_51_reg_1686(1),
      R => '0'
    );
\tmp_51_reg_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(2),
      Q => tmp_51_reg_1686(2),
      R => '0'
    );
\tmp_51_reg_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(3),
      Q => tmp_51_reg_1686(3),
      R => '0'
    );
\tmp_51_reg_1686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(4),
      Q => tmp_51_reg_1686(4),
      R => '0'
    );
\tmp_51_reg_1686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(5),
      Q => tmp_51_reg_1686(5),
      R => '0'
    );
\tmp_51_reg_1686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(6),
      Q => tmp_51_reg_1686(6),
      R => '0'
    );
\tmp_51_reg_1686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_46,
      D => superCache_q0(7),
      Q => tmp_51_reg_1686(7),
      R => '0'
    );
\tmp_52_reg_1696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(0),
      Q => tmp_52_reg_1696(0),
      R => '0'
    );
\tmp_52_reg_1696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(1),
      Q => tmp_52_reg_1696(1),
      R => '0'
    );
\tmp_52_reg_1696_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(2),
      Q => tmp_52_reg_1696(2),
      R => '0'
    );
\tmp_52_reg_1696_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(3),
      Q => tmp_52_reg_1696(3),
      R => '0'
    );
\tmp_52_reg_1696_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(4),
      Q => tmp_52_reg_1696(4),
      R => '0'
    );
\tmp_52_reg_1696_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(5),
      Q => tmp_52_reg_1696(5),
      R => '0'
    );
\tmp_52_reg_1696_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(6),
      Q => tmp_52_reg_1696(6),
      R => '0'
    );
\tmp_52_reg_1696_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_52_reg_16960,
      D => superCache_q0(7),
      Q => tmp_52_reg_1696(7),
      R => '0'
    );
\tmp_53_reg_1706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(0),
      Q => tmp_53_reg_1706(0),
      R => '0'
    );
\tmp_53_reg_1706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(1),
      Q => tmp_53_reg_1706(1),
      R => '0'
    );
\tmp_53_reg_1706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(2),
      Q => tmp_53_reg_1706(2),
      R => '0'
    );
\tmp_53_reg_1706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(3),
      Q => tmp_53_reg_1706(3),
      R => '0'
    );
\tmp_53_reg_1706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(4),
      Q => tmp_53_reg_1706(4),
      R => '0'
    );
\tmp_53_reg_1706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(5),
      Q => tmp_53_reg_1706(5),
      R => '0'
    );
\tmp_53_reg_1706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(6),
      Q => tmp_53_reg_1706(6),
      R => '0'
    );
\tmp_53_reg_1706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_53_reg_17060,
      D => superCache_q0(7),
      Q => tmp_53_reg_1706(7),
      R => '0'
    );
\tmp_54_reg_1716[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage24,
      I2 => \tmp_1_mid2_reg_1603_reg_n_6_[0]\,
      I3 => \or_cond_mid2_reg_1613_reg_n_6_[0]\,
      I4 => \exitcond_flatten_reg_1587_reg_n_6_[0]\,
      O => tmp_54_reg_17160
    );
\tmp_54_reg_1716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(0),
      Q => tmp_54_reg_1716(0),
      R => '0'
    );
\tmp_54_reg_1716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(1),
      Q => tmp_54_reg_1716(1),
      R => '0'
    );
\tmp_54_reg_1716_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(2),
      Q => tmp_54_reg_1716(2),
      R => '0'
    );
\tmp_54_reg_1716_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(3),
      Q => tmp_54_reg_1716(3),
      R => '0'
    );
\tmp_54_reg_1716_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(4),
      Q => tmp_54_reg_1716(4),
      R => '0'
    );
\tmp_54_reg_1716_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(5),
      Q => tmp_54_reg_1716(5),
      R => '0'
    );
\tmp_54_reg_1716_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(6),
      Q => tmp_54_reg_1716(6),
      R => '0'
    );
\tmp_54_reg_1716_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_54_reg_17160,
      D => superCache_q0(7),
      Q => tmp_54_reg_1716(7),
      R => '0'
    );
\tmp_55_reg_1726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(0),
      Q => tmp_55_reg_1726(0),
      R => '0'
    );
\tmp_55_reg_1726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(1),
      Q => tmp_55_reg_1726(1),
      R => '0'
    );
\tmp_55_reg_1726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(2),
      Q => tmp_55_reg_1726(2),
      R => '0'
    );
\tmp_55_reg_1726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(3),
      Q => tmp_55_reg_1726(3),
      R => '0'
    );
\tmp_55_reg_1726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(4),
      Q => tmp_55_reg_1726(4),
      R => '0'
    );
\tmp_55_reg_1726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(5),
      Q => tmp_55_reg_1726(5),
      R => '0'
    );
\tmp_55_reg_1726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(6),
      Q => tmp_55_reg_1726(6),
      R => '0'
    );
\tmp_55_reg_1726_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem0_m_axi_U_n_9,
      D => superCache_q0(7),
      Q => tmp_55_reg_1726(7),
      R => '0'
    );
\tmp_56_reg_1736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(0),
      Q => tmp_56_reg_1736(0),
      R => '0'
    );
\tmp_56_reg_1736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(1),
      Q => tmp_56_reg_1736(1),
      R => '0'
    );
\tmp_56_reg_1736_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(2),
      Q => tmp_56_reg_1736(2),
      R => '0'
    );
\tmp_56_reg_1736_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(3),
      Q => tmp_56_reg_1736(3),
      R => '0'
    );
\tmp_56_reg_1736_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(4),
      Q => tmp_56_reg_1736(4),
      R => '0'
    );
\tmp_56_reg_1736_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(5),
      Q => tmp_56_reg_1736(5),
      R => '0'
    );
\tmp_56_reg_1736_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(6),
      Q => tmp_56_reg_1736(6),
      R => '0'
    );
\tmp_56_reg_1736_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_getVal_fu_444_ap_start_reg15,
      D => superCache_q0(7),
      Q => tmp_56_reg_1736(7),
      R => '0'
    );
\tmp_58_reg_1756[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_55_reg_1726(2),
      I1 => x_weight_1_1_1_reg_1746(2),
      I2 => tmp_54_reg_1716(1),
      O => \tmp_58_reg_1756[3]_i_2_n_6\
    );
\tmp_58_reg_1756[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_55_reg_1726(1),
      I1 => x_weight_1_1_1_reg_1746(1),
      I2 => tmp_54_reg_1716(0),
      O => \tmp_58_reg_1756[3]_i_3_n_6\
    );
\tmp_58_reg_1756[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => x_weight_1_1_1_reg_1746(0),
      I1 => tmp_55_reg_1726(0),
      O => \tmp_58_reg_1756[3]_i_4_n_6\
    );
\tmp_58_reg_1756[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_55_reg_1726(3),
      I1 => x_weight_1_1_1_reg_1746(3),
      I2 => tmp_54_reg_1716(2),
      I3 => \tmp_58_reg_1756[3]_i_2_n_6\,
      O => \tmp_58_reg_1756[3]_i_5_n_6\
    );
\tmp_58_reg_1756[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_55_reg_1726(2),
      I1 => x_weight_1_1_1_reg_1746(2),
      I2 => tmp_54_reg_1716(1),
      I3 => \tmp_58_reg_1756[3]_i_3_n_6\,
      O => \tmp_58_reg_1756[3]_i_6_n_6\
    );
\tmp_58_reg_1756[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_55_reg_1726(1),
      I1 => x_weight_1_1_1_reg_1746(1),
      I2 => tmp_54_reg_1716(0),
      I3 => \tmp_58_reg_1756[3]_i_4_n_6\,
      O => \tmp_58_reg_1756[3]_i_7_n_6\
    );
\tmp_58_reg_1756[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_weight_1_1_1_reg_1746(0),
      I1 => tmp_55_reg_1726(0),
      O => \tmp_58_reg_1756[3]_i_8_n_6\
    );
\tmp_58_reg_1756[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_55_reg_1726(6),
      I1 => x_weight_1_1_1_reg_1746(6),
      I2 => tmp_54_reg_1716(5),
      O => \tmp_58_reg_1756[7]_i_2_n_6\
    );
\tmp_58_reg_1756[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_55_reg_1726(5),
      I1 => x_weight_1_1_1_reg_1746(5),
      I2 => tmp_54_reg_1716(4),
      O => \tmp_58_reg_1756[7]_i_3_n_6\
    );
\tmp_58_reg_1756[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_55_reg_1726(4),
      I1 => x_weight_1_1_1_reg_1746(4),
      I2 => tmp_54_reg_1716(3),
      O => \tmp_58_reg_1756[7]_i_4_n_6\
    );
\tmp_58_reg_1756[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_55_reg_1726(3),
      I1 => x_weight_1_1_1_reg_1746(3),
      I2 => tmp_54_reg_1716(2),
      O => \tmp_58_reg_1756[7]_i_5_n_6\
    );
\tmp_58_reg_1756[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \tmp_58_reg_1756[7]_i_2_n_6\,
      I1 => tmp_55_reg_1726(7),
      I2 => x_weight_1_1_1_reg_1746(7),
      I3 => tmp_54_reg_1716(6),
      O => \tmp_58_reg_1756[7]_i_6_n_6\
    );
\tmp_58_reg_1756[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_55_reg_1726(6),
      I1 => x_weight_1_1_1_reg_1746(6),
      I2 => tmp_54_reg_1716(5),
      I3 => \tmp_58_reg_1756[7]_i_3_n_6\,
      O => \tmp_58_reg_1756[7]_i_7_n_6\
    );
\tmp_58_reg_1756[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_55_reg_1726(5),
      I1 => x_weight_1_1_1_reg_1746(5),
      I2 => tmp_54_reg_1716(4),
      I3 => \tmp_58_reg_1756[7]_i_4_n_6\,
      O => \tmp_58_reg_1756[7]_i_8_n_6\
    );
\tmp_58_reg_1756[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_55_reg_1726(4),
      I1 => x_weight_1_1_1_reg_1746(4),
      I2 => tmp_54_reg_1716(3),
      I3 => \tmp_58_reg_1756[7]_i_5_n_6\,
      O => \tmp_58_reg_1756[7]_i_9_n_6\
    );
\tmp_58_reg_1756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[3]_i_1_n_13\,
      Q => tmp_58_reg_1756(0),
      R => '0'
    );
\tmp_58_reg_1756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[3]_i_1_n_12\,
      Q => tmp_58_reg_1756(1),
      R => '0'
    );
\tmp_58_reg_1756_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[3]_i_1_n_11\,
      Q => tmp_58_reg_1756(2),
      R => '0'
    );
\tmp_58_reg_1756_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[3]_i_1_n_10\,
      Q => tmp_58_reg_1756(3),
      R => '0'
    );
\tmp_58_reg_1756_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_58_reg_1756_reg[3]_i_1_n_6\,
      CO(2) => \tmp_58_reg_1756_reg[3]_i_1_n_7\,
      CO(1) => \tmp_58_reg_1756_reg[3]_i_1_n_8\,
      CO(0) => \tmp_58_reg_1756_reg[3]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \tmp_58_reg_1756[3]_i_2_n_6\,
      DI(2) => \tmp_58_reg_1756[3]_i_3_n_6\,
      DI(1) => \tmp_58_reg_1756[3]_i_4_n_6\,
      DI(0) => '0',
      O(3) => \tmp_58_reg_1756_reg[3]_i_1_n_10\,
      O(2) => \tmp_58_reg_1756_reg[3]_i_1_n_11\,
      O(1) => \tmp_58_reg_1756_reg[3]_i_1_n_12\,
      O(0) => \tmp_58_reg_1756_reg[3]_i_1_n_13\,
      S(3) => \tmp_58_reg_1756[3]_i_5_n_6\,
      S(2) => \tmp_58_reg_1756[3]_i_6_n_6\,
      S(1) => \tmp_58_reg_1756[3]_i_7_n_6\,
      S(0) => \tmp_58_reg_1756[3]_i_8_n_6\
    );
\tmp_58_reg_1756_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[7]_i_1_n_13\,
      Q => tmp_58_reg_1756(4),
      R => '0'
    );
\tmp_58_reg_1756_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[7]_i_1_n_12\,
      Q => tmp_58_reg_1756(5),
      R => '0'
    );
\tmp_58_reg_1756_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[7]_i_1_n_11\,
      Q => tmp_58_reg_1756(6),
      R => '0'
    );
\tmp_58_reg_1756_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => \tmp_58_reg_1756_reg[7]_i_1_n_10\,
      Q => tmp_58_reg_1756(7),
      R => '0'
    );
\tmp_58_reg_1756_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_58_reg_1756_reg[3]_i_1_n_6\,
      CO(3) => \tmp_58_reg_1756_reg[7]_i_1_n_6\,
      CO(2) => \tmp_58_reg_1756_reg[7]_i_1_n_7\,
      CO(1) => \tmp_58_reg_1756_reg[7]_i_1_n_8\,
      CO(0) => \tmp_58_reg_1756_reg[7]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \tmp_58_reg_1756[7]_i_2_n_6\,
      DI(2) => \tmp_58_reg_1756[7]_i_3_n_6\,
      DI(1) => \tmp_58_reg_1756[7]_i_4_n_6\,
      DI(0) => \tmp_58_reg_1756[7]_i_5_n_6\,
      O(3) => \tmp_58_reg_1756_reg[7]_i_1_n_10\,
      O(2) => \tmp_58_reg_1756_reg[7]_i_1_n_11\,
      O(1) => \tmp_58_reg_1756_reg[7]_i_1_n_12\,
      O(0) => \tmp_58_reg_1756_reg[7]_i_1_n_13\,
      S(3) => \tmp_58_reg_1756[7]_i_6_n_6\,
      S(2) => \tmp_58_reg_1756[7]_i_7_n_6\,
      S(1) => \tmp_58_reg_1756[7]_i_8_n_6\,
      S(0) => \tmp_58_reg_1756[7]_i_9_n_6\
    );
\tmp_5_cast_reg_1581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(0),
      Q => tmp_5_cast_reg_1581(0),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(10),
      Q => tmp_5_cast_reg_1581(10),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(11),
      Q => tmp_5_cast_reg_1581(11),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(12),
      Q => tmp_5_cast_reg_1581(12),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(13),
      Q => tmp_5_cast_reg_1581(13),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(14),
      Q => tmp_5_cast_reg_1581(14),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(15),
      Q => tmp_5_cast_reg_1581(15),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(16),
      Q => tmp_5_cast_reg_1581(16),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(17),
      Q => tmp_5_cast_reg_1581(17),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(18),
      Q => tmp_5_cast_reg_1581(18),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(19),
      Q => tmp_5_cast_reg_1581(19),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(1),
      Q => tmp_5_cast_reg_1581(1),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(20),
      Q => tmp_5_cast_reg_1581(20),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(21),
      Q => tmp_5_cast_reg_1581(21),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(22),
      Q => tmp_5_cast_reg_1581(22),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(23),
      Q => tmp_5_cast_reg_1581(23),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(24),
      Q => tmp_5_cast_reg_1581(24),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(25),
      Q => tmp_5_cast_reg_1581(25),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(26),
      Q => tmp_5_cast_reg_1581(26),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(27),
      Q => tmp_5_cast_reg_1581(27),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(28),
      Q => tmp_5_cast_reg_1581(28),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(29),
      Q => tmp_5_cast_reg_1581(29),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(2),
      Q => tmp_5_cast_reg_1581(2),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(30),
      Q => tmp_5_cast_reg_1581(30),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(31),
      Q => tmp_5_cast_reg_1581(31),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(3),
      Q => tmp_5_cast_reg_1581(3),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(4),
      Q => tmp_5_cast_reg_1581(4),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(5),
      Q => tmp_5_cast_reg_1581(5),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(6),
      Q => tmp_5_cast_reg_1581(6),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(7),
      Q => tmp_5_cast_reg_1581(7),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(8),
      Q => tmp_5_cast_reg_1581(8),
      R => '0'
    );
\tmp_5_cast_reg_1581_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => inter_pix(9),
      Q => tmp_5_cast_reg_1581(9),
      R => '0'
    );
\tmp_6_mid2_reg_1617[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_mid2_fu_831_p3(1),
      I1 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      O => tmp_6_mid2_fu_779_p3(10)
    );
\tmp_6_mid2_reg_1617[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => i_mid2_fu_831_p3(0),
      I1 => i_mid2_fu_831_p3(1),
      I2 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      O => \tmp_6_mid2_reg_1617[11]_i_1_n_6\
    );
\tmp_6_mid2_reg_1617[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C1"
    )
        port map (
      I0 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      I1 => i_mid2_fu_831_p3(1),
      I2 => i_mid2_fu_831_p3(0),
      O => tmp_6_mid2_fu_779_p3(12)
    );
\tmp_6_mid2_reg_1617[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      O => tmp_6_mid2_fu_779_p3(7)
    );
\tmp_6_mid2_reg_1617[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => i_mid2_fu_831_p3(1),
      I1 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      O => tmp_6_mid2_fu_779_p3(8)
    );
\tmp_6_mid2_reg_1617_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_6_mid2_fu_779_p3(10),
      Q => \tmp_6_mid2_reg_1617_reg__0\(3),
      R => '0'
    );
\tmp_6_mid2_reg_1617_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => \tmp_6_mid2_reg_1617[11]_i_1_n_6\,
      Q => \tmp_6_mid2_reg_1617_reg__0\(4),
      R => '0'
    );
\tmp_6_mid2_reg_1617_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_6_mid2_fu_779_p3(12),
      Q => \tmp_6_mid2_reg_1617_reg__0\(5),
      R => '0'
    );
\tmp_6_mid2_reg_1617_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_6_mid2_fu_779_p3(7),
      Q => \tmp_6_mid2_reg_1617_reg__0\(0),
      R => '0'
    );
\tmp_6_mid2_reg_1617_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_6_mid2_fu_779_p3(8),
      Q => \tmp_6_mid2_reg_1617_reg__0\(1),
      R => '0'
    );
\tmp_9_mid2_reg_1622[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      I1 => i_mid2_fu_831_p3(1),
      O => tmp_9_mid2_fu_823_p3(10)
    );
\tmp_9_mid2_reg_1622[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => i_mid2_fu_831_p3(0),
      I1 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      I2 => i_mid2_fu_831_p3(1),
      O => \tmp_9_mid2_reg_1622[11]_i_1_n_6\
    );
\tmp_9_mid2_reg_1622[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"52"
    )
        port map (
      I0 => i_mid2_fu_831_p3(1),
      I1 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      I2 => i_mid2_fu_831_p3(0),
      O => \tmp_9_mid2_reg_1622[12]_i_1_n_6\
    );
\tmp_9_mid2_reg_1622[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      I1 => i_mid2_fu_831_p3(0),
      I2 => i_mid2_fu_831_p3(1),
      O => \tmp_9_mid2_reg_1622[13]_i_1_n_6\
    );
\tmp_9_mid2_reg_1622[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_2_mid2_reg_1607[9]_i_2_n_6\,
      I1 => i_mid2_fu_831_p3(1),
      O => tmp_9_mid2_fu_823_p3(8)
    );
\tmp_9_mid2_reg_1622_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_9_mid2_fu_823_p3(10),
      Q => \tmp_9_mid2_reg_1622_reg__0\(3),
      R => '0'
    );
\tmp_9_mid2_reg_1622_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => \tmp_9_mid2_reg_1622[11]_i_1_n_6\,
      Q => \tmp_9_mid2_reg_1622_reg__0\(4),
      R => '0'
    );
\tmp_9_mid2_reg_1622_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => \tmp_9_mid2_reg_1622[12]_i_1_n_6\,
      Q => \tmp_9_mid2_reg_1622_reg__0\(5),
      R => '0'
    );
\tmp_9_mid2_reg_1622_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => \tmp_9_mid2_reg_1622[13]_i_1_n_6\,
      Q => \tmp_9_mid2_reg_1622_reg__0\(6),
      R => '0'
    );
\tmp_9_mid2_reg_1622_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_mid2_reg_15960,
      D => tmp_9_mid2_fu_823_p3(8),
      Q => \tmp_9_mid2_reg_1622_reg__0\(1),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(2),
      Q => tmp_cast1_reg_1562(0),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(12),
      Q => tmp_cast1_reg_1562(10),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(13),
      Q => tmp_cast1_reg_1562(11),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(14),
      Q => tmp_cast1_reg_1562(12),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(15),
      Q => tmp_cast1_reg_1562(13),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(16),
      Q => tmp_cast1_reg_1562(14),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(17),
      Q => tmp_cast1_reg_1562(15),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(18),
      Q => tmp_cast1_reg_1562(16),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(19),
      Q => tmp_cast1_reg_1562(17),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(20),
      Q => tmp_cast1_reg_1562(18),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(21),
      Q => tmp_cast1_reg_1562(19),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(3),
      Q => tmp_cast1_reg_1562(1),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(22),
      Q => tmp_cast1_reg_1562(20),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(23),
      Q => tmp_cast1_reg_1562(21),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(24),
      Q => tmp_cast1_reg_1562(22),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(25),
      Q => tmp_cast1_reg_1562(23),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(26),
      Q => tmp_cast1_reg_1562(24),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(27),
      Q => tmp_cast1_reg_1562(25),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(28),
      Q => tmp_cast1_reg_1562(26),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(29),
      Q => tmp_cast1_reg_1562(27),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(30),
      Q => tmp_cast1_reg_1562(28),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(31),
      Q => tmp_cast1_reg_1562(29),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(4),
      Q => tmp_cast1_reg_1562(2),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(5),
      Q => tmp_cast1_reg_1562(3),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(6),
      Q => tmp_cast1_reg_1562(4),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(7),
      Q => tmp_cast1_reg_1562(5),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(8),
      Q => tmp_cast1_reg_1562(6),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(9),
      Q => tmp_cast1_reg_1562(7),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(10),
      Q => tmp_cast1_reg_1562(8),
      R => '0'
    );
\tmp_cast1_reg_1562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm1187_out,
      D => out_pix(11),
      Q => tmp_cast1_reg_1562(9),
      R => '0'
    );
\val_reg_1903_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(0),
      Q => val_reg_1903(0),
      R => '0'
    );
\val_reg_1903_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(1),
      Q => val_reg_1903(1),
      R => '0'
    );
\val_reg_1903_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(2),
      Q => val_reg_1903(2),
      R => '0'
    );
\val_reg_1903_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(3),
      Q => val_reg_1903(3),
      R => '0'
    );
\val_reg_1903_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(4),
      Q => val_reg_1903(4),
      R => '0'
    );
\val_reg_1903_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(5),
      Q => val_reg_1903(5),
      R => '0'
    );
\val_reg_1903_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(6),
      Q => val_reg_1903(6),
      R => '0'
    );
\val_reg_1903_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_reg_19030,
      D => gmem1_RDATA(7),
      Q => val_reg_1903(7),
      R => '0'
    );
\x_weight_127_1_reg_1777[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(3),
      I1 => tmp_19_reg_1701(3),
      O => \x_weight_127_1_reg_1777[0]_i_2_n_6\
    );
\x_weight_127_1_reg_1777[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(2),
      I1 => tmp_19_reg_1701(2),
      O => \x_weight_127_1_reg_1777[0]_i_3_n_6\
    );
\x_weight_127_1_reg_1777[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(1),
      I1 => tmp_19_reg_1701(1),
      O => \x_weight_127_1_reg_1777[0]_i_4_n_6\
    );
\x_weight_127_1_reg_1777[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(0),
      I1 => tmp_19_reg_1701(0),
      O => \x_weight_127_1_reg_1777[0]_i_5_n_6\
    );
\x_weight_127_1_reg_1777[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \x_weight_127_1_reg_1777_reg[10]_i_3_n_9\,
      I1 => tmp_21_reg_1711(7),
      O => \x_weight_127_1_reg_1777[10]_i_2_n_6\
    );
\x_weight_127_1_reg_1777[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_0_2_cast_fu_1122_p1__0\(3),
      I1 => tmp_21_reg_1711(2),
      O => \x_weight_127_1_reg_1777[4]_i_2_n_6\
    );
\x_weight_127_1_reg_1777[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_0_2_cast_fu_1122_p1__0\(2),
      I1 => tmp_21_reg_1711(1),
      O => \x_weight_127_1_reg_1777[4]_i_3_n_6\
    );
\x_weight_127_1_reg_1777[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \x_weight_0_2_cast_fu_1122_p1__0\(1),
      I1 => tmp_21_reg_1711(0),
      O => \x_weight_127_1_reg_1777[4]_i_4_n_6\
    );
\x_weight_127_1_reg_1777[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_21_reg_1711(2),
      I1 => \x_weight_0_2_cast_fu_1122_p1__0\(3),
      I2 => tmp_21_reg_1711(3),
      I3 => \x_weight_0_2_cast_fu_1122_p1__0\(4),
      O => \x_weight_127_1_reg_1777[4]_i_5_n_6\
    );
\x_weight_127_1_reg_1777[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_21_reg_1711(1),
      I1 => \x_weight_0_2_cast_fu_1122_p1__0\(2),
      I2 => tmp_21_reg_1711(2),
      I3 => \x_weight_0_2_cast_fu_1122_p1__0\(3),
      O => \x_weight_127_1_reg_1777[4]_i_6_n_6\
    );
\x_weight_127_1_reg_1777[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_21_reg_1711(0),
      I1 => \x_weight_0_2_cast_fu_1122_p1__0\(1),
      I2 => tmp_21_reg_1711(1),
      I3 => \x_weight_0_2_cast_fu_1122_p1__0\(2),
      O => \x_weight_127_1_reg_1777[4]_i_7_n_6\
    );
\x_weight_127_1_reg_1777[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_0_2_cast_fu_1122_p1__0\(1),
      I1 => tmp_21_reg_1711(0),
      O => \x_weight_127_1_reg_1777[4]_i_8_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(7),
      I1 => tmp_19_reg_1701(7),
      O => \x_weight_127_1_reg_1777[8]_i_11_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(6),
      I1 => tmp_19_reg_1701(6),
      O => \x_weight_127_1_reg_1777[8]_i_12_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(5),
      I1 => tmp_19_reg_1701(5),
      O => \x_weight_127_1_reg_1777[8]_i_13_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_17_reg_1681(4),
      I1 => tmp_19_reg_1701(4),
      O => \x_weight_127_1_reg_1777[8]_i_14_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_127_1_reg_1777_reg[10]_i_3_n_9\,
      I1 => tmp_21_reg_1711(7),
      O => \x_weight_127_1_reg_1777[8]_i_2_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_0_2_cast_fu_1122_p1__0\(6),
      I1 => tmp_21_reg_1711(5),
      O => \x_weight_127_1_reg_1777[8]_i_3_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_0_2_cast_fu_1122_p1__0\(5),
      I1 => tmp_21_reg_1711(4),
      O => \x_weight_127_1_reg_1777[8]_i_4_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_0_2_cast_fu_1122_p1__0\(4),
      I1 => tmp_21_reg_1711(3),
      O => \x_weight_127_1_reg_1777[8]_i_5_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => tmp_21_reg_1711(7),
      I1 => \x_weight_127_1_reg_1777_reg[10]_i_3_n_9\,
      I2 => tmp_21_reg_1711(6),
      I3 => \x_weight_0_2_cast_fu_1122_p1__0\(7),
      O => \x_weight_127_1_reg_1777[8]_i_6_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_21_reg_1711(5),
      I1 => \x_weight_0_2_cast_fu_1122_p1__0\(6),
      I2 => tmp_21_reg_1711(6),
      I3 => \x_weight_0_2_cast_fu_1122_p1__0\(7),
      O => \x_weight_127_1_reg_1777[8]_i_7_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_21_reg_1711(4),
      I1 => \x_weight_0_2_cast_fu_1122_p1__0\(5),
      I2 => tmp_21_reg_1711(5),
      I3 => \x_weight_0_2_cast_fu_1122_p1__0\(6),
      O => \x_weight_127_1_reg_1777[8]_i_8_n_6\
    );
\x_weight_127_1_reg_1777[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_21_reg_1711(3),
      I1 => \x_weight_0_2_cast_fu_1122_p1__0\(4),
      I2 => tmp_21_reg_1711(4),
      I3 => \x_weight_0_2_cast_fu_1122_p1__0\(5),
      O => \x_weight_127_1_reg_1777[8]_i_9_n_6\
    );
\x_weight_127_1_reg_1777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_0_2_cast_fu_1122_p1(0),
      Q => x_weight_127_1_reg_1777(0),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_weight_127_1_reg_1777_reg[0]_i_1_n_6\,
      CO(2) => \x_weight_127_1_reg_1777_reg[0]_i_1_n_7\,
      CO(1) => \x_weight_127_1_reg_1777_reg[0]_i_1_n_8\,
      CO(0) => \x_weight_127_1_reg_1777_reg[0]_i_1_n_9\,
      CYINIT => '1',
      DI(3 downto 0) => tmp_19_reg_1701(3 downto 0),
      O(3 downto 1) => \x_weight_0_2_cast_fu_1122_p1__0\(3 downto 1),
      O(0) => x_weight_0_2_cast_fu_1122_p1(0),
      S(3) => \x_weight_127_1_reg_1777[0]_i_2_n_6\,
      S(2) => \x_weight_127_1_reg_1777[0]_i_3_n_6\,
      S(1) => \x_weight_127_1_reg_1777[0]_i_4_n_6\,
      S(0) => \x_weight_127_1_reg_1777[0]_i_5_n_6\
    );
\x_weight_127_1_reg_1777_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(10),
      Q => x_weight_127_1_reg_1777(10),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_127_1_reg_1777_reg[8]_i_1_n_6\,
      CO(3 downto 1) => \NLW_x_weight_127_1_reg_1777_reg[10]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_weight_127_1_reg_1777_reg[10]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_x_weight_127_1_reg_1777_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => x_weight_127_1_fu_1137_p2(10 downto 9),
      S(3 downto 1) => B"001",
      S(0) => \x_weight_127_1_reg_1777[10]_i_2_n_6\
    );
\x_weight_127_1_reg_1777_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_127_1_reg_1777_reg[8]_i_10_n_6\,
      CO(3 downto 1) => \NLW_x_weight_127_1_reg_1777_reg[10]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_weight_127_1_reg_1777_reg[10]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_x_weight_127_1_reg_1777_reg[10]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\x_weight_127_1_reg_1777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(1),
      Q => x_weight_127_1_reg_1777(1),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(2),
      Q => x_weight_127_1_reg_1777(2),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(3),
      Q => x_weight_127_1_reg_1777(3),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(4),
      Q => x_weight_127_1_reg_1777(4),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_weight_127_1_reg_1777_reg[4]_i_1_n_6\,
      CO(2) => \x_weight_127_1_reg_1777_reg[4]_i_1_n_7\,
      CO(1) => \x_weight_127_1_reg_1777_reg[4]_i_1_n_8\,
      CO(0) => \x_weight_127_1_reg_1777_reg[4]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \x_weight_127_1_reg_1777[4]_i_2_n_6\,
      DI(2) => \x_weight_127_1_reg_1777[4]_i_3_n_6\,
      DI(1) => \x_weight_127_1_reg_1777[4]_i_4_n_6\,
      DI(0) => '0',
      O(3 downto 0) => x_weight_127_1_fu_1137_p2(4 downto 1),
      S(3) => \x_weight_127_1_reg_1777[4]_i_5_n_6\,
      S(2) => \x_weight_127_1_reg_1777[4]_i_6_n_6\,
      S(1) => \x_weight_127_1_reg_1777[4]_i_7_n_6\,
      S(0) => \x_weight_127_1_reg_1777[4]_i_8_n_6\
    );
\x_weight_127_1_reg_1777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(5),
      Q => x_weight_127_1_reg_1777(5),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(6),
      Q => x_weight_127_1_reg_1777(6),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(7),
      Q => x_weight_127_1_reg_1777(7),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(8),
      Q => x_weight_127_1_reg_1777(8),
      R => '0'
    );
\x_weight_127_1_reg_1777_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_127_1_reg_1777_reg[4]_i_1_n_6\,
      CO(3) => \x_weight_127_1_reg_1777_reg[8]_i_1_n_6\,
      CO(2) => \x_weight_127_1_reg_1777_reg[8]_i_1_n_7\,
      CO(1) => \x_weight_127_1_reg_1777_reg[8]_i_1_n_8\,
      CO(0) => \x_weight_127_1_reg_1777_reg[8]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \x_weight_127_1_reg_1777[8]_i_2_n_6\,
      DI(2) => \x_weight_127_1_reg_1777[8]_i_3_n_6\,
      DI(1) => \x_weight_127_1_reg_1777[8]_i_4_n_6\,
      DI(0) => \x_weight_127_1_reg_1777[8]_i_5_n_6\,
      O(3 downto 0) => x_weight_127_1_fu_1137_p2(8 downto 5),
      S(3) => \x_weight_127_1_reg_1777[8]_i_6_n_6\,
      S(2) => \x_weight_127_1_reg_1777[8]_i_7_n_6\,
      S(1) => \x_weight_127_1_reg_1777[8]_i_8_n_6\,
      S(0) => \x_weight_127_1_reg_1777[8]_i_9_n_6\
    );
\x_weight_127_1_reg_1777_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_127_1_reg_1777_reg[0]_i_1_n_6\,
      CO(3) => \x_weight_127_1_reg_1777_reg[8]_i_10_n_6\,
      CO(2) => \x_weight_127_1_reg_1777_reg[8]_i_10_n_7\,
      CO(1) => \x_weight_127_1_reg_1777_reg[8]_i_10_n_8\,
      CO(0) => \x_weight_127_1_reg_1777_reg[8]_i_10_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_19_reg_1701(7 downto 4),
      O(3 downto 0) => \x_weight_0_2_cast_fu_1122_p1__0\(7 downto 4),
      S(3) => \x_weight_127_1_reg_1777[8]_i_11_n_6\,
      S(2) => \x_weight_127_1_reg_1777[8]_i_12_n_6\,
      S(1) => \x_weight_127_1_reg_1777[8]_i_13_n_6\,
      S(0) => \x_weight_127_1_reg_1777[8]_i_14_n_6\
    );
\x_weight_127_1_reg_1777_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp8_reg_17820,
      D => x_weight_127_1_fu_1137_p2(9),
      Q => x_weight_127_1_reg_1777(9),
      R => '0'
    );
\x_weight_1_1_1_reg_1746[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(3),
      I1 => tmp_52_reg_1696(3),
      O => \x_weight_1_1_1_reg_1746[0]_i_2_n_6\
    );
\x_weight_1_1_1_reg_1746[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(2),
      I1 => tmp_52_reg_1696(2),
      O => \x_weight_1_1_1_reg_1746[0]_i_3_n_6\
    );
\x_weight_1_1_1_reg_1746[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(1),
      I1 => tmp_52_reg_1696(1),
      O => \x_weight_1_1_1_reg_1746[0]_i_4_n_6\
    );
\x_weight_1_1_1_reg_1746[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(0),
      I1 => tmp_52_reg_1696(0),
      O => \x_weight_1_1_1_reg_1746[0]_i_5_n_6\
    );
\x_weight_1_1_1_reg_1746[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9\,
      I1 => tmp_53_reg_1706(7),
      O => \x_weight_1_1_1_reg_1746[10]_i_2_n_6\
    );
\x_weight_1_1_1_reg_1746[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_1_0_2_cast_fu_981_p1__0\(3),
      I1 => tmp_53_reg_1706(2),
      O => \x_weight_1_1_1_reg_1746[4]_i_2_n_6\
    );
\x_weight_1_1_1_reg_1746[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_1_0_2_cast_fu_981_p1__0\(2),
      I1 => tmp_53_reg_1706(1),
      O => \x_weight_1_1_1_reg_1746[4]_i_3_n_6\
    );
\x_weight_1_1_1_reg_1746[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \x_weight_1_0_2_cast_fu_981_p1__0\(1),
      I1 => tmp_53_reg_1706(0),
      O => \x_weight_1_1_1_reg_1746[4]_i_4_n_6\
    );
\x_weight_1_1_1_reg_1746[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_53_reg_1706(2),
      I1 => \x_weight_1_0_2_cast_fu_981_p1__0\(3),
      I2 => tmp_53_reg_1706(3),
      I3 => \x_weight_1_0_2_cast_fu_981_p1__0\(4),
      O => \x_weight_1_1_1_reg_1746[4]_i_5_n_6\
    );
\x_weight_1_1_1_reg_1746[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_53_reg_1706(1),
      I1 => \x_weight_1_0_2_cast_fu_981_p1__0\(2),
      I2 => tmp_53_reg_1706(2),
      I3 => \x_weight_1_0_2_cast_fu_981_p1__0\(3),
      O => \x_weight_1_1_1_reg_1746[4]_i_6_n_6\
    );
\x_weight_1_1_1_reg_1746[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => tmp_53_reg_1706(0),
      I1 => \x_weight_1_0_2_cast_fu_981_p1__0\(1),
      I2 => tmp_53_reg_1706(1),
      I3 => \x_weight_1_0_2_cast_fu_981_p1__0\(2),
      O => \x_weight_1_1_1_reg_1746[4]_i_7_n_6\
    );
\x_weight_1_1_1_reg_1746[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_1_0_2_cast_fu_981_p1__0\(1),
      I1 => tmp_53_reg_1706(0),
      O => \x_weight_1_1_1_reg_1746[4]_i_8_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(7),
      I1 => tmp_52_reg_1696(7),
      O => \x_weight_1_1_1_reg_1746[8]_i_11_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(6),
      I1 => tmp_52_reg_1696(6),
      O => \x_weight_1_1_1_reg_1746[8]_i_12_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(5),
      I1 => tmp_52_reg_1696(5),
      O => \x_weight_1_1_1_reg_1746[8]_i_13_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_475(4),
      I1 => tmp_52_reg_1696(4),
      O => \x_weight_1_1_1_reg_1746[8]_i_14_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9\,
      I1 => tmp_53_reg_1706(7),
      O => \x_weight_1_1_1_reg_1746[8]_i_2_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_1_0_2_cast_fu_981_p1__0\(6),
      I1 => tmp_53_reg_1706(5),
      O => \x_weight_1_1_1_reg_1746[8]_i_3_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_1_0_2_cast_fu_981_p1__0\(5),
      I1 => tmp_53_reg_1706(4),
      O => \x_weight_1_1_1_reg_1746[8]_i_4_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_weight_1_0_2_cast_fu_981_p1__0\(4),
      I1 => tmp_53_reg_1706(3),
      O => \x_weight_1_1_1_reg_1746[8]_i_5_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => tmp_53_reg_1706(7),
      I1 => \x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9\,
      I2 => tmp_53_reg_1706(6),
      I3 => \x_weight_1_0_2_cast_fu_981_p1__0\(7),
      O => \x_weight_1_1_1_reg_1746[8]_i_6_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_53_reg_1706(5),
      I1 => \x_weight_1_0_2_cast_fu_981_p1__0\(6),
      I2 => tmp_53_reg_1706(6),
      I3 => \x_weight_1_0_2_cast_fu_981_p1__0\(7),
      O => \x_weight_1_1_1_reg_1746[8]_i_7_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_53_reg_1706(4),
      I1 => \x_weight_1_0_2_cast_fu_981_p1__0\(5),
      I2 => tmp_53_reg_1706(5),
      I3 => \x_weight_1_0_2_cast_fu_981_p1__0\(6),
      O => \x_weight_1_1_1_reg_1746[8]_i_8_n_6\
    );
\x_weight_1_1_1_reg_1746[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => tmp_53_reg_1706(3),
      I1 => \x_weight_1_0_2_cast_fu_981_p1__0\(4),
      I2 => tmp_53_reg_1706(4),
      I3 => \x_weight_1_0_2_cast_fu_981_p1__0\(5),
      O => \x_weight_1_1_1_reg_1746[8]_i_9_n_6\
    );
\x_weight_1_1_1_reg_1746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_0_2_cast_fu_981_p1(0),
      Q => x_weight_1_1_1_reg_1746(0),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_6\,
      CO(2) => \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_7\,
      CO(1) => \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_8\,
      CO(0) => \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_9\,
      CYINIT => '1',
      DI(3 downto 0) => tmp_52_reg_1696(3 downto 0),
      O(3 downto 1) => \x_weight_1_0_2_cast_fu_981_p1__0\(3 downto 1),
      O(0) => x_weight_1_0_2_cast_fu_981_p1(0),
      S(3) => \x_weight_1_1_1_reg_1746[0]_i_2_n_6\,
      S(2) => \x_weight_1_1_1_reg_1746[0]_i_3_n_6\,
      S(1) => \x_weight_1_1_1_reg_1746[0]_i_4_n_6\,
      S(0) => \x_weight_1_1_1_reg_1746[0]_i_5_n_6\
    );
\x_weight_1_1_1_reg_1746_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(10),
      Q => x_weight_1_1_1_reg_1746(10),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_6\,
      CO(3 downto 1) => \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_weight_1_1_1_reg_1746_reg[10]_i_1_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => x_weight_1_1_1_fu_996_p2(10 downto 9),
      S(3 downto 1) => B"001",
      S(0) => \x_weight_1_1_1_reg_1746[10]_i_2_n_6\
    );
\x_weight_1_1_1_reg_1746_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_6\,
      CO(3 downto 1) => \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \x_weight_1_1_1_reg_1746_reg[10]_i_3_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_x_weight_1_1_1_reg_1746_reg[10]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\x_weight_1_1_1_reg_1746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(1),
      Q => x_weight_1_1_1_reg_1746(1),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(2),
      Q => x_weight_1_1_1_reg_1746(2),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(3),
      Q => x_weight_1_1_1_reg_1746(3),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(4),
      Q => x_weight_1_1_1_reg_1746(4),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_6\,
      CO(2) => \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_7\,
      CO(1) => \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_8\,
      CO(0) => \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \x_weight_1_1_1_reg_1746[4]_i_2_n_6\,
      DI(2) => \x_weight_1_1_1_reg_1746[4]_i_3_n_6\,
      DI(1) => \x_weight_1_1_1_reg_1746[4]_i_4_n_6\,
      DI(0) => '0',
      O(3 downto 0) => x_weight_1_1_1_fu_996_p2(4 downto 1),
      S(3) => \x_weight_1_1_1_reg_1746[4]_i_5_n_6\,
      S(2) => \x_weight_1_1_1_reg_1746[4]_i_6_n_6\,
      S(1) => \x_weight_1_1_1_reg_1746[4]_i_7_n_6\,
      S(0) => \x_weight_1_1_1_reg_1746[4]_i_8_n_6\
    );
\x_weight_1_1_1_reg_1746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(5),
      Q => x_weight_1_1_1_reg_1746(5),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(6),
      Q => x_weight_1_1_1_reg_1746(6),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(7),
      Q => x_weight_1_1_1_reg_1746(7),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(8),
      Q => x_weight_1_1_1_reg_1746(8),
      R => '0'
    );
\x_weight_1_1_1_reg_1746_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_1_1_1_reg_1746_reg[4]_i_1_n_6\,
      CO(3) => \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_6\,
      CO(2) => \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_7\,
      CO(1) => \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_8\,
      CO(0) => \x_weight_1_1_1_reg_1746_reg[8]_i_1_n_9\,
      CYINIT => '0',
      DI(3) => \x_weight_1_1_1_reg_1746[8]_i_2_n_6\,
      DI(2) => \x_weight_1_1_1_reg_1746[8]_i_3_n_6\,
      DI(1) => \x_weight_1_1_1_reg_1746[8]_i_4_n_6\,
      DI(0) => \x_weight_1_1_1_reg_1746[8]_i_5_n_6\,
      O(3 downto 0) => x_weight_1_1_1_fu_996_p2(8 downto 5),
      S(3) => \x_weight_1_1_1_reg_1746[8]_i_6_n_6\,
      S(2) => \x_weight_1_1_1_reg_1746[8]_i_7_n_6\,
      S(1) => \x_weight_1_1_1_reg_1746[8]_i_8_n_6\,
      S(0) => \x_weight_1_1_1_reg_1746[8]_i_9_n_6\
    );
\x_weight_1_1_1_reg_1746_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_1_1_1_reg_1746_reg[0]_i_1_n_6\,
      CO(3) => \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_6\,
      CO(2) => \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_7\,
      CO(1) => \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_8\,
      CO(0) => \x_weight_1_1_1_reg_1746_reg[8]_i_10_n_9\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_52_reg_1696(7 downto 4),
      O(3 downto 0) => \x_weight_1_0_2_cast_fu_981_p1__0\(7 downto 4),
      S(3) => \x_weight_1_1_1_reg_1746[8]_i_11_n_6\,
      S(2) => \x_weight_1_1_1_reg_1746[8]_i_12_n_6\,
      S(1) => \x_weight_1_1_1_reg_1746[8]_i_13_n_6\,
      S(0) => \x_weight_1_1_1_reg_1746[8]_i_14_n_6\
    );
\x_weight_1_1_1_reg_1746_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp13_reg_17510,
      D => x_weight_1_1_1_fu_996_p2(9),
      Q => x_weight_1_1_1_reg_1746(9),
      R => '0'
    );
\y_weight_1_2_2_reg_1761[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_55_reg_1726(3),
      I1 => superCache_U_n_20,
      I2 => tmp13_reg_1751(3),
      O => \y_weight_1_2_2_reg_1761[0]_i_11_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696900"
    )
        port map (
      I0 => tmp13_reg_1751(2),
      I1 => superCache_U_n_21,
      I2 => tmp_55_reg_1726(2),
      I3 => superCache_U_n_22,
      I4 => tmp13_reg_1751(1),
      O => \y_weight_1_2_2_reg_1761[0]_i_2_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => tmp_55_reg_1726(1),
      I1 => superCache_U_n_22,
      I2 => tmp13_reg_1751(1),
      O => \y_weight_1_2_2_reg_1761[0]_i_3_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => superCache_U_n_22,
      I1 => tmp13_reg_1751(1),
      I2 => tmp_55_reg_1726(1),
      O => \y_weight_1_2_2_reg_1761[0]_i_4_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[0]_i_2_n_6\,
      I1 => \y_weight_1_2_2_reg_1761[0]_i_11_n_6\,
      I2 => superCache_U_n_21,
      I3 => tmp13_reg_1751(2),
      I4 => tmp_55_reg_1726(2),
      O => \y_weight_1_2_2_reg_1761[0]_i_6_n_6\
    );
\y_weight_1_2_2_reg_1761[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[0]_i_3_n_6\,
      I1 => tmp_55_reg_1726(2),
      I2 => superCache_U_n_21,
      I3 => tmp13_reg_1751(2),
      I4 => tmp13_reg_1751(1),
      I5 => superCache_U_n_22,
      O => \y_weight_1_2_2_reg_1761[0]_i_7_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => \tmp_1_mid2_reg_1603_pp0_iter1_reg_reg_n_6_[0]\,
      I2 => \or_cond_mid2_reg_1613_pp0_iter1_reg_reg_n_6_[0]\,
      O => tmp_32_reg_17660
    );
\y_weight_1_2_2_reg_1761[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_51_reg_1686(7),
      I1 => tmp_56_reg_1736(7),
      O => \y_weight_1_2_2_reg_1761[10]_i_18_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D40000D4"
    )
        port map (
      I0 => tmp_55_reg_1726(7),
      I1 => tmp13_reg_1751(7),
      I2 => superCache_U_n_24,
      I3 => superCache_U_n_23,
      I4 => tmp13_reg_1751(8),
      O => \y_weight_1_2_2_reg_1761[10]_i_3_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp13_reg_1751(7),
      I1 => superCache_U_n_24,
      I2 => tmp_55_reg_1726(7),
      I3 => tmp_55_reg_1726(6),
      I4 => tmp13_reg_1751(6),
      I5 => superCache_U_n_25,
      O => \y_weight_1_2_2_reg_1761[10]_i_4_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => superCache_U_n_28,
      I1 => tmp13_reg_1751(8),
      I2 => superCache_U_n_23,
      I3 => superCache_U_n_27,
      O => \y_weight_1_2_2_reg_1761[10]_i_5_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718EFF00FF008E71"
    )
        port map (
      I0 => superCache_U_n_24,
      I1 => tmp13_reg_1751(7),
      I2 => tmp_55_reg_1726(7),
      I3 => superCache_U_n_28,
      I4 => tmp13_reg_1751(8),
      I5 => superCache_U_n_23,
      O => \y_weight_1_2_2_reg_1761[10]_i_6_n_6\
    );
\y_weight_1_2_2_reg_1761[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[10]_i_4_n_6\,
      I1 => tmp13_reg_1751(8),
      I2 => superCache_U_n_23,
      I3 => superCache_U_n_24,
      I4 => tmp13_reg_1751(7),
      I5 => tmp_55_reg_1726(7),
      O => \y_weight_1_2_2_reg_1761[10]_i_7_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_55_reg_1726(7),
      I1 => superCache_U_n_24,
      I2 => tmp13_reg_1751(7),
      O => \y_weight_1_2_2_reg_1761[4]_i_10_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_55_reg_1726(6),
      I1 => superCache_U_n_25,
      I2 => tmp13_reg_1751(6),
      O => \y_weight_1_2_2_reg_1761[4]_i_11_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_55_reg_1726(5),
      I1 => superCache_U_n_26,
      I2 => tmp13_reg_1751(5),
      O => \y_weight_1_2_2_reg_1761[4]_i_12_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_55_reg_1726(4),
      I1 => superCache_U_n_19,
      I2 => tmp13_reg_1751(4),
      O => \y_weight_1_2_2_reg_1761[4]_i_13_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp13_reg_1751(6),
      I1 => superCache_U_n_25,
      I2 => tmp_55_reg_1726(6),
      I3 => tmp_55_reg_1726(5),
      I4 => tmp13_reg_1751(5),
      I5 => superCache_U_n_26,
      O => \y_weight_1_2_2_reg_1761[4]_i_2_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp13_reg_1751(5),
      I1 => superCache_U_n_26,
      I2 => tmp_55_reg_1726(5),
      I3 => tmp_55_reg_1726(4),
      I4 => tmp13_reg_1751(4),
      I5 => superCache_U_n_19,
      O => \y_weight_1_2_2_reg_1761[4]_i_3_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp13_reg_1751(4),
      I1 => superCache_U_n_19,
      I2 => tmp_55_reg_1726(4),
      I3 => tmp_55_reg_1726(3),
      I4 => tmp13_reg_1751(3),
      I5 => superCache_U_n_20,
      O => \y_weight_1_2_2_reg_1761[4]_i_4_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp13_reg_1751(3),
      I1 => superCache_U_n_20,
      I2 => tmp_55_reg_1726(3),
      I3 => tmp_55_reg_1726(2),
      I4 => tmp13_reg_1751(2),
      I5 => superCache_U_n_21,
      O => \y_weight_1_2_2_reg_1761[4]_i_5_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[4]_i_2_n_6\,
      I1 => \y_weight_1_2_2_reg_1761[4]_i_10_n_6\,
      I2 => superCache_U_n_25,
      I3 => tmp13_reg_1751(6),
      I4 => tmp_55_reg_1726(6),
      O => \y_weight_1_2_2_reg_1761[4]_i_6_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[4]_i_3_n_6\,
      I1 => \y_weight_1_2_2_reg_1761[4]_i_11_n_6\,
      I2 => superCache_U_n_26,
      I3 => tmp13_reg_1751(5),
      I4 => tmp_55_reg_1726(5),
      O => \y_weight_1_2_2_reg_1761[4]_i_7_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[4]_i_4_n_6\,
      I1 => \y_weight_1_2_2_reg_1761[4]_i_12_n_6\,
      I2 => superCache_U_n_19,
      I3 => tmp13_reg_1751(4),
      I4 => tmp_55_reg_1726(4),
      O => \y_weight_1_2_2_reg_1761[4]_i_8_n_6\
    );
\y_weight_1_2_2_reg_1761[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_1_2_2_reg_1761[4]_i_5_n_6\,
      I1 => \y_weight_1_2_2_reg_1761[4]_i_13_n_6\,
      I2 => superCache_U_n_20,
      I3 => tmp13_reg_1751(3),
      I4 => tmp_55_reg_1726(3),
      O => \y_weight_1_2_2_reg_1761[4]_i_9_n_6\
    );
\y_weight_1_2_2_reg_1761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(0),
      Q => y_weight_1_2_2_reg_1761(0),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(10),
      Q => y_weight_1_2_2_reg_1761(10),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(1),
      Q => y_weight_1_2_2_reg_1761(1),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(2),
      Q => y_weight_1_2_2_reg_1761(2),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(3),
      Q => y_weight_1_2_2_reg_1761(3),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(4),
      Q => y_weight_1_2_2_reg_1761(4),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(5),
      Q => y_weight_1_2_2_reg_1761(5),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(6),
      Q => y_weight_1_2_2_reg_1761(6),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(7),
      Q => y_weight_1_2_2_reg_1761(7),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(8),
      Q => y_weight_1_2_2_reg_1761(8),
      R => '0'
    );
\y_weight_1_2_2_reg_1761_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_32_reg_17660,
      D => y_weight_1_2_2_fu_1094_p2(9),
      Q => y_weight_1_2_2_reg_1761(9),
      R => '0'
    );
\y_weight_2_2_reg_1797[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_24_reg_1731(3),
      I1 => superCache_U_n_60,
      I2 => tmp8_reg_1782(3),
      O => \y_weight_2_2_reg_1797[0]_i_11_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69696900"
    )
        port map (
      I0 => tmp8_reg_1782(2),
      I1 => superCache_U_n_61,
      I2 => tmp_24_reg_1731(2),
      I3 => superCache_U_n_62,
      I4 => tmp8_reg_1782(1),
      O => \y_weight_2_2_reg_1797[0]_i_2_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => tmp_24_reg_1731(1),
      I1 => superCache_U_n_62,
      I2 => tmp8_reg_1782(1),
      O => \y_weight_2_2_reg_1797[0]_i_3_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => superCache_U_n_62,
      I1 => tmp8_reg_1782(1),
      I2 => tmp_24_reg_1731(1),
      O => \y_weight_2_2_reg_1797[0]_i_4_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[0]_i_2_n_6\,
      I1 => \y_weight_2_2_reg_1797[0]_i_11_n_6\,
      I2 => superCache_U_n_61,
      I3 => tmp8_reg_1782(2),
      I4 => tmp_24_reg_1731(2),
      O => \y_weight_2_2_reg_1797[0]_i_6_n_6\
    );
\y_weight_2_2_reg_1797[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[0]_i_3_n_6\,
      I1 => tmp_24_reg_1731(2),
      I2 => superCache_U_n_61,
      I3 => tmp8_reg_1782(2),
      I4 => tmp8_reg_1782(1),
      I5 => superCache_U_n_62,
      O => \y_weight_2_2_reg_1797[0]_i_7_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_18_reg_1691(7),
      I1 => tmp_27_reg_1741(7),
      O => \y_weight_2_2_reg_1797[10]_i_18_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D40000D4"
    )
        port map (
      I0 => tmp_24_reg_1731(7),
      I1 => tmp8_reg_1782(7),
      I2 => superCache_U_n_64,
      I3 => superCache_U_n_63,
      I4 => tmp8_reg_1782(8),
      O => \y_weight_2_2_reg_1797[10]_i_3_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp8_reg_1782(7),
      I1 => superCache_U_n_64,
      I2 => tmp_24_reg_1731(7),
      I3 => tmp_24_reg_1731(6),
      I4 => tmp8_reg_1782(6),
      I5 => superCache_U_n_65,
      O => \y_weight_2_2_reg_1797[10]_i_4_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => superCache_U_n_68,
      I1 => tmp8_reg_1782(8),
      I2 => superCache_U_n_63,
      I3 => superCache_U_n_67,
      O => \y_weight_2_2_reg_1797[10]_i_5_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718EFF00FF008E71"
    )
        port map (
      I0 => superCache_U_n_64,
      I1 => tmp8_reg_1782(7),
      I2 => tmp_24_reg_1731(7),
      I3 => superCache_U_n_68,
      I4 => tmp8_reg_1782(8),
      I5 => superCache_U_n_63,
      O => \y_weight_2_2_reg_1797[10]_i_6_n_6\
    );
\y_weight_2_2_reg_1797[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[10]_i_4_n_6\,
      I1 => tmp8_reg_1782(8),
      I2 => superCache_U_n_63,
      I3 => superCache_U_n_64,
      I4 => tmp8_reg_1782(7),
      I5 => tmp_24_reg_1731(7),
      O => \y_weight_2_2_reg_1797[10]_i_7_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_24_reg_1731(7),
      I1 => superCache_U_n_64,
      I2 => tmp8_reg_1782(7),
      O => \y_weight_2_2_reg_1797[4]_i_10_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_24_reg_1731(6),
      I1 => superCache_U_n_65,
      I2 => tmp8_reg_1782(6),
      O => \y_weight_2_2_reg_1797[4]_i_11_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_24_reg_1731(5),
      I1 => superCache_U_n_66,
      I2 => tmp8_reg_1782(5),
      O => \y_weight_2_2_reg_1797[4]_i_12_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_24_reg_1731(4),
      I1 => superCache_U_n_59,
      I2 => tmp8_reg_1782(4),
      O => \y_weight_2_2_reg_1797[4]_i_13_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp8_reg_1782(6),
      I1 => superCache_U_n_65,
      I2 => tmp_24_reg_1731(6),
      I3 => tmp_24_reg_1731(5),
      I4 => tmp8_reg_1782(5),
      I5 => superCache_U_n_66,
      O => \y_weight_2_2_reg_1797[4]_i_2_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp8_reg_1782(5),
      I1 => superCache_U_n_66,
      I2 => tmp_24_reg_1731(5),
      I3 => tmp_24_reg_1731(4),
      I4 => tmp8_reg_1782(4),
      I5 => superCache_U_n_59,
      O => \y_weight_2_2_reg_1797[4]_i_3_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp8_reg_1782(4),
      I1 => superCache_U_n_59,
      I2 => tmp_24_reg_1731(4),
      I3 => tmp_24_reg_1731(3),
      I4 => tmp8_reg_1782(3),
      I5 => superCache_U_n_60,
      O => \y_weight_2_2_reg_1797[4]_i_4_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969006900690000"
    )
        port map (
      I0 => tmp8_reg_1782(3),
      I1 => superCache_U_n_60,
      I2 => tmp_24_reg_1731(3),
      I3 => tmp_24_reg_1731(2),
      I4 => tmp8_reg_1782(2),
      I5 => superCache_U_n_61,
      O => \y_weight_2_2_reg_1797[4]_i_5_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[4]_i_2_n_6\,
      I1 => \y_weight_2_2_reg_1797[4]_i_10_n_6\,
      I2 => superCache_U_n_65,
      I3 => tmp8_reg_1782(6),
      I4 => tmp_24_reg_1731(6),
      O => \y_weight_2_2_reg_1797[4]_i_6_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[4]_i_3_n_6\,
      I1 => \y_weight_2_2_reg_1797[4]_i_11_n_6\,
      I2 => superCache_U_n_66,
      I3 => tmp8_reg_1782(5),
      I4 => tmp_24_reg_1731(5),
      O => \y_weight_2_2_reg_1797[4]_i_7_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[4]_i_4_n_6\,
      I1 => \y_weight_2_2_reg_1797[4]_i_12_n_6\,
      I2 => superCache_U_n_59,
      I3 => tmp8_reg_1782(4),
      I4 => tmp_24_reg_1731(4),
      O => \y_weight_2_2_reg_1797[4]_i_8_n_6\
    );
\y_weight_2_2_reg_1797[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \y_weight_2_2_reg_1797[4]_i_5_n_6\,
      I1 => \y_weight_2_2_reg_1797[4]_i_13_n_6\,
      I2 => superCache_U_n_60,
      I3 => tmp8_reg_1782(3),
      I4 => tmp_24_reg_1731(3),
      O => \y_weight_2_2_reg_1797[4]_i_9_n_6\
    );
\y_weight_2_2_reg_1797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(0),
      Q => y_weight_2_2_reg_1797(0),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(10),
      Q => y_weight_2_2_reg_1797(10),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(1),
      Q => y_weight_2_2_reg_1797(1),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(2),
      Q => y_weight_2_2_reg_1797(2),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(3),
      Q => y_weight_2_2_reg_1797(3),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(4),
      Q => y_weight_2_2_reg_1797(4),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(5),
      Q => y_weight_2_2_reg_1797(5),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(6),
      Q => y_weight_2_2_reg_1797(6),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(7),
      Q => y_weight_2_2_reg_1797(7),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(8),
      Q => y_weight_2_2_reg_1797(8),
      R => '0'
    );
\y_weight_2_2_reg_1797_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sobel_filter_gmem1_m_axi_U_n_95,
      D => y_weight_2_2_fu_1316_p2(9),
      Q => y_weight_2_2_reg_1797(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_sobel_filter_0_0 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem0_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_AWVALID : out STD_LOGIC;
    m_axi_gmem0_AWREADY : in STD_LOGIC;
    m_axi_gmem0_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_WLAST : out STD_LOGIC;
    m_axi_gmem0_WVALID : out STD_LOGIC;
    m_axi_gmem0_WREADY : in STD_LOGIC;
    m_axi_gmem0_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_BVALID : in STD_LOGIC;
    m_axi_gmem0_BREADY : out STD_LOGIC;
    m_axi_gmem0_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem0_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem0_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem0_ARVALID : out STD_LOGIC;
    m_axi_gmem0_ARREADY : in STD_LOGIC;
    m_axi_gmem0_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem0_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem0_RLAST : in STD_LOGIC;
    m_axi_gmem0_RVALID : in STD_LOGIC;
    m_axi_gmem0_RREADY : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_sobel_filter_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_sobel_filter_0_0 : entity is "design_1_sobel_filter_0_0,sobel_filter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_sobel_filter_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_sobel_filter_0_0 : entity is "sobel_filter,Vivado 2018.1";
  attribute hls_module : string;
  attribute hls_module of design_1_sobel_filter_0_0 : entity is "yes";
end design_1_sobel_filter_0_0;

architecture STRUCTURE of design_1_sobel_filter_0_0 is
  signal NLW_inst_m_axi_gmem0_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM0_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM0_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM0_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM0_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM0_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_PROT_VALUE : string;
  attribute C_M_AXI_GMEM0_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM0_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM0_USER_VALUE : integer;
  attribute C_M_AXI_GMEM0_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM0_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : string;
  attribute C_M_AXI_GMEM1_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "55'b0000000000000000000000000000000000000000000000000000010";
  attribute ap_ST_fsm_pp0_stage1 : string;
  attribute ap_ST_fsm_pp0_stage1 of inst : label is "55'b0000000000000000000000000000000000000000000000000000100";
  attribute ap_ST_fsm_pp0_stage10 : string;
  attribute ap_ST_fsm_pp0_stage10 of inst : label is "55'b0000000000000000000000000000000000000000000100000000000";
  attribute ap_ST_fsm_pp0_stage11 : string;
  attribute ap_ST_fsm_pp0_stage11 of inst : label is "55'b0000000000000000000000000000000000000000001000000000000";
  attribute ap_ST_fsm_pp0_stage12 : string;
  attribute ap_ST_fsm_pp0_stage12 of inst : label is "55'b0000000000000000000000000000000000000000010000000000000";
  attribute ap_ST_fsm_pp0_stage13 : string;
  attribute ap_ST_fsm_pp0_stage13 of inst : label is "55'b0000000000000000000000000000000000000000100000000000000";
  attribute ap_ST_fsm_pp0_stage14 : string;
  attribute ap_ST_fsm_pp0_stage14 of inst : label is "55'b0000000000000000000000000000000000000001000000000000000";
  attribute ap_ST_fsm_pp0_stage15 : string;
  attribute ap_ST_fsm_pp0_stage15 of inst : label is "55'b0000000000000000000000000000000000000010000000000000000";
  attribute ap_ST_fsm_pp0_stage16 : string;
  attribute ap_ST_fsm_pp0_stage16 of inst : label is "55'b0000000000000000000000000000000000000100000000000000000";
  attribute ap_ST_fsm_pp0_stage17 : string;
  attribute ap_ST_fsm_pp0_stage17 of inst : label is "55'b0000000000000000000000000000000000001000000000000000000";
  attribute ap_ST_fsm_pp0_stage18 : string;
  attribute ap_ST_fsm_pp0_stage18 of inst : label is "55'b0000000000000000000000000000000000010000000000000000000";
  attribute ap_ST_fsm_pp0_stage19 : string;
  attribute ap_ST_fsm_pp0_stage19 of inst : label is "55'b0000000000000000000000000000000000100000000000000000000";
  attribute ap_ST_fsm_pp0_stage2 : string;
  attribute ap_ST_fsm_pp0_stage2 of inst : label is "55'b0000000000000000000000000000000000000000000000000001000";
  attribute ap_ST_fsm_pp0_stage20 : string;
  attribute ap_ST_fsm_pp0_stage20 of inst : label is "55'b0000000000000000000000000000000001000000000000000000000";
  attribute ap_ST_fsm_pp0_stage21 : string;
  attribute ap_ST_fsm_pp0_stage21 of inst : label is "55'b0000000000000000000000000000000010000000000000000000000";
  attribute ap_ST_fsm_pp0_stage22 : string;
  attribute ap_ST_fsm_pp0_stage22 of inst : label is "55'b0000000000000000000000000000000100000000000000000000000";
  attribute ap_ST_fsm_pp0_stage23 : string;
  attribute ap_ST_fsm_pp0_stage23 of inst : label is "55'b0000000000000000000000000000001000000000000000000000000";
  attribute ap_ST_fsm_pp0_stage24 : string;
  attribute ap_ST_fsm_pp0_stage24 of inst : label is "55'b0000000000000000000000000000010000000000000000000000000";
  attribute ap_ST_fsm_pp0_stage3 : string;
  attribute ap_ST_fsm_pp0_stage3 of inst : label is "55'b0000000000000000000000000000000000000000000000000010000";
  attribute ap_ST_fsm_pp0_stage4 : string;
  attribute ap_ST_fsm_pp0_stage4 of inst : label is "55'b0000000000000000000000000000000000000000000000000100000";
  attribute ap_ST_fsm_pp0_stage5 : string;
  attribute ap_ST_fsm_pp0_stage5 of inst : label is "55'b0000000000000000000000000000000000000000000000001000000";
  attribute ap_ST_fsm_pp0_stage6 : string;
  attribute ap_ST_fsm_pp0_stage6 of inst : label is "55'b0000000000000000000000000000000000000000000000010000000";
  attribute ap_ST_fsm_pp0_stage7 : string;
  attribute ap_ST_fsm_pp0_stage7 of inst : label is "55'b0000000000000000000000000000000000000000000000100000000";
  attribute ap_ST_fsm_pp0_stage8 : string;
  attribute ap_ST_fsm_pp0_stage8 of inst : label is "55'b0000000000000000000000000000000000000000000001000000000";
  attribute ap_ST_fsm_pp0_stage9 : string;
  attribute ap_ST_fsm_pp0_stage9 of inst : label is "55'b0000000000000000000000000000000000000000000010000000000";
  attribute ap_ST_fsm_pp1_stage0 : string;
  attribute ap_ST_fsm_pp1_stage0 of inst : label is "55'b0000000000000000000000000001000000000000000000000000000";
  attribute ap_ST_fsm_pp2_stage0 : string;
  attribute ap_ST_fsm_pp2_stage0 of inst : label is "55'b0000000000000000000001000000000000000000000000000000000";
  attribute ap_ST_fsm_pp3_stage0 : string;
  attribute ap_ST_fsm_pp3_stage0 of inst : label is "55'b0000000000000001000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp4_stage0 : string;
  attribute ap_ST_fsm_pp4_stage0 of inst : label is "55'b0000000000000100000000000000000000000000000000000000000";
  attribute ap_ST_fsm_pp5_stage0 : string;
  attribute ap_ST_fsm_pp5_stage0 of inst : label is "55'b0000010000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "55'b0000000000000000000000000000000000000000000000000000001";
  attribute ap_ST_fsm_state44 : string;
  attribute ap_ST_fsm_state44 of inst : label is "55'b0000000000000000000000000000100000000000000000000000000";
  attribute ap_ST_fsm_state47 : string;
  attribute ap_ST_fsm_state47 of inst : label is "55'b0000000000000000000000000010000000000000000000000000000";
  attribute ap_ST_fsm_state48 : string;
  attribute ap_ST_fsm_state48 of inst : label is "55'b0000000000000000000000000100000000000000000000000000000";
  attribute ap_ST_fsm_state49 : string;
  attribute ap_ST_fsm_state49 of inst : label is "55'b0000000000000000000000001000000000000000000000000000000";
  attribute ap_ST_fsm_state50 : string;
  attribute ap_ST_fsm_state50 of inst : label is "55'b0000000000000000000000010000000000000000000000000000000";
  attribute ap_ST_fsm_state51 : string;
  attribute ap_ST_fsm_state51 of inst : label is "55'b0000000000000000000000100000000000000000000000000000000";
  attribute ap_ST_fsm_state54 : string;
  attribute ap_ST_fsm_state54 of inst : label is "55'b0000000000000000000010000000000000000000000000000000000";
  attribute ap_ST_fsm_state55 : string;
  attribute ap_ST_fsm_state55 of inst : label is "55'b0000000000000000000100000000000000000000000000000000000";
  attribute ap_ST_fsm_state56 : string;
  attribute ap_ST_fsm_state56 of inst : label is "55'b0000000000000000001000000000000000000000000000000000000";
  attribute ap_ST_fsm_state57 : string;
  attribute ap_ST_fsm_state57 of inst : label is "55'b0000000000000000010000000000000000000000000000000000000";
  attribute ap_ST_fsm_state58 : string;
  attribute ap_ST_fsm_state58 of inst : label is "55'b0000000000000000100000000000000000000000000000000000000";
  attribute ap_ST_fsm_state67 : string;
  attribute ap_ST_fsm_state67 of inst : label is "55'b0000000000000010000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state76 : string;
  attribute ap_ST_fsm_state76 of inst : label is "55'b0000000000001000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state77 : string;
  attribute ap_ST_fsm_state77 of inst : label is "55'b0000000000010000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state78 : string;
  attribute ap_ST_fsm_state78 of inst : label is "55'b0000000000100000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state79 : string;
  attribute ap_ST_fsm_state79 of inst : label is "55'b0000000001000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state80 : string;
  attribute ap_ST_fsm_state80 of inst : label is "55'b0000000010000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state81 : string;
  attribute ap_ST_fsm_state81 of inst : label is "55'b0000000100000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state82 : string;
  attribute ap_ST_fsm_state82 of inst : label is "55'b0000001000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state86 : string;
  attribute ap_ST_fsm_state86 of inst : label is "55'b0000100000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state87 : string;
  attribute ap_ST_fsm_state87 of inst : label is "55'b0001000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state88 : string;
  attribute ap_ST_fsm_state88 of inst : label is "55'b0010000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state89 : string;
  attribute ap_ST_fsm_state89 of inst : label is "55'b0100000000000000000000000000000000000000000000000000000";
  attribute ap_ST_fsm_state90 : string;
  attribute ap_ST_fsm_state90 of inst : label is "55'b1000000000000000000000000000000000000000000000000000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem0_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem1_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem0_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem0_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem0_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.design_1_sobel_filter_0_0_sobel_filter
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem0_ARADDR(31 downto 0) => m_axi_gmem0_ARADDR(31 downto 0),
      m_axi_gmem0_ARBURST(1 downto 0) => m_axi_gmem0_ARBURST(1 downto 0),
      m_axi_gmem0_ARCACHE(3 downto 0) => m_axi_gmem0_ARCACHE(3 downto 0),
      m_axi_gmem0_ARID(0) => NLW_inst_m_axi_gmem0_ARID_UNCONNECTED(0),
      m_axi_gmem0_ARLEN(7 downto 0) => m_axi_gmem0_ARLEN(7 downto 0),
      m_axi_gmem0_ARLOCK(1 downto 0) => m_axi_gmem0_ARLOCK(1 downto 0),
      m_axi_gmem0_ARPROT(2 downto 0) => m_axi_gmem0_ARPROT(2 downto 0),
      m_axi_gmem0_ARQOS(3 downto 0) => m_axi_gmem0_ARQOS(3 downto 0),
      m_axi_gmem0_ARREADY => m_axi_gmem0_ARREADY,
      m_axi_gmem0_ARREGION(3 downto 0) => m_axi_gmem0_ARREGION(3 downto 0),
      m_axi_gmem0_ARSIZE(2 downto 0) => m_axi_gmem0_ARSIZE(2 downto 0),
      m_axi_gmem0_ARUSER(0) => NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED(0),
      m_axi_gmem0_ARVALID => m_axi_gmem0_ARVALID,
      m_axi_gmem0_AWADDR(31 downto 0) => m_axi_gmem0_AWADDR(31 downto 0),
      m_axi_gmem0_AWBURST(1 downto 0) => m_axi_gmem0_AWBURST(1 downto 0),
      m_axi_gmem0_AWCACHE(3 downto 0) => m_axi_gmem0_AWCACHE(3 downto 0),
      m_axi_gmem0_AWID(0) => NLW_inst_m_axi_gmem0_AWID_UNCONNECTED(0),
      m_axi_gmem0_AWLEN(7 downto 0) => m_axi_gmem0_AWLEN(7 downto 0),
      m_axi_gmem0_AWLOCK(1 downto 0) => m_axi_gmem0_AWLOCK(1 downto 0),
      m_axi_gmem0_AWPROT(2 downto 0) => m_axi_gmem0_AWPROT(2 downto 0),
      m_axi_gmem0_AWQOS(3 downto 0) => m_axi_gmem0_AWQOS(3 downto 0),
      m_axi_gmem0_AWREADY => m_axi_gmem0_AWREADY,
      m_axi_gmem0_AWREGION(3 downto 0) => m_axi_gmem0_AWREGION(3 downto 0),
      m_axi_gmem0_AWSIZE(2 downto 0) => m_axi_gmem0_AWSIZE(2 downto 0),
      m_axi_gmem0_AWUSER(0) => NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED(0),
      m_axi_gmem0_AWVALID => m_axi_gmem0_AWVALID,
      m_axi_gmem0_BID(0) => '0',
      m_axi_gmem0_BREADY => m_axi_gmem0_BREADY,
      m_axi_gmem0_BRESP(1 downto 0) => m_axi_gmem0_BRESP(1 downto 0),
      m_axi_gmem0_BUSER(0) => '0',
      m_axi_gmem0_BVALID => m_axi_gmem0_BVALID,
      m_axi_gmem0_RDATA(31 downto 0) => m_axi_gmem0_RDATA(31 downto 0),
      m_axi_gmem0_RID(0) => '0',
      m_axi_gmem0_RLAST => m_axi_gmem0_RLAST,
      m_axi_gmem0_RREADY => m_axi_gmem0_RREADY,
      m_axi_gmem0_RRESP(1 downto 0) => m_axi_gmem0_RRESP(1 downto 0),
      m_axi_gmem0_RUSER(0) => '0',
      m_axi_gmem0_RVALID => m_axi_gmem0_RVALID,
      m_axi_gmem0_WDATA(31 downto 0) => m_axi_gmem0_WDATA(31 downto 0),
      m_axi_gmem0_WID(0) => NLW_inst_m_axi_gmem0_WID_UNCONNECTED(0),
      m_axi_gmem0_WLAST => m_axi_gmem0_WLAST,
      m_axi_gmem0_WREADY => m_axi_gmem0_WREADY,
      m_axi_gmem0_WSTRB(3 downto 0) => m_axi_gmem0_WSTRB(3 downto 0),
      m_axi_gmem0_WUSER(0) => NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED(0),
      m_axi_gmem0_WVALID => m_axi_gmem0_WVALID,
      m_axi_gmem1_ARADDR(31 downto 0) => m_axi_gmem1_ARADDR(31 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => m_axi_gmem1_ARBURST(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => m_axi_gmem1_ARCACHE(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_inst_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 0) => m_axi_gmem1_ARLEN(7 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => m_axi_gmem1_ARLOCK(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => m_axi_gmem1_ARPROT(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => m_axi_gmem1_ARQOS(3 downto 0),
      m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
      m_axi_gmem1_ARREGION(3 downto 0) => m_axi_gmem1_ARREGION(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => m_axi_gmem1_ARSIZE(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => m_axi_gmem1_ARVALID,
      m_axi_gmem1_AWADDR(31 downto 0) => m_axi_gmem1_AWADDR(31 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => m_axi_gmem1_AWBURST(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => m_axi_gmem1_AWCACHE(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_inst_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 0) => m_axi_gmem1_AWLEN(7 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => m_axi_gmem1_AWLOCK(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => m_axi_gmem1_AWPROT(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => m_axi_gmem1_AWQOS(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWREGION(3 downto 0) => m_axi_gmem1_AWREGION(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => m_axi_gmem1_AWSIZE(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BRESP(1 downto 0) => m_axi_gmem1_BRESP(1 downto 0),
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => m_axi_gmem1_RDATA(31 downto 0),
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => m_axi_gmem1_RRESP(1 downto 0),
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_inst_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
