INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/Lab2/task5/task5.srcs/sources_1/imports/NSHcx203/Lab2/task4/task4.srcs/sources_1/new/fourbitadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/Lab2/task5/task5.srcs/sources_1/imports/NSHcx203/lab1_task1/Lab1_task1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/Lab2/task5/task5.srcs/sources_1/imports/NSHcx203/lab1_task1/Lab1_task1.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/NSHcx203/Lab2/task5/task5.srcs/sim_1/new/tb_fourbitadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fourbitadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsh1/NSHcx203/Lab2/task5/task5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
