# Impedancja Kontrolowana w PCB

## ğŸ¯ Wprowadzenie

Impedancja kontrolowana to kluczowy aspekt projektowania high-speed PCB, gdzie trace'y sÄ… projektowane z okreÅ›lonÄ… impedancjÄ… charakterystycznÄ…. Kontrola impedancji jest niezbÄ™dna dla zachowania integralnoÅ›ci sygnaÅ‚Ã³w w aplikacjach wysokiej czÄ™stotliwoÅ›ci.

## ğŸ“š Podstawy impedancji

### Definicja impedancji charakterystycznej

#### Impedancja linii transmisyjnej
```
Zâ‚€ = âˆš(L/C)

gdzie:
L = inductance per unit length
C = capacitance per unit length

Physical meaning:
- Stosunek napiÄ™cia do prÄ…du w fali biegnÄ…cej
- NiezaleÅ¼na od dÅ‚ugoÅ›ci linii
- OkreÅ›lona przez geometriÄ™ i materiaÅ‚y
```

### Kiedy impedancja ma znaczenie?

#### Kryteria projektowe
```
ReguÅ‚a rise time:
táµ£ < 2 Ã— táµ¨

gdzie:
táµ£ = rise time sygnaÅ‚u
táµ¨ = propagation delay linii

Praktyczne kryteria:
- Clock frequency >50MHz
- Rise time <2ns  
- Trace length >2.5cm (1 inch)
- Digital edges <1ns
```

#### Skutki niepasujÄ…cej impedancji
```
Signal integrity problems:
- Reflections: odbicia na koÅ„cach linii
- Ringing: oscylacje sygnaÅ‚u
- Overshoot/undershoot: przekroczenia poziomÃ³w
- EMI: promieniowanie elektromagnetyczne
- Timing errors: opÃ³Åºnienia i jitter
```

## ğŸ“ Rodzaje linii transmisyjnych

### Microstrip

#### Konfiguracja
```
Signal trace (width W)
    â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â† Solder mask
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â† Substrate (thickness H)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â† Ground plane
```

#### WzÃ³r na impedancjÄ™
```
Zâ‚€ = (87/âˆš(Îµáµ£+1.41)) Ã— ln(5.98H/(0.8W+T))

gdzie:
W = trace width
H = substrate thickness
T = trace thickness  
Îµáµ£ = dielectric constant

Typical values:
- Zâ‚€ = 50Î© most common
- Îµáµ£ = 4.3 for FR-4
- H = 0.2mm typical
```

### Stripline

#### Konfiguracja
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â† Ground plane
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â† Substrate (H1)
â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚ â† Signal trace (W)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â† Substrate (H2)  
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â† Ground plane
```

#### WzÃ³r na impedancjÄ™
```
Zâ‚€ = (60/âˆšÎµáµ£) Ã— ln(4H/(0.67Ï€(0.8W+T)))

gdzie:
H = total dielectric thickness (H1+H2)
W = trace width
T = trace thickness

Benefits:
- Better EMI shielding
- More stable impedance
- Less crosstalk
```

### Coplanar waveguide

#### Struktura
```
GND   Signal   GND
 â”‚       â”‚      â”‚
â”Œâ”´â”€â”   â”Œâ”€â”´â”€â”   â”Œâ”´â”€â”
â”‚   â”‚   â”‚   â”‚   â”‚   â”‚
â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”¤ â† Substrate
â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜ â† Ground plane
```

#### Applications
- **RF circuits**: precise impedance control
- **High-speed digital**: tight coupling control
- **Flex circuits**: limited layer count
- **Test fixtures**: probe access

## âš¡ Differential pairs

### Differential signaling basics

#### Advantages
```
Benefits:
- Common mode noise rejection
- Lower EMI emission  
- Better signal integrity
- Higher noise immunity
- Reduced power consumption
```

#### Common applications
```
Protocols using differential:
- USB: 90Î© differential
- Ethernet: 100Î© differential
- HDMI: 100Î© differential
- SATA: 100Î© differential
- DDR memory: 100Î© differential
- LVDS: 100Î© differential
```

### Differential pair design

#### Key parameters
```
Differential impedance: Zdiff
Common mode impedance: Zcommon
Single-ended impedance: Zâ‚€

Relationships:
Zdiff â‰ˆ 2 Ã— Zâ‚€ Ã— (1 - k)
gdzie k = coupling factor

Typical targets:
- Zdiff = 90Î©, 100Î©
- Zâ‚€ = 45Î©, 50Î©
```

#### Layout rules
```
Spacing rules:
- S = spacing between traces
- W = trace width
- Typical S/W ratio = 1:1 to 2:1

Length matching:
- Intra-pair matching: Â±0.05mm
- Pair-to-pair matching: Â±0.1mm
- Via matching: symmetric placement

Routing constraints:
- Keep pairs together
- Avoid via unless necessary
- Minimize layer changes
- Maintain spacing over gaps
```

## ğŸ¨ Stackup design

### 4-layer controlled impedance

#### Example stackup
```
Layer 1: Signal (0.035mm Cu)
Prepreg: 0.21mm (Îµáµ£=4.2)
Layer 2: Ground (0.035mm Cu)
Core: 1.065mm (Îµáµ£=4.5)
Layer 3: Power (0.035mm Cu)  
Prepreg: 0.21mm (Îµáµ£=4.2)
Layer 4: Signal (0.035mm Cu)

Total: 1.6mm standard
```

#### Impedance calculations
```
Layer 1 microstrip:
- Target: 50Î©
- Width: ~0.14mm
- Spacing to GND: 0.21mm

Layer 4 microstrip:
- Target: 50Î©  
- Width: ~0.14mm
- Spacing to power: 0.21mm

Differential pairs:
- Target: 100Î©
- Trace width: 0.1mm
- Spacing: 0.1mm
```

### High-speed stackup

#### 6-layer example
```
L1: Signal (microstrip 50Î©)
L2: Ground plane
L3: Signal (stripline 50Î©)
L4: Power plane
L5: Signal (stripline 50Î©)
L6: Signal (microstrip 50Î©)

Benefits:
- Multiple signal routing layers
- Excellent shielding
- Controlled impedance options
- Power integrity
```

#### Layer assignment strategy
```
Signal assignment:
L1: High-speed, length-matched signals
L3: Medium-speed signals  
L5: Low-speed signals
L6: I/O, connectors

Reference assignment:
L2: Primary ground reference
L4: Power distribution + reference
```

## ğŸ”§ Design calculations

### Impedance calculation tools

#### Hand calculations
```
Microstrip approximation:
Zâ‚€ â‰ˆ 87/âˆš(Îµáµ£+1.41) Ã— ln(5.98h/(0.8w+t))

More accurate (IPC-2141):
Include copper thickness effects
Account dla solder mask
Consider manufacturing tolerances
Surface roughness corrections
```

#### CAD tool calculators
```
Built-in calculators:
- Altium Designer: Layer Stack Manager
- KiCad: Calculator Tools
- Saturn PCB Toolkit: Free tool
- Polar Si9000: Professional tool

Capabilities:
- Multiple transmission line types
- Manufacturing tolerance analysis
- What-if scenarios
- Documentation generation
```

### Tolerance analysis

#### Manufacturing variations
```
Factors affecting impedance:
- Trace width: Â±0.025mm (Â±1 mil)
- Dielectric thickness: Â±10%
- Dielectric constant: Â±0.2
- Copper thickness: Â±20%

Total tolerance:
Typically Â±10% dla production PCB
Â±5% dla controlled impedance
Â±2% dla precision applications
```

#### Design margins
```
Design considerations:
- Specify realistic tolerances
- Account dla manufacturing spread
- Consider temperature effects
- Plan dla worst-case scenarios

Typical specifications:
- Single-ended: 50Î© Â±10%
- Differential: 100Î© Â±10%  
- High-speed: tighter tolerances
```

## ğŸ“Š Simulation and modeling

### Field solvers

#### 2D field solvers
```
Cross-section analysis:
- Saturn PCB Toolkit
- Polar Si9000  
- CST PCB Studio
- ADS LineCalc

Capabilities:
- Multi-dielectric stackups
- Coupled line analysis
- Frequency-dependent effects
- Manufacturing tolerance
```

#### 3D electromagnetic simulation
```
Full-wave analysis:
- Ansys HFSS
- CST Microwave Studio
- Keysight ADS (Momentum)
- Cadence SIwave

Applications:
- Via modeling
- Connector transitions
- Bent/curved traces
- Complex structures
```

### Measurement techniques

#### TDR (Time Domain Reflectometry)
```
TDR principles:
- Send fast edge down line
- Measure reflected signal
- Calculate impedance profile
- Identify discontinuities

Equipment needed:
- TDR instrument (or sampling scope)
- High-bandwidth probe
- 50Î© coax reference
- Calibration standards
```

#### Frequency domain measurements
```
Network analyzer methods:
- S-parameter measurements
- Impedance vs frequency
- Insertion loss
- Return loss

Calibration requirements:
- SOLT (Short-Open-Load-Thru)
- De-embedding fixtures
- Reference planes
- Measurement uncertainty
```

## ğŸ¯ High-speed design techniques

### Via design

#### Via impedance
```
Via inductance:
L â‰ˆ 5.08 Ã— h Ã— [ln(4h/d) + 1] nH

gdzie:
h = via length (board thickness)
d = via diameter

Impedance discontinuity:
Î”Z = jÏ‰L dla inductive via
Significant at >1GHz
```

#### Via optimization
```
Reduction techniques:
- Minimize via length
- Use larger via diameter
- Add ground vias nearby
- Back-drilling (remove stubs)
- Micro-vias dla HDI

Stub resonance:
f â‰ˆ c/(4 Ã— l Ã— âˆšÎµáµ£)
where l = stub length
```

### Length matching

#### Matching requirements
```
Applications needing matching:
- Clock distribution: <Â±0.1mm
- Memory interfaces: <Â±0.05mm
- High-speed serial: <Â±0.1mm
- Parallel buses: <Â±0.2mm

Delay differences:
Î”t = Î”L/(c/âˆšÎµâ‚‘ff)
where Îµâ‚‘ff = effective dielectric constant
```

#### Serpentine routing
```
Meander techniques:
- Trombone patterns
- Accordion routing
- S-curves
- Spiral inductors

Design rules:
- Maintain impedance
- Avoid sharp corners  
- Keep spacing adequate
- Minimize crosstalk
```

## ğŸ­ Manufacturing considerations

### Fabrication control

#### Process control
```
Critical parameters:
- Etch process control
- Dielectric thickness
- Registration accuracy
- Copper plating uniformity
- Surface roughness

Test coupons:
- Include on production panels
- Same stackup as design
- Test impedance after fabrication
- Statistical process control
```

#### Documentation requirements
```
Impedance control specification:
â˜ Target impedance Â± tolerance
â˜ Stackup details
â˜ Trace geometry
â˜ Test coupon requirements
â˜ Test frequency
â˜ Acceptance criteria
â˜ Test method (TDR, VNA)
```

### Cost implications

#### Controlled impedance pricing
```
Cost factors:
- Additional test coupons
- TDR/VNA testing
- Tighter process control
- Documentation requirements
- Potential rework costs

Typical adders:
- 15-30% over standard PCB
- Volume discounts available
- Express services cost more
```

## ğŸ”— PowiÄ…zane tematy
- [[pcb_design|Projektowanie PCB]] - gÅ‚Ã³wny indeks
- [[pcb_warstwy_pcb|Warstwy PCB]] - stackup design
- [[pcb_routing_sciezki|Routing ÅšcieÅ¼ek]] - high-speed routing
- [[pcb_plane_masy|PÅ‚aszczyzny Masy]] - reference planes
- [[pcb_via_i_drillholes|Via i Otwory]] - via effects on impedance
- [[pcb_emi_emc|EMI/EMC]] - signal integrity and EMC
- [[pcb_testowanie_debug|Testowanie i Debug]] - impedance testing

---

**ğŸ¯ Co dalej?**
Po opanowaniu impedancji kontrolowanej, przejdÅº do [[pcb_emi_emc|EMI/EMC]] aby zrozumieÄ‡ electromagnetic compatibility aspects, lub [[pcb_testowanie_debug|Testowania i Debug]] dla verification techniques high-speed designs.