TimeQuest Timing Analyzer report for prueba_generic
Thu May 12 20:21:42 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; prueba_generic                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period     ; Frequency ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clkin                                            ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clkin }                                            ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 833333.333 ; 0.0 MHz   ; 0.000 ; 416666.666 ; 50.00      ; 125000    ; 3           ;       ;        ;           ;            ; false    ; clkin  ; PLL1|altpll_component|auto_generated|pll1|inclk[0] ; { PLL1|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+------------+-----------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 284.74 MHz ; 284.74 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833329.821 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; clkin                                            ; 9.891      ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 416666.374 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+------------+-------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node               ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833329.821 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.430      ;
; 833330.007 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.008 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.243      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.163 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 3.088      ;
; 833330.194 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 3.056      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.267 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.984      ;
; 833330.349 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.901      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.396 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.855      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.435 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.080     ; 2.816      ;
; 833330.451 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.799      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
; 833330.492 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.081     ; 2.758      ;
+------------+-------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.403 ; DF_HZ:DF1|Clk_aux      ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.642 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.908      ;
; 0.645 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.911      ;
; 0.648 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.656 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; DF_HZ:DF1|count[13]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.925      ;
; 0.662 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; DF_HZ:DF1|count[12]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.928      ;
; 0.684 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.803 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.069      ;
; 0.960 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.226      ;
; 0.972 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.238      ;
; 0.974 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 0.977 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.980 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.246      ;
; 0.980 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.246      ;
; 0.988 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; DF_HZ:DF1|count[12]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.255      ;
; 0.993 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.260      ;
; 1.081 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.347      ;
; 1.086 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.352      ;
; 1.095 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.095 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.361      ;
; 1.096 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.098 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.364      ;
; 1.100 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.368      ;
; 1.103 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.369      ;
; 1.106 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.372      ;
; 1.106 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.372      ;
; 1.114 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.380      ;
; 1.115 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.381      ;
; 1.115 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.381      ;
; 1.119 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.120 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.386      ;
; 1.121 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.387      ;
; 1.207 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.473      ;
; 1.212 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.478      ;
; 1.221 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.487      ;
; 1.222 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.488      ;
; 1.223 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.489      ;
; 1.224 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.490      ;
; 1.226 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.492      ;
; 1.227 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.493      ;
; 1.227 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.493      ;
; 1.228 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.494      ;
; 1.229 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.495      ;
; 1.232 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.498      ;
; 1.232 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.498      ;
; 1.239 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.505      ;
; 1.240 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.506      ;
; 1.241 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.507      ;
; 1.245 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.511      ;
; 1.247 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.513      ;
; 1.333 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.599      ;
; 1.338 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.604      ;
; 1.347 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.613      ;
; 1.349 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.615      ;
; 1.350 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.616      ;
; 1.352 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.618      ;
; 1.353 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.619      ;
; 1.353 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.619      ;
; 1.354 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.620      ;
; 1.355 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.621      ;
; 1.358 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.624      ;
; 1.365 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.631      ;
; 1.366 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.632      ;
; 1.371 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.637      ;
; 1.373 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.639      ;
; 1.444 ; DF_HZ:DF1|prescaler[9] ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.708      ;
; 1.459 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.725      ;
; 1.464 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.730      ;
; 1.473 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.739      ;
; 1.475 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.741      ;
; 1.476 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.742      ;
; 1.478 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.744      ;
; 1.479 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.745      ;
; 1.484 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.750      ;
; 1.491 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.757      ;
; 1.492 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.758      ;
; 1.497 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.763      ;
; 1.585 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.851      ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 312.89 MHz ; 312.89 MHz      ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833330.137 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; clkin                                            ; 9.887      ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 416666.376 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+------------+-------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node               ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+-------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.137 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 3.123      ;
; 833330.299 ; DF_HZ:DF1|count[13]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.961      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.302 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.958      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.439 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.821      ;
; 833330.464 ; DF_HZ:DF1|count[12]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.796      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.527 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.733      ;
; 833330.601 ; DF_HZ:DF1|count[11]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.659      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.633 ; DF_HZ:DF1|count[7]      ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.627      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.682 ; DF_HZ:DF1|count[8]      ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.578      ;
; 833330.695 ; DF_HZ:DF1|count[10]     ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.072     ; 2.565      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
; 833330.732 ; DF_HZ:DF1|prescaler[10] ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.073     ; 2.527      ;
+------------+-------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.355 ; DF_HZ:DF1|Clk_aux      ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.587 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.592 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.599 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; DF_HZ:DF1|count[13]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.603 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; DF_HZ:DF1|count[12]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.625 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.745 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.873 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.116      ;
; 0.876 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.880 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.885 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.128      ;
; 0.886 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.887 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.890 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; DF_HZ:DF1|count[12]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.903 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.972 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.215      ;
; 0.983 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.227      ;
; 0.985 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.228      ;
; 0.986 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.229      ;
; 0.989 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.233      ;
; 0.995 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.240      ;
; 1.000 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.244      ;
; 1.001 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 1.003 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 1.013 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.031 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.082 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.325      ;
; 1.093 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.336      ;
; 1.094 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.095 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.338      ;
; 1.096 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.339      ;
; 1.099 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.342      ;
; 1.100 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.343      ;
; 1.100 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.343      ;
; 1.105 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.105 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.107 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.350      ;
; 1.110 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.353      ;
; 1.111 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.354      ;
; 1.111 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.354      ;
; 1.112 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.123 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.141 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.384      ;
; 1.192 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.203 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.446      ;
; 1.204 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.447      ;
; 1.206 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.449      ;
; 1.209 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.452      ;
; 1.210 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.453      ;
; 1.210 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.453      ;
; 1.215 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.458      ;
; 1.215 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.458      ;
; 1.217 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.460      ;
; 1.220 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.463      ;
; 1.221 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.464      ;
; 1.222 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.465      ;
; 1.233 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.476      ;
; 1.251 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.494      ;
; 1.287 ; DF_HZ:DF1|prescaler[9] ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.528      ;
; 1.302 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.545      ;
; 1.313 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.556      ;
; 1.314 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.557      ;
; 1.316 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.559      ;
; 1.319 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.562      ;
; 1.320 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.563      ;
; 1.325 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.568      ;
; 1.325 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.568      ;
; 1.331 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.574      ;
; 1.332 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.575      ;
; 1.343 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.586      ;
; 1.412 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.655      ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833331.665 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.182 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------+------------+---------------+
; Clock                                            ; Slack      ; End Point TNS ;
+--------------------------------------------------+------------+---------------+
; clkin                                            ; 9.574      ; 0.000         ;
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 416666.446 ; 0.000         ;
+--------------------------------------------------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                        ;
+------------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node           ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+------------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.665 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.614      ;
; 833331.739 ; DF_HZ:DF1|count[13] ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 1.539      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.767 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.512      ;
; 833331.835 ; DF_HZ:DF1|count[12] ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 1.443      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.842 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.437      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.860 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.419      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.904 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.375      ;
; 833331.913 ; DF_HZ:DF1|count[10] ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 1.365      ;
; 833331.920 ; DF_HZ:DF1|count[11] ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 1.358      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.948 ; DF_HZ:DF1|count[8]  ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.331      ;
; 833331.957 ; DF_HZ:DF1|count[7]  ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.042     ; 1.321      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
; 833331.977 ; DF_HZ:DF1|count[3]  ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833333.333   ; -0.041     ; 1.302      ;
+------------+---------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.182 ; DF_HZ:DF1|Clk_aux      ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.294 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.299 ; DF_HZ:DF1|count[13]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; DF_HZ:DF1|count[12]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.313 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[0]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.438      ;
; 0.359 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.484      ;
; 0.443 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.568      ;
; 0.449 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.452 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.582      ;
; 0.460 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; DF_HZ:DF1|count[12]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.461 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[2]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.588      ;
; 0.464 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.506 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.631      ;
; 0.508 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.633      ;
; 0.509 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.634      ;
; 0.512 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; DF_HZ:DF1|count[11]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.513 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.638      ;
; 0.515 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.516 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.518 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.526 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[3]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; DF_HZ:DF1|count[10]    ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.652      ;
; 0.527 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.652      ;
; 0.529 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[4]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.655      ;
; 0.571 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.696      ;
; 0.572 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.697      ;
; 0.574 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.699      ;
; 0.575 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.700      ;
; 0.578 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.703      ;
; 0.578 ; DF_HZ:DF1|count[9]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.703      ;
; 0.579 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.704      ;
; 0.581 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.706      ;
; 0.582 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.707      ;
; 0.584 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.709      ;
; 0.585 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.710      ;
; 0.586 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.711      ;
; 0.587 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.712      ;
; 0.588 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.713      ;
; 0.589 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.714      ;
; 0.592 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[5]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.717      ;
; 0.593 ; DF_HZ:DF1|count[8]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.718      ;
; 0.595 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[6]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.720      ;
; 0.637 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.762      ;
; 0.638 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.763      ;
; 0.640 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.765      ;
; 0.641 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.766      ;
; 0.644 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.769      ;
; 0.645 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.770      ;
; 0.647 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.772      ;
; 0.648 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.773      ;
; 0.650 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.775      ;
; 0.651 ; DF_HZ:DF1|count[6]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.776      ;
; 0.652 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.777      ;
; 0.653 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.778      ;
; 0.655 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.780      ;
; 0.656 ; DF_HZ:DF1|prescaler[9] ; DF_HZ:DF1|Clk_aux   ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.780      ;
; 0.658 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[7]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.783      ;
; 0.661 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[8]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.786      ;
; 0.703 ; DF_HZ:DF1|count[7]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.828      ;
; 0.704 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.829      ;
; 0.707 ; DF_HZ:DF1|count[1]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.832      ;
; 0.710 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.835      ;
; 0.711 ; DF_HZ:DF1|count[5]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.836      ;
; 0.713 ; DF_HZ:DF1|count[3]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.838      ;
; 0.716 ; DF_HZ:DF1|count[4]     ; DF_HZ:DF1|count[13] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.841      ;
; 0.718 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[11] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.843      ;
; 0.721 ; DF_HZ:DF1|count[2]     ; DF_HZ:DF1|count[12] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.846      ;
; 0.724 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[9]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.849      ;
; 0.727 ; DF_HZ:DF1|count[0]     ; DF_HZ:DF1|count[10] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.852      ;
; 0.746 ; DF_HZ:DF1|prescaler[9] ; DF_HZ:DF1|count[1]  ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.871      ;
+-------+------------------------+---------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                             ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 833329.821 ; 0.182 ; N/A      ; N/A     ; 9.574               ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; 833329.821 ; 0.182 ; N/A      ; N/A     ; 416666.374          ;
;  clkin                                            ; N/A        ; N/A   ; N/A      ; N/A     ; 9.574               ;
; Design-wide TNS                                   ; 0.0        ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL1|altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clkin                                            ; N/A        ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CLKout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; locked        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display0[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display0[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display0[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display0[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display0[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display0[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display0[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SelFreq[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SelFreq[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SelFreq[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; display1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display1[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display0[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display0[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; display0[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; display0[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display0[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; display0[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; display0[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; display1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display1[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display0[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display0[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; display0[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; display0[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display0[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; display0[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; display0[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CLKout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; locked        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display1[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display1[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display1[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display1[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; display1[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display1[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display0[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display0[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display0[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display0[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display0[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; display0[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; display0[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 391      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; 391      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; PLL1|altpll_component|auto_generated|pll1|clk[0] ; PLL1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clkin                                            ; clkin                                            ; Base      ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SelFreq[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelFreq[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelFreq[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKout      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDout      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SelFreq[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelFreq[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SelFreq[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CLKout      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDout      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display0[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu May 12 20:21:39 2016
Info: Command: quartus_sta Laboratorio4 -c prueba_generic
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prueba_generic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clkin clkin
    Info (332110): create_generated_clock -source {PLL1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125000 -multiply_by 3 -duty_cycle 50.00 -name {PLL1|altpll_component|auto_generated|pll1|clk[0]} {PLL1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 833329.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 833329.821               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 clkin 
    Info (332119): 416666.374               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 833330.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 833330.137               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 clkin 
    Info (332119): 416666.376               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 833331.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 833331.665               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 clkin 
    Info (332119): 416666.446               0.000 PLL1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 868 megabytes
    Info: Processing ended: Thu May 12 20:21:42 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


