\doxysection{I2\+C\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct_i2_c___handle_type_def}{}\label{struct_i2_c___handle_type_def}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2}{Instance}}
\item 
\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a}{Init}}
\item 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}{p\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd}{Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}{Xfer\+Count}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}{Xfer\+Options}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}{Previous\+State}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} \mbox{\hyperlink{struct_i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a}{Mode}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b}{Devaddress}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_a009bdd1b89c6ca994760617de151645d}{Memaddress}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_a4c670e27912a66ef89546d7006d1b06b}{Memadd\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___handle_type_def_a5b9ab6922825ed4ab1bfeef04f18b90a}{Event\+Count}}
\end{DoxyCompactItemize}


\label{doc-variable-members}
\Hypertarget{struct_i2_c___handle_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_i2_c___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!Devaddress@{Devaddress}}
\index{Devaddress@{Devaddress}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Devaddress}{Devaddress}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Devaddress}

I2C Target device address \Hypertarget{struct_i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

I2C Error code \Hypertarget{struct_i2_c___handle_type_def_a5b9ab6922825ed4ab1bfeef04f18b90a}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!EventCount@{EventCount}}
\index{EventCount@{EventCount}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{EventCount}{EventCount}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a5b9ab6922825ed4ab1bfeef04f18b90a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Event\+Count}

I2C Event counter \Hypertarget{struct_i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmarx}

I2C Rx DMA handle parameters \Hypertarget{struct_i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmatx}

I2C Tx DMA handle parameters \Hypertarget{struct_i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a} 
\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} Init}

I2C communication parameters \Hypertarget{struct_i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2} 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

I2C registers base address \Hypertarget{struct_i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

I2C locking object \Hypertarget{struct_i2_c___handle_type_def_a009bdd1b89c6ca994760617de151645d}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!Memaddress@{Memaddress}}
\index{Memaddress@{Memaddress}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Memaddress}{Memaddress}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a009bdd1b89c6ca994760617de151645d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Memaddress}

I2C Target memory address \Hypertarget{struct_i2_c___handle_type_def_a4c670e27912a66ef89546d7006d1b06b}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!MemaddSize@{MemaddSize}}
\index{MemaddSize@{MemaddSize}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{MemaddSize}{MemaddSize}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a4c670e27912a66ef89546d7006d1b06b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Memadd\+Size}

I2C Target memory address size \Hypertarget{struct_i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} Mode}

I2C communication mode \Hypertarget{struct_i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!pBuffPtr@{pBuffPtr}}
\index{pBuffPtr@{pBuffPtr}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pBuffPtr}{pBuffPtr}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e} 
uint8\+\_\+t\texorpdfstring{$\ast$}{*} p\+Buff\+Ptr}

Pointer to I2C transfer buffer \Hypertarget{struct_i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!PreviousState@{PreviousState}}
\index{PreviousState@{PreviousState}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{PreviousState}{PreviousState}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Previous\+State}

I2C communication Previous state and mode context for internal usage \Hypertarget{struct_i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!State@{State}}
\index{State@{State}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} State}

I2C communication state \Hypertarget{struct_i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!XferCount@{XferCount}}
\index{XferCount@{XferCount}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCount}{XferCount}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Xfer\+Count}

I2C transfer counter \Hypertarget{struct_i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!XferOptions@{XferOptions}}
\index{XferOptions@{XferOptions}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferOptions}{XferOptions}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Xfer\+Options}

I2C transfer options \Hypertarget{struct_i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd}\index{I2C\_HandleTypeDef@{I2C\_HandleTypeDef}!XferSize@{XferSize}}
\index{XferSize@{XferSize}!I2C\_HandleTypeDef@{I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferSize}{XferSize}}
{\footnotesize\ttfamily \label{struct_i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd} 
uint16\+\_\+t Xfer\+Size}

I2C transfer size 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__i2c_8h}{stm32f4xx\+\_\+hal\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
