
---------- Begin Simulation Statistics ----------
simSeconds                                   0.190885                       # Number of seconds simulated (Second)
simTicks                                 190885079000                       # Number of ticks simulated (Tick)
finalTick                                588872803500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   7979.32                       # Real time elapsed on the host (Second)
hostTickRate                                 23922488                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3086040                       # Number of bytes of host memory used (Byte)
simInsts                                   2069099722                       # Number of instructions simulated (Count)
simOps                                     2096946033                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   259308                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     262798                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles         760397039                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.instsAdded       2461394349                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus0.nonSpecInstsAdded        46896                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus0.instsIssued      2218938226                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsIssued      6894150                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsExamined    639622227                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus0.squashedOperandsExamined    634900974                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus0.squashedNonSpecRemoved         4098                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::samples    757818487                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::mean     2.928060                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::stdev     2.365638                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::0    205853285     27.16%     27.16% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::1     63986136      8.44%     35.61% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::2     68780306      9.08%     44.68% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::3     71123675      9.39%     54.07% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::4    115423394     15.23%     69.30% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::5    102278075     13.50%     82.80% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::6     96024328     12.67%     95.47% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::7     20003770      2.64%     98.11% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::8     14345518      1.89%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::total    757818487                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntAlu     33562602     45.68%     45.68% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntMult       717284      0.98%     46.66% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntDiv         5881      0.01%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatAdd          140      0.00%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCmp            0      0.00%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCvt            0      0.00%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMult       551311      0.75%     47.42% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMultAcc        45291      0.06%     47.48% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatDiv       494480      0.67%     48.15% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMisc       647274      0.88%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatSqrt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAddAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCvt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMisc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMult            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMultAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShift            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShiftAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdDiv            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSqrt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCvt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatDiv            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMisc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMult            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAes            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAesMix            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma2            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma3            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdPredAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemRead     37179983     50.61%     99.64% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemWrite       265771      0.36%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::No_OpClass         1451      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntAlu   1300406330     58.60%     58.60% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntMult      2322870      0.10%     58.71% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntDiv       215070      0.01%     58.72% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatAdd     55046610      2.48%     61.20% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCmp     50306777      2.27%     63.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCvt       602272      0.03%     63.49% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMult     24062595      1.08%     64.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMultAcc      2141449      0.10%     64.68% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatDiv       868671      0.04%     64.71% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMisc     37976228      1.71%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAlu       107001      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMisc        25216      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShift            5      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAes            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemRead    628041205     28.30%     94.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemWrite    116814476      5.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::total   2218938226                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.issueRate          2.918131                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.fuBusy             73470017                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus0.fuBusyRate         0.033110                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus0.intInstQueueReads   4336690057                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus0.intInstQueueWrites   2535467839                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus0.intInstQueueWakeupAccesses   1716378464                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.vecInstQueueReads    939369053                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWrites    565688532                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWakeupAccesses    451644076                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.intAluAccesses   1817037113                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus0.vecAluAccesses    475369679                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus0.squashCycles       16978704                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus0.blockCycles        79493145                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus0.unblockCycles       5859664                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus0.dispatchedInsts   2463610621                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus0.dispSquashedInsts      1702191                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus0.dispLoadInsts     648965329                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus0.dispStoreInsts    125222405                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus0.dispNonSpecInsts        41716                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus0.iqFullEvents         682029                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.lsqFullEvents       4307818                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.memOrderViolationEvents        95260                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus0.predictedTakenIncorrect     12107279                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus0.predictedNotTakenIncorrect      7453389                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus0.branchMispredicts     19560668                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus0.numInsts         2186802849                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus0.numLoadInsts      622095896                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus0.numSquashedInsts     32090069                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus0.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus0.numNop              2169376                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus0.numRefs           738418962                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus0.numBranches       206686288                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus0.numStoreInsts     116323066                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus0.numRate            2.875870                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.instsToCommit    2177834038                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus0.writebackCount   2168022540                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus0.producerInst     1726431172                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus0.consumerInst     2434439766                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus0.wbRate             2.851172                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.wbFanout           0.709170                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus0.timesIdled            16169                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus0.idleCycles          2578552                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus0.quiesceCycles       2770243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.committedInsts   1819217503                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus0.committedOps     1821819038                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus0.cpi                0.417980                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.totalCpi           0.417980                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                2.392457                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.totalIpc           2.392457                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus0.intRegfileReads   2323395193                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus0.intRegfileWrites   1451519291                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus0.vecRegfileReads    341661411                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus0.vecRegfileWrites    346134079                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus0.ccRegfileReads    651675598                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus0.ccRegfileWrites    709888136                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus0.miscRegfileReads  15447504764                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus0.miscRegfileWrites    159905917                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedLoads    648965329                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedStores    125222405                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingLoads    220523389                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingStores     37409820                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups    329361279                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted    307600972                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect     16955055                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups    262661023                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits    262260491                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.998475                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed      4240656                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect         1728                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups      1384793                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits      1219885                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses       164908                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted         2179                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.commit.commitSquashedInsts    639731830                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus0.commit.commitNonSpecStalls        42798                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus0.commit.branchMispredicts     16894929                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::samples    669702491                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::mean     2.723424                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::stdev     3.103395                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::0    252523756     37.71%     37.71% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::1    106647009     15.92%     53.63% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::2     60659088      9.06%     62.69% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::3     27170011      4.06%     66.75% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::4     34641651      5.17%     71.92% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::5     15681218      2.34%     74.26% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::6     34386546      5.13%     79.39% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::7     12829031      1.92%     81.31% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::8    125164181     18.69%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::total    669702491                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.instsCommitted   1821282318                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.opsCommitted   1823883853                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.commit.memRefs    666044196                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus0.commit.loads      555557943                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus0.commit.amos           11958                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.membars        32535                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus0.commit.branches    171638361                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus0.commit.vectorInstructions    432657712                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus0.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus0.commit.integer   1501742055                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus0.commit.functionCalls      3474763                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::No_OpClass          490      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntAlu    990405052     54.30%     54.30% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntMult      2038776      0.11%     54.41% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntDiv       204435      0.01%     54.42% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatAdd     53931277      2.96%     57.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCmp     47983437      2.63%     60.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCvt       599714      0.03%     60.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMult     23377993      1.28%     61.33% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMultAcc      2122305      0.12%     61.44% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatDiv       847794      0.05%     61.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMisc     36212166      1.99%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAlu       106391      0.01%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMisc         9822      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShift            5      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAes            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemRead    555557943     30.46%     93.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemWrite    110486253      6.06%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::total   1823883853                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.commitEligibleSamples    125164181                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data    468975891                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total    468975891                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data    468976455                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total    468976455                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data      4795284                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total      4795284                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data      4795412                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total      4795412                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data  19407584034                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total  19407584034                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data  19407584034                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total  19407584034                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data    473771175                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total    473771175                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data    473771867                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total    473771867                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.010122                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.010122                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.010122                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.010122                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data  4047.223070                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total  4047.223070                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data  4047.115041                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total  4047.115041                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs        60946                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets        54734                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs         6225                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets          455                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs     9.790522                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets   120.294505                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks      1443046                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total      1443046                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data      3335626                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total      3335626                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data      3335626                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total      3335626                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data      1459658                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total      1459658                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data      1459764                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total      1459764                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data         3003                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total         3003                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data   7168373534                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total   7168373534                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data   7171612784                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total   7171612784                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    296300250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total    296300250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.003081                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.003081                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.003081                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.003081                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data  4910.995270                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total  4910.995270                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data  4912.857684                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total  4912.857684                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 98668.081918                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 98668.081918                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements      1459351                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data        17804                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total        17804                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data           22                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total           22                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data        85000                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total        85000                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data        17826                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total        17826                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.001234                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.001234                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data  3863.636364                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total  3863.636364                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus0.data           13                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::total           13                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data            9                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total            9                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data        36000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total        36000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.000505                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.000505                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data    358599313                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total    358599313                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data      4716778                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total      4716778                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data  18698277000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total  18698277000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data    363316091                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total    363316091                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.012983                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.012983                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data  3964.205439                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total  3964.205439                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data      3292788                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total      3292788                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data      1423990                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total      1423990                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         1458                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total         1458                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data   6703454750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total   6703454750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    296300250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total    296300250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.003919                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.003919                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data  4707.515327                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total  4707.515327                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 203223.765432                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 203223.765432                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::cpu_cluster.cpus0.data          108                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::total          108                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::cpu_cluster.cpus0.data            1                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::total            1                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::cpu_cluster.cpus0.data          109                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::total          109                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::cpu_cluster.cpus0.data     0.009174                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::total     0.009174                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus0.data            1                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::total            1                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus0.data         4000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::total         4000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus0.data     0.009174                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::total     0.009174                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus0.data         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::total         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data          456                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total          456                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data          127                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total          127                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data          583                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total          583                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.217839                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.217839                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data          105                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total          105                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data      3235250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total      3235250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.180103                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.180103                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 30811.904762                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 30811.904762                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data        17716                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total        17716                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data        17716                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total        17716                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data        11155                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total        11155                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data          803                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total          803                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data      9016250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total      9016250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data        11958                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total        11958                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.067152                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.067152                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data 11228.206725                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total 11228.206725                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data          803                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total          803                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data      8815500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total      8815500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.067152                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.067152                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data 10978.206725                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total 10978.206725                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data           90                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total           90                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data         8509                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total         8509                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data    319231801                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total    319231801                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data         8599                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total         8599                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.989534                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.989534                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 37516.958632                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 37516.958632                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus0.data            2                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::total            2                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data         8507                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total         8507                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data    317099551                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total    317099551                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.989301                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.989301                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 37275.132362                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 37275.132362                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data    110376488                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total    110376488                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data        69997                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total        69997                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data    390075233                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total    390075233                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data    110446485                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total    110446485                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.000634                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.000634                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data  5572.742160                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total  5572.742160                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data        42836                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total        42836                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data        27161                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total        27161                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         1545                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total         1545                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data    147819233                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total    147819233                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.000246                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.000246                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data  5442.333972                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total  5442.333972                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   511.786937                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs    470472344                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs      1459843                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs   322.275987                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   511.786937                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.999584                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.999584                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          453                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2          453                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.884766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses    949098518                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses    949098518                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.decode.idleCycles     79091338                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus0.decode.blockedCycles    274515179                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus0.decode.runCycles    280000944                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus0.decode.unblockCycles    107232322                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus0.decode.squashCycles     16978704                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus0.decode.branchResolved    237566108                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus0.decode.branchMispred        61325                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus0.decode.decodedInsts   2728457135                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.decode.squashedInsts       241005                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker        50728                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total        50728                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker        50728                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total        50728                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         9382                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total         9382                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         9382                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total         9382                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    263021368                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total    263021368                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    263021368                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total    263021368                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker        60110                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total        60110                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker        60110                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total        60110                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.156081                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.156081                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.156081                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.156081                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 28034.680026                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 28034.680026                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 28034.680026                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 28034.680026                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks         9258                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total         9258                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         9382                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total         9382                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         9382                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total         9382                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    253639368                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total    253639368                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    253639368                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total    253639368                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.156081                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.156081                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.156081                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.156081                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 27034.680026                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 27034.680026                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 27034.680026                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 27034.680026                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements         9258                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker        50728                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total        50728                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         9382                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total         9382                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    263021368                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total    263021368                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker        60110                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total        60110                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.156081                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.156081                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 28034.680026                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 28034.680026                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         9382                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total         9382                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    253639368                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total    253639368                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.156081                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.156081                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 27034.680026                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 27034.680026                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.999925                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs        60350                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs         9382                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     6.432530                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.999925                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses       490262                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses       490262                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch.icacheStallCycles     12617623                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus0.fetch.insts      2947877177                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus0.fetch.branches    329361279                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus0.fetch.predictedBranches    267721032                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus0.fetch.cycles      728001209                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus0.fetch.squashCycles     34079220                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus0.fetch.tlbCycles       116001                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus0.fetch.miscStallCycles         6652                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingTrapStallCycles        31755                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingQuiesceStallCycles         5308                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus0.fetch.icacheWaitRetryStallCycles          329                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus0.fetch.cacheLines    438860605                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus0.fetch.icacheSquashes        15517                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.tlbSquashes          662                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::samples    757818487                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::mean     3.894329                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::stdev     3.016876                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::0    179429490     23.68%     23.68% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::1     24047327      3.17%     26.85% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::2     79615332     10.51%     37.36% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::3    106469082     14.05%     51.41% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::4     53143682      7.01%     58.42% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::5     25460554      3.36%     61.78% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::6     96893202     12.79%     74.56% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::7     14805974      1.95%     76.52% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::8    177953844     23.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::total    757818487                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.branchRate     0.433144                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus0.fetch.rate         3.876760                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst    438813489                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total    438813489                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst    438813489                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total    438813489                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst        47110                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total        47110                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst        47110                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total        47110                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst   1426761742                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total   1426761742                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst   1426761742                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total   1426761742                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst    438860599                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total    438860599                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst    438860599                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total    438860599                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.000107                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.000107                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.000107                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.000107                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 30285.751263                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 30285.751263                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 30285.751263                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 30285.751263                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs         9215                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets         1161                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs          153                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs    60.228758                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets   116.100000                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks        40308                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total        40308                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::cpu_cluster.cpus0.inst         6803                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::total         6803                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::cpu_cluster.cpus0.inst         6803                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::total         6803                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst        40307                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total        40307                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst        40307                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total        40307                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst   1146579243                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total   1146579243                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst   1146579243                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total   1146579243                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 28446.156821                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 28446.156821                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 28446.156821                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 28446.156821                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements        40308                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst    438813489                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total    438813489                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst        47110                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total        47110                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst   1426761742                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total   1426761742                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst    438860599                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total    438860599                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.000107                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.000107                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 30285.751263                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 30285.751263                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::cpu_cluster.cpus0.inst         6803                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::total         6803                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst        40307                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total        40307                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst   1146579243                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total   1146579243                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 28446.156821                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 28446.156821                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs    438854001                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs        40308                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs 10887.516151                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::2          751                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses   1316622105                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses   1316622105                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker         6003                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total         6003                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker         6003                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total         6003                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         1255                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total         1255                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         1255                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total         1255                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     46990245                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total     46990245                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     46990245                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total     46990245                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         7258                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total         7258                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         7258                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total         7258                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172913                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.172913                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172913                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.172913                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37442.426295                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 37442.426295                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37442.426295                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 37442.426295                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks         1245                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total         1245                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         1255                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total         1255                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         1255                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total         1255                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     45735245                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total     45735245                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     45735245                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total     45735245                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172913                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.172913                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172913                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.172913                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36442.426295                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 36442.426295                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36442.426295                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 36442.426295                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements         1245                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker         6003                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total         6003                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker         1255                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total         1255                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     46990245                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total     46990245                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         7258                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total         7258                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.172913                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.172913                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37442.426295                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 37442.426295                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         1255                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total         1255                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     45735245                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total     45735245                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172913                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.172913                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36442.426295                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 36442.426295                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    15.999947                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs         6897                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs         1255                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     5.495618                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    15.999947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses        59319                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses        59319                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.lsq0.forwLoads    258294023                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedLoads     93407393                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.ignoredResponses       371137                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.memOrderViolation        95260                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedStores     14736152                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.rescheduledLoads       456848                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus0.lsq0.blockedByCache         6357                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::samples    555557303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::mean     2.962957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::stdev     4.204964                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::0-9    551154102     99.21%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::10-19      4287903      0.77%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::20-29        30259      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::30-39        39748      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::40-49         3544      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::50-59         3399      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::60-69          583      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::70-79          516      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::80-89          294      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::90-99          160      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::100-109          225      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::110-119          331      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::120-129          196      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::130-139          128      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::140-149          198      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::150-159          311      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::160-169          312      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::170-179          231      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::180-189          245      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::190-199          282      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::200-209          504      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::210-219         1446      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::220-229         3085      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::230-239          391      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::240-249         1356      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::250-259          870      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::260-269         1174      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::270-279         9148      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::280-289          434      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::290-299         5259      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::overflows        10669      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::max_value         2494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::total    555557303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits    622087712                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses        37216                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits    116323053                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses         8200                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts        13114                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries          165                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            4                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults           12                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults           67                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses    622124928                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses    116331253                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits      738410765                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses        45416                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses    738456181                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks        45404                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor        45404                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          141                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        12973                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.squashedBefore        29604                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples        15800                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::mean  1519.620253                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::stdev 14187.581941                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0-32767        15637     98.97%     98.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::32768-65535           43      0.27%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::65536-98303           56      0.35%     99.59% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::98304-131071            9      0.06%     99.65% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::131072-163839           23      0.15%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::163840-196607           12      0.08%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::196608-229375            8      0.05%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::229376-262143            3      0.02%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::294912-327679            4      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::327680-360447            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::360448-393215            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::393216-425983            3      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total        15800                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples        39731                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 21865.470288                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean  7326.430768                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 48505.902582                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535        35150     88.47%     88.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071         2031      5.11%     93.58% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607         1972      4.96%     98.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143          350      0.88%     99.43% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679          158      0.40%     99.82% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215           34      0.09%     99.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751           20      0.05%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287           13      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total        39731                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples 190428408000                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::mean     0.213617                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::stdev     0.466961                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0-3 190388992500     99.98%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::4-7     24631000      0.01%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::8-11      1781750      0.00%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::12-15      1986500      0.00%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::16-19       901250      0.00%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::20-23      1323750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::24-27       294250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::28-31      6290250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::32-35      2206750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total 190428408000                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB        12973     98.92%     98.92% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB          141      1.08%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total        13114                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data        45404                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total        45404                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data        13114                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total        13114                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total        58518                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits    438862992                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses         2090                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts         1777                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries          175                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults         1750                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses    438865082                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits      438862992                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses         2090                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses    438865082                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks         2090                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor         2090                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           42                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1735                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.squashedBefore          251                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples         1839                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::mean   915.035345                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::stdev  8610.564334                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0-16383         1814     98.64%     98.64% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::16384-32767            8      0.44%     99.08% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::32768-49151            4      0.22%     99.29% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::49152-65535            2      0.11%     99.40% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::65536-81919            4      0.22%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::81920-98303            4      0.22%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::98304-114687            1      0.05%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::131072-147455            1      0.05%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::180224-196607            1      0.05%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total         1839                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples         2028                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 32100.591716                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 13481.321308                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 46622.322568                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-32767         1447     71.35%     71.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::32768-65535          127      6.26%     77.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-98303          365     18.00%     95.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-131071           27      1.33%     96.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-163839           23      1.13%     98.08% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::163840-196607           15      0.74%     98.82% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-229375            5      0.25%     99.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-262143            6      0.30%     99.36% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-294911            5      0.25%     99.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::294912-327679            1      0.05%     99.65% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::327680-360447            5      0.25%     99.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::360448-393215            1      0.05%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::393216-425983            1      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total         2028                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples  -2839539570                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::mean     0.435129                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::stdev     0.493665                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0  -1601555026     56.40%     56.40% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::1  -1239949294     43.67%    100.07% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::2      1599750     -0.06%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::3       275750     -0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::4        89250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total  -2839539570                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB         1735     97.64%     97.64% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB           42      2.36%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total         1777                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst         2090                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total         2090                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst         1777                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total         1777                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total         3867                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions           31                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples           16                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 49113974.062500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 60722075.839000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            3     18.75%     18.75% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10           13     81.25%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162647080                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total           16                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON 190350792165                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED    785823585                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.rename.squashCycles     16978704                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus0.rename.idleCycles    125035290                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus0.rename.blockCycles     91243539                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus0.rename.serializeStallCycles      9584865                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus0.rename.runCycles    335730474                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus0.rename.unblockCycles    179245615                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus0.rename.renamedInsts   2638334687                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus0.rename.ROBFullEvents       480801                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus0.rename.IQFullEvents     17447733                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus0.rename.LQFullEvents    139859599                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus0.rename.SQFullEvents       223047                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus0.rename.renamedOperands   3304177887                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus0.rename.lookups   5393929121                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus0.rename.intLookups   2846093664                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.vecLookups    391436243                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.committedMaps   2193716061                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus0.rename.undoneMaps   1110461858                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus0.rename.serializing       397944                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.tempSerializing        27742                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.skidInsts    465212404                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus0.rob.reads        3008147971                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus0.rob.writes       5015702141                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus0.thread_0.numInsts   1819217503                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps   1821819038                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles           1718610                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.instsAdded          1491522                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus1.nonSpecInstsAdded        19981                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus1.instsIssued         1460410                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsIssued         6834                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsExamined       161512                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus1.squashedOperandsExamined       107610                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus1.squashedNonSpecRemoved          410                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::samples      1304128                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::mean     1.119836                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::stdev     1.841213                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::0       812111     62.27%     62.27% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::1       156601     12.01%     74.28% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::2        78133      5.99%     80.27% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::3        80626      6.18%     86.45% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::4        66434      5.09%     91.55% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::5        50733      3.89%     95.44% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::6        33971      2.60%     98.04% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::7        21714      1.67%     99.71% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::8         3805      0.29%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::total      1304128                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntAlu        17084     48.31%     48.31% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntMult         1193      3.37%     51.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntDiv         1616      4.57%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCvt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMult            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMultAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatDiv            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMisc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatSqrt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAddAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCvt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMisc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMult            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMultAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShift            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShiftAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdDiv            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSqrt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCvt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatDiv            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMisc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMult            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAes            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAesMix            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma2            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma3            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdPredAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemRead         8307     23.49%     79.75% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemWrite         7161     20.25%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::No_OpClass          110      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntAlu      1137705     77.90%     77.91% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntMult         2726      0.19%     78.10% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntDiv          536      0.04%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShift            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAes            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.13% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemRead       169426     11.60%     89.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemWrite       149907     10.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::total      1460410                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.issueRate          0.849762                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.fuBusy                35361                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus1.fuBusyRate         0.024213                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus1.intInstQueueReads      4267143                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus1.intInstQueueWrites      1674118                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus1.intInstQueueWakeupAccesses      1447742                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.intAluAccesses      1495661                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus1.vecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus1.squashCycles           5522                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus1.blockCycles           38376                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus1.unblockCycles          2046                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus1.dispatchedInsts      1525513                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus1.dispSquashedInsts         1797                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus1.dispLoadInsts        173943                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus1.dispStoreInsts       154204                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus1.dispNonSpecInsts        12525                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus1.iqFullEvents            173                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.lsqFullEvents          1812                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.memOrderViolationEvents         1111                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus1.predictedTakenIncorrect         1695                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus1.predictedNotTakenIncorrect         2651                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus1.branchMispredicts         4346                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus1.numInsts            1453250                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus1.numLoadInsts         167860                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus1.numSquashedInsts         6420                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus1.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus1.numNop                14010                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus1.numRefs              315485                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus1.numBranches          284310                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus1.numStoreInsts        147625                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus1.numRate            0.845596                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.instsToCommit       1448677                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus1.writebackCount      1447742                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus1.producerInst         813731                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus1.consumerInst        1341347                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus1.wbRate             0.842391                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.wbFanout           0.606652                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus1.timesIdled             2976                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus1.idleCycles           414482                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus1.quiesceCycles     761945411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.committedInsts      1199826                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus1.committedOps        1349991                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus1.cpi                1.432383                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.totalCpi           1.432383                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.698137                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.totalIpc           0.698137                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus1.intRegfileReads      1669888                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus1.intRegfileWrites      1094214                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus1.ccRegfileReads       384012                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus1.ccRegfileWrites       376740                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus1.miscRegfileReads      7506685                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus1.miscRegfileWrites        15898                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedLoads       173943                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedStores       154204                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingLoads        53115                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingStores        60148                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups       323162                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted       183470                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect         4824                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups       136226                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits       132147                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.970057                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed        60169                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups         1068                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits          529                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses          539                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted          224                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.commit.commitSquashedInsts       161595                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus1.commit.commitNonSpecStalls        19571                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus1.commit.branchMispredicts         4091                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::samples      1278268                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::mean     1.066797                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::stdev     2.187930                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::0       863798     67.58%     67.58% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::1       178727     13.98%     81.56% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::2        61910      4.84%     86.40% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::3        28861      2.26%     88.66% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::4        23596      1.85%     90.50% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::5         9733      0.76%     91.27% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::6        23393      1.83%     93.10% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::7        14885      1.16%     94.26% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::8        73365      5.74%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::total      1278268                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.instsCommitted      1213487                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.opsCommitted      1363652                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.commit.memRefs       299258                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus1.commit.loads         156511                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus1.commit.amos            4641                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.membars        13853                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus1.commit.branches       264882                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus1.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus1.commit.integer      1222900                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus1.commit.functionCalls        49667                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntAlu      1061316     77.83%     77.83% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntMult         2574      0.19%     78.02% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntDiv          504      0.04%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMult            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMult            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShift            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAes            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemRead       156511     11.48%     89.53% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemWrite       142747     10.47%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::total      1363652                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.commitEligibleSamples        73365                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data       281921                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total       281921                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data       281921                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total       281921                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data         3385                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total         3385                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data         3385                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total         3385                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data    116382750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total    116382750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data    116382750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total    116382750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data       285306                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total       285306                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data       285306                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total       285306                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.011864                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.011864                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.011864                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.011864                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data 34381.905465                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total 34381.905465                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data 34381.905465                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total 34381.905465                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets           80                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets           16                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks          820                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total          820                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data         1453                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total         1453                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data         1453                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total         1453                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data         1932                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total         1932                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data         1932                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total         1932                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data           81                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total           81                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data     72032750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total     72032750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data     72032750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total     72032750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data      1460750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total      1460750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.006772                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.006772                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.006772                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.006772                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 37284.032091                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total 37284.032091                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 37284.032091                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total 37284.032091                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 18033.950617                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 18033.950617                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements         1382                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data            1                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data       144448                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total       144448                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data         2779                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total         2779                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data    106690000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total    106690000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data       147227                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total       147227                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.018876                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.018876                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data 38391.507737                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total 38391.507737                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data         1119                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total         1119                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data         1660                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total         1660                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data           54                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total           54                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data     67163250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total     67163250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data      1460750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total      1460750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.011275                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.011275                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data 40459.789157                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total 40459.789157                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 27050.925926                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 27050.925926                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data         4495                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total         4495                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data          146                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total          146                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data      3551000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total      3551000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data         4641                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total         4641                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.031459                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.031459                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data 24321.917808                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total 24321.917808                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data          146                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total          146                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data      3514500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total      3514500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.031459                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.031459                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data 24071.917808                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total 24071.917808                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data       137473                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total       137473                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data          606                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total          606                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data      9692750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total      9692750                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data       138079                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total       138079                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.004389                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.004389                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data 15994.636964                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total 15994.636964                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data          334                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total          334                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data          272                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total          272                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data           27                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total           27                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data      4869500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total      4869500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.001970                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.001970                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data 17902.573529                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total 17902.573529                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   460.999406                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs       176217                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs         1881                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs    93.682616                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   460.999406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.900389                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.900389                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          439                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::4          435                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024     0.857422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses       581773                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses       581773                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.decode.idleCycles       117426                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus1.decode.blockedCycles       909587                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus1.decode.runCycles       208132                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus1.decode.unblockCycles        63461                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus1.decode.squashCycles         5522                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus1.decode.branchResolved       129292                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus1.decode.branchMispred          852                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus1.decode.decodedInsts      1580183                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.decode.squashedInsts         2867                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker          815                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total          815                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker          815                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total          815                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total          396                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total          396                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     19282854                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total     19282854                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     19282854                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total     19282854                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker         1211                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total         1211                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker         1211                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total         1211                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.327002                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.327002                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks          396                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total          396                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total          396                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total          396                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     18886854                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total     18886854                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     18886854                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total     18886854                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.327002                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.327002                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements          396                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker          815                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total          815                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total          396                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker     19282854                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total     19282854                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker         1211                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total         1211                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.327002                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 48694.075758                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 48694.075758                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total          396                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     18886854                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total     18886854                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.327002                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 47694.075758                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 47694.075758                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs         1258                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs          396                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     3.176768                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses        10084                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses        10084                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch.icacheStallCycles       114859                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus1.fetch.insts         1481538                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus1.fetch.branches       323162                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus1.fetch.predictedBranches       192845                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus1.fetch.cycles        1084101                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus1.fetch.squashCycles        12730                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus1.fetch.tlbCycles         9224                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus1.fetch.miscStallCycles          912                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingTrapStallCycles          779                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingQuiesceStallCycles        87888                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus1.fetch.cacheLines       276150                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus1.fetch.icacheSquashes          978                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.tlbSquashes           40                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::samples      1304128                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::mean     1.271615                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::stdev     2.418997                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::0       912818     69.99%     69.99% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::1        88688      6.80%     76.80% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::2        53056      4.07%     80.86% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::3        43758      3.36%     84.22% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::4        21560      1.65%     85.87% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::5        40958      3.14%     89.01% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::6        40930      3.14%     92.15% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::7        23215      1.78%     93.93% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::8        79145      6.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::total      1304128                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.branchRate     0.188037                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus1.fetch.rate         0.862056                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst       273067                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total       273067                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst       273067                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total       273067                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst         3083                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total         3083                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst         3083                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total         3083                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst    191530250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total    191530250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst    191530250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total    191530250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst       276150                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total       276150                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst       276150                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total       276150                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.011164                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.011164                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.011164                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.011164                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs          247                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs   123.500000                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks         2549                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total         2549                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::cpu_cluster.cpus1.inst          534                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::total          534                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::cpu_cluster.cpus1.inst          534                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::total          534                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst         2549                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total         2549                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst         2549                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total         2549                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst    154023250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total    154023250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst    154023250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total    154023250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.009230                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.009230                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.009230                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.009230                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements         2549                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst       273067                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total       273067                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst         3083                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total         3083                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst    191530250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total    191530250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst       276150                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total       276150                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.011164                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.011164                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 62124.635096                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 62124.635096                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::cpu_cluster.cpus1.inst          534                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::total          534                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst         2549                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total         2549                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst    154023250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total    154023250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.009230                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.009230                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 60424.970577                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 60424.970577                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs        27768                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs         2549                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs    10.893684                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::4          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses       830999                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses       830999                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker          829                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total          829                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker          829                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total          829                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total           88                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total           88                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4458412                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total      4458412                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4458412                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total      4458412                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker          917                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total          917                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker          917                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total          917                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.095965                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.095965                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks           88                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total           88                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total           88                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total           88                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4370412                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total      4370412                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4370412                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total      4370412                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.095965                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.095965                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements           88                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker          829                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total          829                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker      4458412                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total      4458412                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker          917                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total          917                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.095965                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 50663.772727                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 50663.772727                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total           88                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4370412                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total      4370412                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.095965                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 49663.772727                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 49663.772727                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs          491                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs           88                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     5.579545                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses         7424                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses         7424                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.lsq0.forwLoads        17378                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedLoads        17432                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.memOrderViolation         1111                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedStores        11457                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.rescheduledLoads         3183                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus1.lsq0.blockedByCache            5                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::samples       156511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::mean     6.519101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::stdev    43.354791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::0-9       153944     98.36%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::10-19          835      0.53%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::20-29          372      0.24%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::30-39           42      0.03%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::40-49           76      0.05%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::50-59           34      0.02%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::60-69           21      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::70-79           11      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::80-89            4      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::90-99            3      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::100-109            3      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::110-119           34      0.02%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::120-129           19      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::130-139            5      0.00%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::140-149            4      0.00%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::170-179            2      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::180-189            3      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::200-209            6      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::210-219           19      0.01%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::220-229           63      0.04%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::230-239           21      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::240-249           18      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::250-259           21      0.01%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::260-269           18      0.01%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::270-279           37      0.02%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::280-289           28      0.02%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::290-299           16      0.01%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::overflows          852      0.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::max_value         2146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::total       156511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits       167880                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses          658                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits       147627                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses          115                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts          249                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults            3                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses       168538                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses       147742                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits         315507                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses          773                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses       316280                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks          773                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor          773                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          243                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.squashedBefore          421                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples          352                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::mean  6679.687500                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::stdev 32056.538251                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0-32767          333     94.60%     94.60% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::32768-65535            2      0.57%     95.17% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::65536-98303           11      3.12%     98.30% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::131072-163839            2      0.57%     98.86% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::229376-262143            3      0.85%     99.72% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::262144-294911            1      0.28%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total          352                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples          571                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 81791.155867                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 36939.025837                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 88348.478008                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-32767          249     43.61%     43.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::32768-65535           16      2.80%     46.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-98303          151     26.44%     72.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::98304-131071           34      5.95%     78.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-163839           33      5.78%     84.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::163840-196607           30      5.25%     89.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-229375           12      2.10%     91.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::229376-262143            9      1.58%     93.52% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-294911           15      2.63%     96.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::294912-327679            8      1.40%     97.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-360447            8      1.40%     98.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::360448-393215            2      0.35%     99.30% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.18%     99.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::425984-458751            3      0.53%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total          571                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  -2521295262                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::mean     0.512418                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::stdev     0.421006                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0-1  -2527643762    100.25%    100.25% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::2-3      3105000     -0.12%    100.13% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::4-5      1150250     -0.05%    100.08% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::6-7      1075750     -0.04%    100.04% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::8-9       427750     -0.02%    100.02% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::10-11       316000     -0.01%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::12-13        16750     -0.00%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::14-15       184250     -0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::16-17        72750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  -2521295262                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB          243     97.59%     97.59% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB            6      2.41%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total          249                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data          773                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total          773                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data          249                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total          249                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total         1022                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits       276185                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses          270                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts          142                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses       276455                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits         276185                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses          270                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses       276455                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks          270                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor          270                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          136                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.squashedBefore           10                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples          260                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::mean   508.653846                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::stdev  6106.137500                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0-8191          258     99.23%     99.23% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::40960-49151            1      0.38%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::81920-90111            1      0.38%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total          260                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples          152                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 34146.381579                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 13710.309217                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 44941.430281                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-16383          105     69.08%     69.08% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::49152-65535            3      1.97%     71.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-81919           10      6.58%     77.63% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::81920-98303           22     14.47%     92.11% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-114687            4      2.63%     94.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::114688-131071            2      1.32%     96.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-147455            2      1.32%     97.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::147456-163839            2      1.32%     98.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-180223            1      0.66%     99.34% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-212991            1      0.66%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total          152                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  -2386346118                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::mean     0.635874                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::stdev     0.481184                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0   -868931388     36.41%     36.41% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::1  -1517414730     63.59%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  -2386346118                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB          136     95.77%     95.77% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB            6      4.23%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total          142                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst          270                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total          270                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst          142                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total          142                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total          412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         2396                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         1199                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 158948844.340284                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 21049452.217761                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows            2      0.17%      0.17% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         1197     99.83%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    162653906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         1199                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON    429499636                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 190579664364                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.rename.squashCycles         5522                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus1.rename.idleCycles       142542                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus1.rename.blockCycles        58574                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus1.rename.serializeStallCycles       782459                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus1.rename.runCycles       248492                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus1.rename.unblockCycles        66539                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus1.rename.renamedInsts      1558227                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus1.rename.ROBFullEvents         1420                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus1.rename.IQFullEvents         3228                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus1.rename.LQFullEvents         7022                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus1.rename.SQFullEvents          564                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus1.rename.renamedOperands      1597261                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus1.rename.lookups      2359209                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus1.rename.intLookups      1767434                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus1.rename.committedMaps      1376718                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus1.rename.undoneMaps       220543                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus1.rename.serializing        46894                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.tempSerializing         9067                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.skidInsts       276546                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus1.rob.reads           2729442                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus1.rob.writes          3074932                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus1.thread_0.numInsts      1199826                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps      1349991                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles           4771413                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.instsAdded          2447372                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus2.nonSpecInstsAdded        30371                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus2.instsIssued         2383254                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsIssued         9090                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsExamined       314371                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus2.squashedOperandsExamined       222820                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus2.squashedNonSpecRemoved         1621                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::samples      3135783                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::mean     0.760019                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::stdev     1.606097                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::0      2320046     73.99%     73.99% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::1       270088      8.61%     82.60% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::2       142195      4.53%     87.13% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::3       119142      3.80%     90.93% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::4       103687      3.31%     94.24% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::5        78607      2.51%     96.75% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::6        62203      1.98%     98.73% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::7        28171      0.90%     99.63% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::8        11644      0.37%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::total      3135783                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntAlu        21134     39.23%     39.23% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntMult          414      0.77%     40.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntDiv         1712      3.18%     43.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatAdd            0      0.00%     43.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCmp            0      0.00%     43.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCvt            0      0.00%     43.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMult            0      0.00%     43.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMultAcc            0      0.00%     43.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatDiv            0      0.00%     43.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMisc            2      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatSqrt            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAdd            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAddAcc            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAlu            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCmp            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCvt            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMisc            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMult            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMultAcc            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShift            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShiftAcc            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdDiv            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSqrt            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAdd            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAlu            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCmp            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCvt            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatDiv            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMisc            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMult            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAdd            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAlu            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceCmp            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAes            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAesMix            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma2            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma3            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdPredAlu            0      0.00%     43.18% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemRead        18021     33.45%     76.63% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemWrite        12592     23.37%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::No_OpClass          742      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntAlu      1734249     72.77%     72.80% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntMult         2975      0.12%     72.92% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntDiv          504      0.02%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMult            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMisc          172      0.01%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAdd            5      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAlu            4      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCmp            4      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMisc           21      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMult            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShift            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAes            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.95% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemRead       364218     15.28%     88.24% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemWrite       280360     11.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::total      2383254                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.issueRate          0.499486                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.fuBusy                53875                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus2.fuBusyRate         0.022606                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus2.intInstQueueReads      7962766                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus2.intInstQueueWrites      2792861                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus2.intInstQueueWakeupAccesses      2328491                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.vecInstQueueReads         2486                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWrites         1509                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWakeupAccesses         1139                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.intAluAccesses      2435098                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus2.vecAluAccesses         1289                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus2.squashCycles          15585                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus2.blockCycles          207108                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus2.unblockCycles         46112                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus2.dispatchedInsts      2512101                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus2.dispSquashedInsts         2980                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus2.dispLoadInsts        364633                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus2.dispStoreInsts       292044                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus2.dispNonSpecInsts        21374                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus2.iqFullEvents            805                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.lsqFullEvents         44388                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.memOrderViolationEvents         2290                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus2.predictedTakenIncorrect         3467                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus2.predictedNotTakenIncorrect        11096                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus2.branchMispredicts        14563                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus2.numInsts            2357195                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus2.numLoadInsts         354447                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus2.numSquashedInsts        19348                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus2.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus2.numNop                34358                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus2.numRefs              629390                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus2.numBranches          431424                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus2.numStoreInsts        274943                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus2.numRate            0.494025                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.instsToCommit       2334864                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus2.writebackCount      2329630                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus2.producerInst        1291944                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus2.consumerInst        2155799                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus2.wbRate             0.488247                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.wbFanout           0.599288                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus2.timesIdled            10053                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus2.idleCycles          1635630                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus2.quiesceCycles     759265237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.committedInsts      1886454                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus2.committedOps        2163352                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus2.cpi                2.529303                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.totalCpi           2.529303                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.395366                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.totalIpc           0.395366                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus2.intRegfileReads      2766759                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus2.intRegfileWrites      1764442                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus2.vecRegfileReads          951                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus2.vecRegfileWrites          220                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus2.ccRegfileReads       555025                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus2.ccRegfileWrites       550518                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus2.miscRegfileReads     14302938                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus2.miscRegfileWrites        29253                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedLoads       364633                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedStores       292044                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingLoads        94246                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingStores        88686                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups       543452                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted       328871                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect        19281                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups       242310                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits       211667                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.873538                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed        87665                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect          317                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups         4882                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits         1305                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses         3577                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted         1065                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.commit.commitSquashedInsts       316796                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus2.commit.commitNonSpecStalls        28750                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus2.commit.branchMispredicts        12953                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::samples      3082947                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::mean     0.711965                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::stdev     1.833905                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::0      2399613     77.84%     77.84% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::1       295253      9.58%     87.41% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::2       106080      3.44%     90.85% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::3        49437      1.60%     92.46% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::4        40823      1.32%     93.78% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::5        25291      0.82%     94.60% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::6        30183      0.98%     95.58% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::7        21754      0.71%     96.29% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::8       114513      3.71%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::total      3082947                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.instsCommitted      1918053                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.opsCommitted      2194951                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.commit.memRefs       570838                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus2.commit.loads         309490                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus2.commit.amos            9514                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.membars        19618                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus2.commit.branches       398090                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus2.commit.vectorInstructions          957                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus2.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus2.commit.integer      1988529                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus2.commit.functionCalls        66863                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::No_OpClass          345      0.02%      0.02% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntAlu      1620581     73.83%     73.85% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntMult         2689      0.12%     73.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntDiv          436      0.02%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMult            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMisc           33      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAdd            5      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAlu            4      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCmp            4      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMisc           16      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMult            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShift            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemRead       309490     14.10%     88.09% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemWrite       261348     11.91%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::total      2194951                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.commitEligibleSamples       114513                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data       535707                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total       535707                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data       535806                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total       535806                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data        35472                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total        35472                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data        35614                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total        35614                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data   1072208640                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total   1072208640                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data   1072208640                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total   1072208640                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data       571179                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total       571179                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data       571420                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total       571420                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.062103                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.062103                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.062325                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.062325                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 30226.901218                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 30226.901218                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 30106.380637                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 30106.380637                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs        12675                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets         2128                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs         1973                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs     6.424227                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets   236.444444                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks        10240                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total        10240                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data        20171                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total        20171                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data        20171                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total        20171                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data        15301                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total        15301                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data        15443                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total        15443                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data           70                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total           70                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data    509790890                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total    509790890                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data    516465390                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total    516465390                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data      1237250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total      1237250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.026788                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.026788                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.027026                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.027026                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 33317.488399                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 33317.488399                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 33443.332902                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 33443.332902                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data        17675                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total        17675                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements        14648                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data          110                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total          110                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::cpu_cluster.cpus2.data           15                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::total           15                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus2.data       256500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::total       256500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data          125                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total          125                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::cpu_cluster.cpus2.data     0.120000                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::total     0.120000                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus2.data        17100                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::total        17100                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus2.data           12                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::total           12                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus2.data            3                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus2.data        12000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::total        12000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus2.data     0.024000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::total     0.024000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus2.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data       300335                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total       300335                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data        19068                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total        19068                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data    660496500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total    660496500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data       319403                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total       319403                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.059699                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.059699                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 34639.002517                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 34639.002517                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data         9561                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total         9561                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data         9507                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total         9507                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           46                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total           46                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data    365734500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total    365734500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data      1237250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total      1237250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.029765                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.029765                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 38470.022089                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 38470.022089                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 26896.739130                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 26896.739130                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::cpu_cluster.cpus2.data           99                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::total           99                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::cpu_cluster.cpus2.data          142                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::total          142                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::cpu_cluster.cpus2.data          241                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::total          241                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::cpu_cluster.cpus2.data     0.589212                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::total     0.589212                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus2.data          142                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::total          142                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus2.data      6674500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::total      6674500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus2.data     0.589212                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::total     0.589212                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus2.data 47003.521127                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::total 47003.521127                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::cpu_cluster.cpus2.data           84                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::total           84                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::cpu_cluster.cpus2.data           84                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::total           84                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data         8932                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total         8932                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data          582                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total          582                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data      7869750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total      7869750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data         9514                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total         9514                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.061173                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.061173                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data 13521.907216                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total 13521.907216                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::cpu_cluster.cpus2.data            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data          581                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total          581                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data      7616000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total      7616000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.061068                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.061068                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13108.433735                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total 13108.433735                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::cpu_cluster.cpus2.data           54                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::total           54                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::cpu_cluster.cpus2.data         2817                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::total         2817                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::cpu_cluster.cpus2.data     68838151                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::total     68838151                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::cpu_cluster.cpus2.data         2871                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::total         2871                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::cpu_cluster.cpus2.data     0.981191                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::total     0.981191                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus2.data 24436.688321                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::total 24436.688321                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus2.data            3                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::total            3                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus2.data         2814                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::total         2814                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus2.data     68122151                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::total     68122151                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus2.data     0.980146                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::total     0.980146                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus2.data 24208.298152                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::total 24208.298152                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data       235318                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total       235318                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data        13587                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total        13587                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data    342873989                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total    342873989                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data       248905                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total       248905                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.054587                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.054587                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 25235.444837                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 25235.444837                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data        10607                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total        10607                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data         2980                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total         2980                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           24                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total           24                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data     75934239                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total     75934239                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.011972                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.011972                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 25481.288255                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 25481.288255                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   477.514098                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs       548826                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs        15344                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    35.768118                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   477.514098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.932645                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.932645                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::1          339                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2           31                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses      1177761                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses      1177761                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.decode.idleCycles       450657                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus2.decode.blockedCycles      2238800                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus2.decode.runCycles       329902                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus2.decode.unblockCycles       100839                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus2.decode.squashCycles        15585                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus2.decode.branchResolved       201904                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus2.decode.branchMispred         6770                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus2.decode.decodedInsts      2640278                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.decode.squashedInsts        26209                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker         7194                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total         7194                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker         7194                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total         7194                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker         2759                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total         2759                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker         2759                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total         2759                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     97041491                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total     97041491                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     97041491                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total     97041491                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker         9953                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total         9953                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker         9953                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total         9953                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.277203                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.277203                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.277203                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.277203                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 35172.704241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 35172.704241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 35172.704241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 35172.704241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks         2706                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total         2706                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         2759                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total         2759                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         2759                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total         2759                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     94282491                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total     94282491                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     94282491                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total     94282491                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.277203                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.277203                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.277203                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.277203                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 34172.704241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 34172.704241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 34172.704241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 34172.704241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements         2706                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker         7194                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total         7194                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker         2759                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total         2759                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     97041491                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total     97041491                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker         9953                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total         9953                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.277203                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.277203                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 35172.704241                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 35172.704241                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         2759                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total         2759                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     94282491                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total     94282491                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.277203                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.277203                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 34172.704241                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 34172.704241                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse    15.999916                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs         9569                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs         2759                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     3.468286                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker    15.999916                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::0            3                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::1           13                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses        82383                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses        82383                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch.icacheStallCycles       534680                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus2.fetch.insts         2567851                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus2.fetch.branches       543452                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus2.fetch.predictedBranches       300637                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus2.fetch.cycles        2403347                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus2.fetch.squashCycles        44534                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus2.fetch.tlbCycles        79403                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus2.fetch.miscStallCycles         1440                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingTrapStallCycles         6708                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingQuiesceStallCycles        87507                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus2.fetch.icacheWaitRetryStallCycles          431                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus2.fetch.cacheLines       438854                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus2.fetch.icacheSquashes         7325                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.tlbSquashes          538                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::samples      3135783                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::mean     0.935075                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::stdev     2.209343                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::0      2498151     79.67%     79.67% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::1       114975      3.67%     83.33% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::2        85835      2.74%     86.07% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::3        64452      2.06%     88.13% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::4        53132      1.69%     89.82% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::5        55764      1.78%     91.60% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::6        53743      1.71%     93.31% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::7        39463      1.26%     94.57% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::8       170268      5.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::total      3135783                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.branchRate     0.113897                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus2.fetch.rate         0.538174                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst       418994                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total       418994                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst       418994                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total       418994                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst        19854                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total        19854                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst        19854                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total        19854                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst    850087494                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total    850087494                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst    850087494                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total    850087494                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst       438848                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total       438848                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst       438848                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total       438848                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.045241                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.045241                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.045241                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.045241                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 42816.938350                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 42816.938350                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 42816.938350                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 42816.938350                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs         6893                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets          570                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs          106                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs    65.028302                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets          114                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks        16507                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total        16507                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::cpu_cluster.cpus2.inst         3346                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::total         3346                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::cpu_cluster.cpus2.inst         3346                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::total         3346                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst        16508                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total        16508                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst        16508                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total        16508                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst    687456495                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total    687456495                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst    687456495                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total    687456495                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.037617                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.037617                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.037617                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.037617                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 41643.839048                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 41643.839048                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 41643.839048                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 41643.839048                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements        16507                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst       418994                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total       418994                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst        19854                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total        19854                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst    850087494                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total    850087494                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst       438848                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total       438848                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.045241                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.045241                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 42816.938350                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 42816.938350                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::cpu_cluster.cpus2.inst         3346                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::total         3346                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst        16508                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total        16508                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst    687456495                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total    687456495                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.037617                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.037617                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 41643.839048                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 41643.839048                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs       421604                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs        16507                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    25.540922                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::0          179                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::1          529                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::2           59                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses      1333051                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses      1333051                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker         5480                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total         5480                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker         5480                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total         5480                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker          851                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total          851                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker          851                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total          851                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker     34839149                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total     34839149                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker     34839149                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total     34839149                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker         6331                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total         6331                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker         6331                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total         6331                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.134418                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.134418                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.134418                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.134418                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 40939.070505                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 40939.070505                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 40939.070505                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 40939.070505                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks          823                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total          823                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          851                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total          851                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          851                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total          851                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     33988149                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total     33988149                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     33988149                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total     33988149                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.134418                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.134418                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.134418                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.134418                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 39939.070505                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 39939.070505                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 39939.070505                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 39939.070505                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements          823                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker         5480                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total         5480                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker          851                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total          851                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker     34839149                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total     34839149                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker         6331                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total         6331                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.134418                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.134418                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 40939.070505                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 40939.070505                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker          851                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total          851                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     33988149                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total     33988149                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.134418                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.134418                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 39939.070505                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 39939.070505                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse    15.999770                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs         6791                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs          851                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     7.980024                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker    15.999770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker     0.999986                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total     0.999986                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::0            5                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::1           11                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses        51499                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses        51499                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.lsq0.forwLoads        19478                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedLoads        55136                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.memOrderViolation         2290                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedStores        30696                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.rescheduledLoads         8241                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus2.lsq0.blockedByCache         1910                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::samples       309243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::mean    12.991667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::stdev    69.356635                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::0-9       290148     93.83%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::10-19         9083      2.94%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::20-29         1277      0.41%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::30-39          334      0.11%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::40-49          316      0.10%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::50-59          280      0.09%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::60-69          136      0.04%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::70-79           90      0.03%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::80-89          103      0.03%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::90-99           75      0.02%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::100-109           99      0.03%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::110-119           99      0.03%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::120-129           50      0.02%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::130-139           83      0.03%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::140-149           19      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::150-159           61      0.02%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::160-169           65      0.02%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::170-179           80      0.03%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::180-189           31      0.01%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::190-199          114      0.04%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::200-209           90      0.03%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::210-219          343      0.11%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::220-229          847      0.27%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::230-239          189      0.06%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::240-249          185      0.06%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::250-259          120      0.04%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::260-269           90      0.03%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::270-279          401      0.13%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::280-289          194      0.06%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::290-299          143      0.05%     98.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::overflows         4098      1.33%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::max_value         2702                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::total       309243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits       347727                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses         4518                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits       274993                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses         2256                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts         1786                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries          188                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults           16                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults          100                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses       352245                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses       277249                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits         622720                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses         6774                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses       629494                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks         6758                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor         6758                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           36                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1750                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.squashedBefore         3911                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples         2847                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::mean  4218.299965                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::stdev 24719.244515                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0-32767         2760     96.94%     96.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::32768-65535           11      0.39%     97.33% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::65536-98303           33      1.16%     98.49% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::98304-131071           10      0.35%     98.84% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::131072-163839           10      0.35%     99.19% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::163840-196607           12      0.42%     99.61% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::196608-229375            4      0.14%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::229376-262143            4      0.14%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::262144-294911            1      0.04%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::294912-327679            1      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::393216-425983            1      0.04%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total         2847                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples         4885                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 54531.985670                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 20309.199023                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 75466.018653                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535         3228     66.08%     66.08% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071          925     18.94%     85.02% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607          453      9.27%     94.29% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143          163      3.34%     97.63% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679           82      1.68%     99.30% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215           22      0.45%     99.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::393216-458751            9      0.18%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.02%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::589824-655359            2      0.04%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total         4885                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples  -2092999820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::mean     0.781972                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0-3  -2105971820    100.62%    100.62% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::4-7      7239500     -0.35%    100.27% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::8-11      1632500     -0.08%    100.20% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::12-15      1053250     -0.05%    100.15% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::16-19       235750     -0.01%    100.13% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::20-23       907250     -0.04%    100.09% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::24-27        44750     -0.00%    100.09% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::28-31       339000     -0.02%    100.07% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::32-35      1520000     -0.07%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total  -2092999820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB         1750     97.98%     97.98% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB           36      2.02%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total         1786                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data         6758                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total         6758                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data         1786                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total         1786                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total         8544                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits       439487                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses         1825                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts         1231                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries          171                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults          202                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses       441312                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits         439487                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses         1825                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses       441312                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks         1825                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor         1825                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           33                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1198                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.squashedBefore          189                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples         1636                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::mean  1311.430318                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::stdev 11753.006025                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0-16383         1611     98.47%     98.47% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::16384-32767            5      0.31%     98.78% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::32768-49151            1      0.06%     98.84% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::49152-65535            5      0.31%     99.14% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::65536-81919            7      0.43%     99.57% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::81920-98303            4      0.24%     99.82% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::131072-147455            1      0.06%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::229376-245759            2      0.12%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total         1636                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples         1420                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 33938.908451                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 13613.428041                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 51011.053348                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-65535         1093     76.97%     76.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-131071          273     19.23%     96.20% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::131072-196607           29      2.04%     98.24% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::196608-262143           15      1.06%     99.30% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::262144-327679            6      0.42%     99.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::327680-393215            1      0.07%     99.79% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::393216-458751            2      0.14%     99.93% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::524288-589823            1      0.07%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total         1420                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples  -2094315070                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::mean     1.053452                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0    114112574     -5.45%     -5.45% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::1  -2210198894    105.53%    100.08% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::2      1486250     -0.07%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::3       225000     -0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::4         9500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::5        50500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total  -2094315070                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB         1198     97.32%     97.32% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB           33      2.68%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total         1231                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst         1825                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total         1825                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst         1231                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total         1231                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total         3056                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         2377                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1189                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 159643784.468461                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 18336511.022606                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows            1      0.08%      0.08% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1188     99.92%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162653906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1189                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   1192701267                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 189816459733                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.rename.squashCycles        15585                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus2.rename.idleCycles       499595                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus2.rename.blockCycles       297804                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus2.rename.serializeStallCycles      1725904                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus2.rename.runCycles       383737                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus2.rename.unblockCycles       213158                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus2.rename.renamedInsts      2568704                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus2.rename.ROBFullEvents         1435                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus2.rename.IQFullEvents        23657                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus2.rename.LQFullEvents        20124                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus2.rename.SQFullEvents        91418                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus2.rename.renamedOperands      2556167                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus2.rename.lookups      3826304                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus2.rename.intLookups      2950516                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.vecLookups         1050                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.committedMaps      2171555                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus2.rename.undoneMaps       384580                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus2.rename.serializing        68280                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.tempSerializing        12315                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.skidInsts       493667                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus2.rob.reads           5477952                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus2.rob.writes          5075213                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus2.thread_0.numInsts      1886454                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps      2163352                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles           2463706                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.instsAdded          1673672                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus3.nonSpecInstsAdded        22183                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus3.instsIssued         1647365                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsIssued         6926                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsExamined       143620                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus3.squashedOperandsExamined       104270                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus3.squashedNonSpecRemoved          615                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::samples      1818947                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::mean     0.905670                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::stdev     1.689756                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::0      1250048     68.72%     68.72% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::1       186117     10.23%     78.96% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::2        93146      5.12%     84.08% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::3        91235      5.02%     89.09% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::4        83832      4.61%     93.70% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::5        53767      2.96%     96.66% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::6        34426      1.89%     98.55% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::7        20476      1.13%     99.68% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::8         5900      0.32%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::total      1818947                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntAlu        10285     33.80%     33.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntMult          277      0.91%     34.71% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntDiv          635      2.09%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatAdd            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCmp            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCvt            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMult            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMultAcc            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatDiv            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMisc            2      0.01%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatSqrt            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAdd            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAddAcc            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAlu            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCmp            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCvt            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMisc            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMult            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMultAcc            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShift            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShiftAcc            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdDiv            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSqrt            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAdd            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAlu            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCmp            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCvt            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatDiv            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMisc            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMult            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAdd            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAlu            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceCmp            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAes            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAesMix            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma2            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma3            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdPredAlu            0      0.00%     36.80% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemRead        10653     35.01%     71.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemWrite         8576     28.18%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::No_OpClass          115      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntAlu      1241962     75.39%     75.40% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntMult         1382      0.08%     75.48% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntDiv          244      0.01%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatAdd            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCvt            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMult            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMisc           59      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAdd            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAlu            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMisc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMult            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShift            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAes            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemRead       227559     13.81%     89.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemWrite       176044     10.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::total      1647365                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.issueRate          0.668653                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.fuBusy                30428                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus3.fuBusyRate         0.018471                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus3.intInstQueueReads      5150218                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus3.intInstQueueWrites      1840399                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus3.intInstQueueWakeupAccesses      1630231                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.vecInstQueueReads          813                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWrites          454                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWakeupAccesses          374                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.intAluAccesses      1677247                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus3.vecAluAccesses          431                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus3.squashCycles           6247                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus3.blockCycles           73633                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus3.unblockCycles         27947                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus3.dispatchedInsts      1714445                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus3.dispSquashedInsts         1482                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus3.dispLoadInsts        229399                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus3.dispStoreInsts       181208                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus3.dispNonSpecInsts        14270                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus3.iqFullEvents            376                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.lsqFullEvents         27074                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.memOrderViolationEvents         1393                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus3.predictedTakenIncorrect         1063                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus3.predictedNotTakenIncorrect         3955                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus3.branchMispredicts         5018                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus3.numInsts            1638727                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus3.numLoadInsts         224279                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus3.numSquashedInsts         6528                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus3.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus3.numNop                18590                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus3.numRefs              398424                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus3.numBranches          307383                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus3.numStoreInsts        174145                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus3.numRate            0.665147                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.instsToCommit       1631893                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus3.writebackCount      1630605                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus3.producerInst         914203                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus3.consumerInst        1478090                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus3.wbRate             0.661850                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.wbFanout           0.618503                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus3.timesIdled             4510                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus3.idleCycles           644759                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus3.quiesceCycles     761199441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.committedInsts      1372513                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus3.committedOps        1552235                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus3.cpi                1.795033                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.totalCpi           1.795033                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.557093                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.totalIpc           0.557093                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus3.intRegfileReads      1909995                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus3.intRegfileWrites      1239949                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus3.vecRegfileReads          328                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus3.vecRegfileWrites           47                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus3.ccRegfileReads       397733                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus3.ccRegfileWrites       392373                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus3.miscRegfileReads      9035264                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus3.miscRegfileWrites        18889                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedLoads       229399                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedStores       181208                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingLoads        62281                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingStores        63013                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups       350818                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted       202384                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect         6536                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups       151227                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits       141705                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.937035                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed        63188                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect          118                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups         1290                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits          616                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses          674                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted          307                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.commit.commitSquashedInsts       144246                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus3.commit.commitNonSpecStalls        21568                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus3.commit.branchMispredicts         4592                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::samples      1795081                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::mean     0.874637                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::stdev     2.017278                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::0      1316578     73.34%     73.34% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::1       205352     11.44%     84.78% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::2        73646      4.10%     88.89% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::3        31271      1.74%     90.63% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::4        26125      1.46%     92.08% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::5        17068      0.95%     93.03% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::6        24070      1.34%     94.38% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::7        18440      1.03%     95.40% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::8        82531      4.60%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::total      1795081                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.instsCommitted      1390323                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.opsCommitted      1570045                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.commit.memRefs       376402                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus3.commit.loads         207677                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus3.commit.amos            5834                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.membars        15205                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus3.commit.branches       291939                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus3.commit.vectorInstructions          326                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus3.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus3.commit.integer      1415280                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus3.commit.functionCalls        53207                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::No_OpClass           16      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntAlu      1192127     75.93%     75.93% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntMult         1268      0.08%     76.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntDiv          220      0.01%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMult            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMisc           12      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMult            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShift            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemRead       207677     13.23%     89.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemWrite       168725     10.75%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::total      1570045                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.commitEligibleSamples        82531                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data       353975                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total       353975                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data       354010                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total       354010                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data        11486                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total        11486                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data        11538                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total        11538                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data    374420484                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total    374420484                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data    374420484                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total    374420484                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data       365461                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total       365461                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data       365548                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total       365548                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.031429                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.031429                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.031564                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.031564                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 32597.987463                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 32597.987463                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 32451.073323                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 32451.073323                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs          775                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets           27                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs    32.291667                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets           27                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks         2529                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total         2529                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data         6509                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total         6509                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data         6509                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total         6509                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data         4977                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total         4977                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data         4999                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total         4999                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data           50                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total           50                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data    190365984                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total    190365984                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data    192017984                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total    192017984                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       845250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total       845250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.013618                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.013618                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.013675                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.013675                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 38249.142857                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 38249.142857                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 38411.279056                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 38411.279056                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data        16905                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total        16905                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements         4403                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data       194955                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total       194955                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data         7632                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total         7632                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data    259504750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total    259504750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data       202587                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total       202587                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.037673                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.037673                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 34002.194706                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 34002.194706                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data         3643                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total         3643                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data         3989                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total         3989                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           31                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total           31                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data    154468000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total    154468000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       845250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total       845250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.019690                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.019690                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 38723.489596                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 38723.489596                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 27266.129032                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 27266.129032                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data           35                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total           35                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data           52                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total           52                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data           87                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total           87                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.597701                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.597701                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data           22                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total           22                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data      1652000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total      1652000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.252874                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.252874                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 75090.909091                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 75090.909091                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data         5585                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total         5585                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data          249                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total          249                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data      4223750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total      4223750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data         5834                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total         5834                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.042681                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.042681                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data 16962.851406                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total 16962.851406                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data          249                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total          249                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data      4161500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total      4161500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.042681                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.042681                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data 16712.851406                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total 16712.851406                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data            5                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total            5                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data           13                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total           13                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data       171750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total       171750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data           18                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total           18                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.722222                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.722222                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 13211.538462                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 13211.538462                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data           13                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total           13                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data       168500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total       168500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.722222                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.722222                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12961.538462                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 12961.538462                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data       159015                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total       159015                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data         3841                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total         3841                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data    114743984                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total    114743984                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data       162856                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total       162856                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.023585                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.023585                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 29873.466285                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 29873.466285                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data         2866                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total         2866                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data          975                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total          975                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data     35729484                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total     35729484                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.005987                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.005987                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 36645.624615                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 36645.624615                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   461.574657                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs       137416                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs         4926                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    27.896062                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   461.574657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.901513                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.901513                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          422                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::4          418                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.824219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses       747750                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses       747750                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.decode.idleCycles       205701                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus3.decode.blockedCycles      1309803                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus3.decode.runCycles       224622                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus3.decode.unblockCycles        72574                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus3.decode.squashCycles         6247                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus3.decode.branchResolved       138830                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus3.decode.branchMispred         2060                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus3.decode.decodedInsts      1768762                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.decode.squashedInsts         7528                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker         2772                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total         2772                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker         2772                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total         2772                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total         1188                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total         1188                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     39287562                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total     39287562                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     39287562                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total     39287562                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         3960                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total         3960                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         3960                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total         3960                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.300000                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.300000                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks         1164                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total         1164                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total         1188                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total         1188                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     38099562                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total     38099562                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     38099562                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total     38099562                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.300000                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.300000                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements         1164                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker         2772                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total         2772                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total         1188                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     39287562                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total     39287562                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         3960                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total         3960                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.300000                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 33070.338384                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 33070.338384                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total         1188                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     38099562                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total     38099562                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.300000                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 32070.338384                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 32070.338384                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse    15.994111                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs         3924                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs         1187                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     3.305813                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker    15.994111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.999632                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.999632                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses        32868                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses        32868                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch.icacheStallCycles       245197                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus3.fetch.insts         1660983                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus3.fetch.branches       350818                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus3.fetch.predictedBranches       205509                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus3.fetch.cycles        1456355                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus3.fetch.squashCycles        16562                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus3.fetch.tlbCycles        21375                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus3.fetch.miscStallCycles          613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingTrapStallCycles         2383                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingQuiesceStallCycles        84680                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus3.fetch.icacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus3.fetch.cacheLines       298384                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus3.fetch.icacheSquashes         2518                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.tlbSquashes           99                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::samples      1818947                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::mean     1.029850                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::stdev     2.260442                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::0      1390351     76.44%     76.44% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::1        91799      5.05%     81.48% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::2        56904      3.13%     84.61% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::3        43658      2.40%     87.01% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::4        28140      1.55%     88.56% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::5        45504      2.50%     91.06% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::6        39716      2.18%     93.24% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::7        24714      1.36%     94.60% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::8        98161      5.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::total      1818947                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.branchRate     0.142394                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus3.fetch.rate         0.674181                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst       289848                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total       289848                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst       289848                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total       289848                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst         8536                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total         8536                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst         8536                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total         8536                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst    311043250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total    311043250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst    311043250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total    311043250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst       298384                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total       298384                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst       298384                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total       298384                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.028607                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.028607                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.028607                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.028607                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs         1167                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets          231                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs    55.571429                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          231                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks         7476                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total         7476                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::cpu_cluster.cpus3.inst         1060                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::total         1060                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::cpu_cluster.cpus3.inst         1060                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::total         1060                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst         7476                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total         7476                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst         7476                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total         7476                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst    259480500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total    259480500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst    259480500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total    259480500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.025055                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.025055                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.025055                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.025055                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements         7476                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst       289848                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total       289848                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst         8536                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total         8536                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst    311043250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total    311043250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst       298384                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total       298384                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.028607                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.028607                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 36438.993674                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 36438.993674                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::cpu_cluster.cpus3.inst         1060                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::total         1060                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst         7476                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total         7476                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst    259480500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total    259480500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.025055                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.025055                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 34708.467095                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 34708.467095                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs        86019                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs         7476                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs    11.506019                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::4          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses       902628                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses       902628                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker         1220                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total         1220                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker         1220                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total         1220                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total          172                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total          172                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8422828                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total      8422828                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8422828                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total      8422828                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         1392                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total         1392                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         1392                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total         1392                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.123563                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.123563                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks          161                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total          161                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total          172                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total          172                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8250828                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total      8250828                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8250828                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total      8250828                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.123563                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.123563                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements          161                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker         1220                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total         1220                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total          172                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      8422828                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total      8422828                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         1392                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total         1392                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.123563                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 48969.930233                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 48969.930233                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total          172                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8250828                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total      8250828                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.123563                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 47969.930233                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 47969.930233                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse    15.996068                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs          958                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs          172                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     5.569767                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker    15.996068                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     0.999754                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     0.999754                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses        11308                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses        11308                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.lsq0.forwLoads        16966                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedLoads        21722                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.memOrderViolation         1393                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedStores        12483                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.rescheduledLoads         4185                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus3.lsq0.blockedByCache           25                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::samples       207588                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::mean     9.121582                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::stdev    53.405303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::0-9       199476     96.09%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::10-19         3971      1.91%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::20-29          461      0.22%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::30-39           82      0.04%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::40-49          154      0.07%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::50-59          122      0.06%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::60-69           96      0.05%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::70-79           68      0.03%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::80-89           17      0.01%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::90-99           22      0.01%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::100-109           16      0.01%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::110-119           35      0.02%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::120-129           10      0.00%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::130-139           30      0.01%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::140-149           12      0.01%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::150-159           16      0.01%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::160-169           13      0.01%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::170-179            1      0.00%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::180-189           29      0.01%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::190-199          116      0.06%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::200-209           34      0.02%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::210-219          203      0.10%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::220-229          410      0.20%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::230-239           82      0.04%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::240-249           90      0.04%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::250-259           36      0.02%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::260-269           59      0.03%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::270-279          145      0.07%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::280-289           57      0.03%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::290-299           60      0.03%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::overflows         1665      0.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::max_value         2937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::total       207588                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits       223929                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses         1807                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits       174148                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses          358                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts          785                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries           69                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults            4                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults           36                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses       225736                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses       174506                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits         398077                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses         2165                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses       400242                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks         2161                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor         2161                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          767                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.squashedBefore         1029                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples         1132                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::mean  4584.584806                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::stdev 25946.136540                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0-32767         1099     97.08%     97.08% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::32768-65535            3      0.27%     97.35% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::65536-98303           11      0.97%     98.32% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::98304-131071            3      0.27%     98.59% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::131072-163839            4      0.35%     98.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::163840-196607            7      0.62%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::196608-229375            2      0.18%     99.73% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::229376-262143            2      0.18%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::294912-327679            1      0.09%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total         1132                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples         1515                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 55579.702970                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 24076.279964                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 71141.463780                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-32767          928     61.25%     61.25% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::32768-65535           70      4.62%     65.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-98303          235     15.51%     81.39% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::98304-131071           57      3.76%     85.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-163839           51      3.37%     88.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::163840-196607           99      6.53%     95.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-229375           25      1.65%     96.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::229376-262143           21      1.39%     98.09% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-294911           14      0.92%     99.01% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::294912-327679            6      0.40%     99.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-360447            5      0.33%     99.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::360448-393215            1      0.07%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-425983            3      0.20%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total         1515                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  -2470149098                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::mean     0.421775                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::stdev     0.298771                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0-3  -2474342848    100.17%    100.17% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::4-7      2356250     -0.10%    100.07% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::8-11       655750     -0.03%    100.05% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::12-15       869000     -0.04%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::16-19       188250     -0.01%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::20-23        83250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::24-27        26250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::28-31          750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::32-35        14250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  -2470149098                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB          767     97.71%     97.71% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           18      2.29%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total          785                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data         2161                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total         2161                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data          785                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total          785                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         2946                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits       298519                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          412                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          285                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid           78                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            6                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries           60                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults           56                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses       298931                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits         298519                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          412                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses       298931                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          412                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          412                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          277                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.squashedBefore           29                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          383                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::mean   428.198433                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::stdev  4631.237963                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0-8191          378     98.69%     98.69% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::8192-16383            2      0.52%     99.22% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::16384-24575            1      0.26%     99.48% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::24576-32767            1      0.26%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::81920-90111            1      0.26%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          383                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples          314                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 34647.292994                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 13882.763022                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 44961.009917                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-32767          211     67.20%     67.20% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::32768-65535           16      5.10%     72.29% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-98303           68     21.66%     93.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-131071            8      2.55%     96.50% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-163839            6      1.91%     98.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::163840-196607            4      1.27%     99.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-294911            1      0.32%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total          314                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples   -695479322                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::mean    -0.660731                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0  -1154844934    166.05%    166.05% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::1    459271612    -66.04%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::2        28750     -0.00%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::3        65250     -0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total   -695479322                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          277     97.19%     97.19% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB            8      2.81%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          285                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          285                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          285                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total          697                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         2372                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1187                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 160398630.353833                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 15271365.641432                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1187    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value      5968740                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162653906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1187                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON    615774770                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 190393174230                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.rename.squashCycles         6247                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus3.rename.idleCycles       236101                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus3.rename.blockCycles       113665                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus3.rename.serializeStallCycles      1080290                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus3.rename.runCycles       268515                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus3.rename.unblockCycles       114129                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus3.rename.renamedInsts      1740559                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus3.rename.ROBFullEvents          278                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus3.rename.IQFullEvents        13953                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus3.rename.LQFullEvents        22711                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus3.rename.SQFullEvents        19045                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus3.rename.renamedOperands      1751706                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus3.rename.lookups      2605336                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus3.rename.intLookups      1991857                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.vecLookups          328                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.committedMaps      1567605                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus3.rename.undoneMaps       184101                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus3.rename.serializing        50936                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.tempSerializing         9522                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.skidInsts       344561                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus3.rob.reads           3425868                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus3.rob.writes          3451108                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus3.thread_0.numInsts      1372513                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps      1552235                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker         6484                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker          724                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst        25481                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data      1434754                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker          202                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker           42                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst          787                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data          572                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker         1659                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker          416                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst         7462                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data         6556                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker          740                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker           67                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst         4300                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data         2266                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      1492512                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker         6484                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker          724                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst        25481                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data      1434754                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker          202                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker           42                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst          787                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data          572                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker         1659                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker          416                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst         7462                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data         6556                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker          740                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker           67                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst         4300                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data         2266                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      1492512                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         2708                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker          508                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst        14819                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data        14967                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker           46                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst         1762                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data          753                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker          996                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker          386                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst         9046                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data         5175                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker          417                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst         3176                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data         2279                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total        57323                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         2708                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker          508                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst        14819                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data        14967                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker           46                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst         1762                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data          753                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker          996                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker          386                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst         9046                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data         5175                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker          417                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst         3176                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data         2279                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total        57323                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    216780999                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     41270500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst   1041946245                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data   1097708748                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17562750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4099750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst    150076500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data     69703250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     84266750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker     31217750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst    654228746                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data    418691746                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     33661750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7744000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst    241447500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data    181598500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total   4292005484                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    216780999                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     41270500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst   1041946245                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data   1097708748                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17562750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4099750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst    150076500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data     69703250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     84266750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker     31217750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst    654228746                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data    418691746                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     33661750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7744000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst    241447500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data    181598500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total   4292005484                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker         9192                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         1232                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst        40300                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data      1449721                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst         2549                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data         1325                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker         2655                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker          802                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst        16508                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data        11731                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         1157                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker          158                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst         7476                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data         4545                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      1549835                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker         9192                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         1232                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst        40300                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data      1449721                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst         2549                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data         1325                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker         2655                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker          802                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst        16508                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data        11731                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         1157                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker          158                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst         7476                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data         4545                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      1549835                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.294604                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.412338                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.367717                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.010324                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.522727                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.691251                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.568302                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.375141                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.481297                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.547977                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.441139                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.360415                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.424826                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.501430                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.036987                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.294604                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.412338                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.367717                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.010324                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.522727                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.691251                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.568302                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.375141                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.481297                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.547977                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.441139                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.360415                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.424826                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.501430                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.036987                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 80052.067578                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81241.141732                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 70311.508536                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 73341.935458                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 90529.639175                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker        89125                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 85173.950057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 92567.397078                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84605.170683                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker        80875                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 72322.434888                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 80906.617585                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80723.621103                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 85098.901099                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 76022.512594                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 79683.413778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 74874.055510                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 80052.067578                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81241.141732                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 70311.508536                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 73341.935458                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 90529.639175                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker        89125                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 85173.950057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 92567.397078                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84605.170683                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker        80875                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 72322.434888                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 80906.617585                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80723.621103                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 85098.901099                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 76022.512594                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 79683.413778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 74874.055510                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks        14935                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total        14935                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            5                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst            7                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data         1046                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst           16                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.dtb_walker            3                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst           21                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.data          327                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            4                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst           10                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data           98                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total         1543                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            5                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst            7                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data         1046                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst           16                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.dtb_walker            3                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst           21                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.data          327                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            4                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst           10                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data           98                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total         1543                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2703                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          506                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst        14812                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data        13921                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           45                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst         1746                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data          751                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          993                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          385                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst         9025                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data         4848                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst         3166                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data         2181                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total        55780                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2703                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          506                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst        14812                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data        13921                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           45                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst         1746                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data          751                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          993                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          385                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst         9025                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data         4848                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst         3166                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data         2181                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         4607                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total        60387                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data         3003                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data           81                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data           70                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data           50                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total         3204                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    213075999                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     40535750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst   1023176249                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data   1041256498                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17320250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      3978750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst    147129501                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data     68745000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     82840750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     30694250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst    641912748                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data    397571750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     32937750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7630001                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst    237050001                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data    173948500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total   4159803747                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    213075999                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     40535750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst   1023176249                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data   1041256498                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17320250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      3978750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst    147129501                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data     68745000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     82840750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     30694250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst    641912748                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data    397571750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     32937750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7630001                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst    237050001                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data    173948500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    472727927                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total   4632531674                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    291924500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data      1298750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data      1098750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       751500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total    295073500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.294060                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.410714                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.367543                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.009603                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.511364                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.684974                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.566792                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.374011                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.480050                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.546705                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.413264                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.356958                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.423488                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.479868                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.035991                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.294060                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.410714                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.367543                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.009603                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.511364                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.684974                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.566792                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.374011                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.480050                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.546705                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.413264                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.356958                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.423488                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.479868                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.038964                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78829.448391                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80110.177866                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 69077.521537                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 74797.535953                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 89279.639175                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 88416.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 84266.609966                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 91537.949401                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83424.723061                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79725.324675                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 71126.066260                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 82007.374175                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79752.421308                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 83846.164835                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 74873.657928                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 79756.304448                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 74575.183704                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78829.448391                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80110.177866                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 69077.521537                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 74797.535953                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 89279.639175                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 88416.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 84266.609966                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 91537.949401                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83424.723061                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79725.324675                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 71126.066260                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 82007.374175                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79752.421308                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 83846.164835                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 74873.657928                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 79756.304448                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 102610.793792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 76714.055575                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 97210.955711                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 16033.950617                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 15696.428571                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data        15030                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 92095.349563                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements             24839                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks        15151                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total        15151                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         4607                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total         4607                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    472727927                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    472727927                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 102610.793792                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 102610.793792                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data          833                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data            6                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus2.data          420                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data           13                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total         1272                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data         7793                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus2.data         2475                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data           13                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total        10283                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus2.data        50000                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus3.data        12500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::total        62500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data         8626                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data            8                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus2.data         2895                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data           26                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total        11555                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.903431                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.250000                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus2.data     0.854922                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.889918                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus2.data    20.202020                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus3.data   961.538462                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     6.077993                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus2.data            1                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data         7793                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data         2474                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data           13                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total        10282                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data    288522770                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data        25750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data     59512895                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data       160250                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    348221665                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     0.903431                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.250000                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data     0.854577                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.889831                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 37023.324779                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data        12875                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data 24055.333468                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12326.923077                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 33867.113888                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker         6484                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker          724                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst        25481                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker          202                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker           42                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst          787                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker         1659                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker          416                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst         7462                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker          740                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker           67                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst         4300                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total        48364                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         2708                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker          508                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst        14819                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker           46                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst         1762                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker          996                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker          386                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst         9046                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker          417                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst         3176                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total        34149                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    216780999                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     41270500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst   1041946245                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker     17562750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker      4099750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst    150076500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker     84266750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker     31217750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst    654228746                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     33661750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      7744000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst    241447500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total   2524303240                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker         9192                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         1232                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst        40300                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst         2549                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker         2655                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker          802                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst        16508                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         1157                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker          158                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst         7476                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total        82513                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.294604                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.412338                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.367717                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.522727                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.691251                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.375141                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.481297                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.547977                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.360415                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.424826                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.413862                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 80052.067578                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81241.141732                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 70311.508536                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 90529.639175                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker        89125                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 85173.950057                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84605.170683                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker        80875                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 72322.434888                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80723.621103                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 85098.901099                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 76022.512594                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 73920.268236                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker            5                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst            7                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker            1                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst           16                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.dtb_walker            3                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.itb_walker            1                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst           21                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker            4                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst           10                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total           70                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2703                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker          506                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst        14812                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker           45                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst         1746                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker          993                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker          385                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst         9025                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst         3166                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        34079                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    213075999                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     40535750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst   1023176249                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17320250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      3978750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst    147129501                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker     82840750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     30694250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst    641912748                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     32937750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7630001                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst    237050001                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   2478281999                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.294060                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.410714                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.367543                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.511364                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.684974                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.374011                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.480050                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.546705                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.356958                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.423488                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.413014                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78829.448391                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80110.177866                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 69077.521537                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 89279.639175                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 88416.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 84266.609966                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83424.723061                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79725.324675                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 71126.066260                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79752.421308                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 83846.164835                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 74873.657928                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 72721.676076                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data        26308                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data          101                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data         1918                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data          477                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total        28804                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data          572                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data           70                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data          900                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data          442                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total         1984                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data     43866250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data      6158000                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data     70105000                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data     35399750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total    155529000                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data        26880                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data          171                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data         2818                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data          919                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total        30788                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.021280                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.409357                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.319375                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.480958                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.064441                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 76689.248252                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 87971.428571                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 77894.444444                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 80089.932127                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 78391.633065                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus0.data           37                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus2.data          225                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data           97                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total          359                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data          535                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data           70                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data          675                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data          345                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total         1625                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data     39981500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data      6070500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data     59271500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data     30076750                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total    135400250                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.019903                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.409357                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.239532                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.375408                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.052780                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 74731.775701                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 86721.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 87809.629630                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 87178.985507                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 83323.230769                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         1458                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data           54                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           46                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           31                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1589                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    291924500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data      1298750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data      1098750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       751500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    295073500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 200222.565158                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 24050.925926                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 23885.869565                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 24241.935484                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 185697.608559                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data      1408446                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data          471                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data         4638                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data         1789                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1415344                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data        14395                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data          683                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data         4275                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data         1837                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total        21190                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data   1053842498                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data     63545250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data    348586746                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data    146198750                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total   1612173244                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data      1422841                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data         1154                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data         8913                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data         3626                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1436534                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.010117                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.591854                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.479636                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.506619                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.014751                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 73208.926572                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 93038.433382                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 81540.759298                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 79585.601524                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 76081.795375                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data         1009                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data            2                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus2.data          102                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data            1                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total         1114                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data        13386                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data          681                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data         4173                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data         1836                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        20076                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data   1001274998                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data     62674500                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data    338300250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data    143871750                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   1546121498                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.009408                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.590121                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.468193                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.506343                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.013975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 74800.164201                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 92033.039648                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 81068.835370                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 78361.519608                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 77013.423889                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data           58                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data            5                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data           66                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data           42                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total          171                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data          313                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data          101                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data          222                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data          141                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total          777                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data      2706750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data       276250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data      1061500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data       512250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total      4556750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data          371                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data          106                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data          288                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data          183                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total          948                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.843666                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.952830                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.770833                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.770492                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.819620                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data  8647.763578                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  2735.148515                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  4781.531532                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  3632.978723                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  5864.543115                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data          313                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data          101                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data          222                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data          141                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total          777                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data      3932000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data      1267750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data      2807000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data      1782000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total      9788750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.843666                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.952830                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.770833                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.770492                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.819620                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12562.300319                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12551.980198                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12644.144144                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12638.297872                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12598.133848                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         1545                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data           27                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           24                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total         1615                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks        53965                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total        53965                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks        53965                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total        53965                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      1456635                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      1456635                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1456635                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      1456635                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses        55780                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued        12507                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused         2913                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful         1454                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.116255                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.025404                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache         1854                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR         6046                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate         7900                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified        15121                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit         2143                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand          267                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage         3135                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15464.267858                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         3012657                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       1510455                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.994536                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick              0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 14434.683108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.data     6.236000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus2.data     1.067934                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus3.data     0.025390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher  1022.255425                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.881023                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.data     0.000381                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus2.data     0.000065                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus3.data     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.062394                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.943864                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022          384                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          206                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        15512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::0            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1           33                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2          180                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::4          164                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1           36                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          145                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::4           23                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0          267                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1         1691                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         7495                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3          357                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4         5702                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.012573                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.946777                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses      50954664                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses     50954664                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq         1589                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      1523927                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq         1615                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp         1615                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      1471570                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean        82681                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict        88800                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq         8151                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq         1813                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp         1813                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq        31153                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp        31153                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq        82931                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1439407                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq        11563                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp        11563                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       120916                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4384652                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         3732                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        27832                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         7647                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         5062                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          264                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1188                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        49522                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        45734                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         2476                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         8120                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        22428                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        14505                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          491                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         3509                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total      4698078                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      5158976                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    185143544                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       158528                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1180800                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       326272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       137604                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        11264                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        50688                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2112896                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1406422                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       104000                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       343104                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       956928                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       452930                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        20416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       148544                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    197712916                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops              93266                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic      1189824                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples      1659493                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.117317                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.566078                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      1563585     94.22%     94.22% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1        44408      2.68%     96.90% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2        22514      1.36%     98.25% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3        17791      1.07%     99.33% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4         8848      0.53%     99.86% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5          191      0.01%     99.87% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6          533      0.03%     99.90% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7          844      0.05%     99.95% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8          590      0.04%     99.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9          185      0.01%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10            4      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           10                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total      1659493                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   1169847908                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy     20175912                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy    729057957                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy       425998                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy      1381492                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy      3746466                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy      2582709                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy        86000                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy       595245                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy       628496                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy      4693988                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy      1283710                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy      1022742                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy        44249                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy       198498                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy      8265700                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy      7194947                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests      3132426                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      1546286                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests        58520                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops        56243                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops        26060                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops        30183                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                 1316                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                1316                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                1455                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp               1455                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           88                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5454                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         5542                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    5542                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           66                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5454                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         5520                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     5520                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy               87000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy            5470000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy            4087000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples     14935.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples      2703.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples       506.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples     14813.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples     13871.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples       194.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples        45.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples      1746.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples       751.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples       993.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples       385.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples      9024.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples      4850.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples       413.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples        91.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples      3166.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples      2178.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      4292.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.201574158000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds          821                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds          821                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState             169646                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState             14154                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                      60068                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                     14935                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                    60068                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                   14935                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                    47                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.44                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     24.16                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                60068                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6               14935                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                  31430                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                  13525                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                   5667                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                   3158                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                   1776                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                   1050                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                    678                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                    511                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                    430                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                    325                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                   286                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                   237                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                   184                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                   126                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                    93                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                    85                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                    69                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                    76                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                    63                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                    46                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                    38                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                    34                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                    28                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                    40                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                    19                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                    13                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                    10                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     9                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     8                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     7                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                   155                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                   186                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                   463                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                   641                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                   700                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                   798                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                   829                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                   859                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                   890                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                   992                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                  1019                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                  1072                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                  1102                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                  1129                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                  1145                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                   912                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                   884                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                   853                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                    60                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                    31                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                    42                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                    22                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                    28                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                    10                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                    12                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     5                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     3                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     3                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     5                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     6                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     6                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                    11                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                    10                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                    10                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples          821                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     73.097442                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev   200.367973                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-127          732     89.16%     89.16% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::128-255           66      8.04%     97.20% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::256-383            9      1.10%     98.29% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::384-511            3      0.37%     98.66% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::512-639            2      0.24%     98.90% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::640-767            4      0.49%     99.39% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::896-1023            2      0.24%     99.63% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::1152-1279            1      0.12%     99.76% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::3200-3327            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::3968-4095            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total          821                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples          821                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     18.188794                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    17.614860                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev     5.818362                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16             601     73.20%     73.20% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::17              17      2.07%     75.27% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::18              72      8.77%     84.04% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::19              22      2.68%     86.72% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::20              13      1.58%     88.31% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::21               4      0.49%     88.79% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::22               9      1.10%     89.89% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::23               5      0.61%     90.50% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::24               8      0.97%     91.47% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::25               4      0.49%     91.96% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::26               2      0.24%     92.20% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::27               4      0.49%     92.69% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::28               2      0.24%     92.94% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::29               5      0.61%     93.54% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::30               5      0.61%     94.15% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::31               4      0.49%     94.64% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32               3      0.37%     95.01% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::33               5      0.61%     95.62% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::34               4      0.49%     96.10% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::35               3      0.37%     96.47% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::36               6      0.73%     97.20% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::37               3      0.37%     97.56% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::38               2      0.24%     97.81% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::39               2      0.24%     98.05% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::40               1      0.12%     98.17% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::41               2      0.24%     98.42% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::43               1      0.12%     98.54% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::44               2      0.24%     98.78% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::45               1      0.12%     98.90% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::46               3      0.37%     99.27% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::49               2      0.24%     99.51% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::50               1      0.12%     99.63% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::52               2      0.24%     99.88% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::59               1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total          821                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                   3008                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                3844352                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys              955840                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             20139614.99840435                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             5007410.76781596                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 190885081000                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                   2545032.61                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker       172992                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker        32384                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst       948032                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data       887744                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker        12416                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker         2880                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst       111744                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data        48064                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker        63552                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker        24640                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst       577536                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data       310400                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker        26432                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker         5824                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst       202624                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data       139392                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       274688                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks       955712                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 906262.558112255530                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 169651.814430189173                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 4966506.575403937139                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 4650672.565140619874                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 65044.371540428256                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 15087.611955253977                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 585399.343863854301                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 251795.479519905261                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 332933.303812604398                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 129082.902283839576                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 3025569.117426930927                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 1626109.288510706276                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 138470.749722664274                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 30510.504176180264                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 1061497.321118535241                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 730240.418634292437                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 1439022.900265556993                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 5006740.207284614444                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker         2703                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker          506                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst        14813                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data        13913                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker           45                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst         1746                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data          751                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker          993                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker          385                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst         9024                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data         4854                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker           91                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst         3166                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data         2179                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         4292                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks        14935                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker    117952500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker     22717750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst    514543001                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data    561669783                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker     10504000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker      2395500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst     87027250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data     42764750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker     47880000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker     17113750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst    331911500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data    229386775                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker     18435750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker      4420500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst    128215253                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data     98617502                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    336126577                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 4573072760926                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     43637.62                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     44896.74                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     34735.91                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     40370.14                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     54144.33                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     53233.33                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     49843.79                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     56943.74                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     48217.52                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     44451.30                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     36780.97                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     47257.27                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     44638.62                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     48576.92                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     40497.55                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     45258.15                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     78314.67                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks 306198377.03                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker       172992                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker        32384                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst       948032                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data       890432                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker        12416                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker         2880                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst       111744                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data        48064                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker        63552                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker        24640                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst       577536                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data       310656                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        26432                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker         5824                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst       202624                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data       139456                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       274688                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total       3844352                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst       948032                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst       111744                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst       577536                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst       202624                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total      1839936                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks       955840                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total       955840                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker         2703                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker          506                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst        14813                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data        13913                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker          194                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker           45                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst         1746                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data          751                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker          993                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker          385                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst         9024                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data         4854                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker          413                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker           91                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst         3166                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data         2179                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         4292                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total          60068                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks        14935                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total         14935                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker       906263                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker       169652                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst      4966507                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data      4664754                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker        65044                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker        15088                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst       585399                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data       251795                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker       332933                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       129083                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst      3025569                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data      1627450                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker       138471                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker        30511                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst      1061497                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data       730576                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      1439023                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total         20139615                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst      4966507                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst       585399                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst      3025569                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst      1061497                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total      9638972                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks      5007411                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total         5007411                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks      5007411                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker       906263                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker       169652                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst      4966507                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data      4664754                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker        65044                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker        15088                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst       585399                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data       251795                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker       332933                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       129083                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst      3025569                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data      1627450                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker       138471                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker        30511                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst      1061497                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data       730576                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      1439023                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total        25147026                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts               60021                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts              14933                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0         2789                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1         5950                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2         3082                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3         3072                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4         3107                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5         3796                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6         3832                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7         3665                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8         4705                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9         3265                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10         2693                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11         3265                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12         3363                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13         4803                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14         4582                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15         4052                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0          977                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1         1163                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2         1225                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3          908                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4          826                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5         1009                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6          782                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7          828                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8          836                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9          686                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10          335                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11          724                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12         1020                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13         1300                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14         1199                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15         1115                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat             1446288391                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat            300105000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat        2571682141                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               24096.37                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          42846.37                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits              32291                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits              5412                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           53.80                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          36.24                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples        37248                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   128.747423                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean    97.611352                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   143.898771                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127        22864     61.38%     61.38% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255        10335     27.75%     89.13% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383         2013      5.40%     94.53% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511          795      2.13%     96.67% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639          426      1.14%     97.81% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767          216      0.58%     98.39% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895          139      0.37%     98.77% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023           84      0.23%     98.99% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151          376      1.01%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total        37248                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead              3841344                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten            955712                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW              20.123857                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW               5.006740                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.20                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.16                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.04                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              50.30                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy      125949600                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy       66924825                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy     209287680                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy     40334940                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 15067899600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy   8845424730                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy  65851501920                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy  90207323295                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   472.573989                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 171106289753                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF   6373900000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT  13405957497                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy      140143920                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy       74461695                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy     219419340                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy     37698840                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 15067899600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy   4962354450                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy  69121158720                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy  89623136565                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   469.513579                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 179652048750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF   6373900000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT   4859424750                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq                1589                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp              60047                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq               1615                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp              1615                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty        14935                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict            25029                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq             1675                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq              1695                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp             1610                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq          58458                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq         10283                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port       172143                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5542                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio          866                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total       178551                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                 178551                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      4800192                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5520                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         1732                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total      4807444                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total                 4807444                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                             951                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples             75315                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                   75315    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total               75315                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy          198146938                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy            5572000                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy            748497                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy         326913049                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests        112075                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests        71842                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 588872803500                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    3588                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.191329                       # Number of seconds simulated (Second)
simTicks                                 191328640500                       # Number of ticks simulated (Tick)
finalTick                                589316365000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   7984.47                       # Real time elapsed on the host (Second)
hostTickRate                                 23962597                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3093208                       # Number of bytes of host memory used (Byte)
simInsts                                   2069851583                       # Number of instructions simulated (Count)
simOps                                     2097827602                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   259235                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     262738                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles         760972012                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.instsAdded       2461591946                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus0.nonSpecInstsAdded        48651                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus0.instsIssued      2219121361                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsIssued      6895136                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsExamined    639683947                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus0.squashedOperandsExamined    634939400                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus0.squashedNonSpecRemoved         4407                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::samples    758235492                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::mean     2.926691                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::stdev     2.365902                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::0    206208836     27.20%     27.20% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::1     64005283      8.44%     35.64% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::2     68792174      9.07%     44.71% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::3     71132430      9.38%     54.09% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::4    115431753     15.22%     69.31% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::5    102283397     13.49%     82.80% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::6     96028259     12.66%     95.47% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::7     20005991      2.64%     98.11% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::8     14347369      1.89%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::total    758235492                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntAlu     33563386     45.68%     45.68% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntMult       717327      0.98%     46.66% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntDiv         6302      0.01%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatAdd          140      0.00%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCmp            0      0.00%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCvt            0      0.00%     46.67% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMult       551311      0.75%     47.42% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMultAcc        45291      0.06%     47.48% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatDiv       494480      0.67%     48.15% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMisc       647274      0.88%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatSqrt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAddAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCvt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMisc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMult            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMultAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShift            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShiftAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdDiv            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSqrt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCvt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatDiv            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMisc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMult            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAes            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAesMix            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma2            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma3            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdPredAlu            0      0.00%     49.03% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemRead     37181685     50.61%     99.64% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemWrite       266959      0.36%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::No_OpClass         1600      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntAlu   1300525936     58.61%     58.61% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntMult      2323201      0.10%     58.71% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntDiv       215171      0.01%     58.72% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatAdd     55046610      2.48%     61.20% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCmp     50306777      2.27%     63.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCvt       602272      0.03%     63.49% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMult     24062595      1.08%     64.58% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMultAcc      2141449      0.10%     64.68% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatDiv       868671      0.04%     64.71% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMisc     37976248      1.71%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAlu       107001      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMisc        25235      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShift            5      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAes            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.43% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemRead    628077222     28.30%     94.73% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemWrite    116841368      5.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::total   2219121361                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.issueRate          2.916167                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.fuBusy             73474155                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus0.fuBusyRate         0.033110                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus0.intInstQueueReads   4337477260                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus0.intInstQueueWrites   2535728344                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus0.intInstQueueWakeupAccesses   1716549130                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.vecInstQueueReads    939370249                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWrites    565689327                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWakeupAccesses    451644610                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.intAluAccesses   1817223612                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus0.vecAluAccesses    475370304                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus0.squashCycles       16981775                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus0.blockCycles        79557094                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus0.unblockCycles       5871543                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus0.dispatchedInsts   2463812820                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus0.dispSquashedInsts      1702920                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus0.dispLoadInsts     649001524                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus0.dispStoreInsts    125251863                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus0.dispNonSpecInsts        43286                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus0.iqFullEvents         682127                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.lsqFullEvents       4319555                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.memOrderViolationEvents        95496                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus0.predictedTakenIncorrect     12108187                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus0.predictedNotTakenIncorrect      7455938                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus0.branchMispredicts     19564125                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus0.numInsts         2186980103                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus0.numLoadInsts      622129575                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus0.numSquashedInsts     32094466                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus0.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus0.numNop              2172223                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus0.numRefs           738478453                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus0.numBranches       206717090                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus0.numStoreInsts     116348878                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus0.numRate            2.873930                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.instsToCommit    2178006300                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus0.writebackCount   2168193740                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus0.producerInst     1726518870                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus0.consumerInst     2434589079                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus0.wbRate             2.849242                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.wbFanout           0.709162                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus0.timesIdled            17276                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus0.idleCycles          2736520                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus0.quiesceCycles       4148377                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.committedInsts   1819331370                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus0.committedOps     1821956670                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus0.cpi                0.418270                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.totalCpi           0.418270                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                2.390799                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.totalIpc           2.390799                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus0.intRegfileReads   2323602145                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus0.intRegfileWrites   1451646474                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus0.vecRegfileReads    341661836                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus0.vecRegfileWrites    346134191                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus0.ccRegfileReads    651707817                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus0.ccRegfileWrites    709920488                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus0.miscRegfileReads  15448939669                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus0.miscRegfileWrites    159907931                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedLoads    649001524                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedStores    125251863                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingLoads    220528560                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingStores     37416584                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups    329415323                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted    307632191                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect     16959347                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups    262688497                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits    262279969                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.998445                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed      4247113                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect         1820                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups      1389286                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits      1220221                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses       169065                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted         2518                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.commit.commitSquashedInsts    639794113                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus0.commit.commitNonSpecStalls        44244                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus0.commit.branchMispredicts     16897773                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::samples    670109248                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::mean     2.721980                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::stdev     3.103174                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::0    252886813     37.74%     37.74% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::1    106664420     15.92%     53.66% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::2     60667115      9.05%     62.71% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::3     27173508      4.06%     66.76% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::4     34644385      5.17%     71.93% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::5     15683411      2.34%     74.27% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::6     34388297      5.13%     79.41% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::7     12830166      1.91%     81.32% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::8    125171133     18.68%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::total    670109248                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.instsCommitted   1821398477                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.opsCommitted   1824023777                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.commit.memRefs    666090451                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus0.commit.loads      555581685                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus0.commit.amos           12545                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.membars        33286                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus0.commit.branches    171662595                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus0.commit.vectorInstructions    432658117                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus0.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus0.commit.integer   1501869097                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus0.commit.functionCalls      3477709                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::No_OpClass          602      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntAlu    990498272     54.30%     54.30% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntMult      2039011      0.11%     54.41% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntDiv       204508      0.01%     54.43% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatAdd     53931277      2.96%     57.38% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCmp     47983437      2.63%     60.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCvt       599714      0.03%     60.05% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMult     23377993      1.28%     61.33% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMultAcc      2122305      0.12%     61.44% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatDiv       847794      0.05%     61.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMisc     36212177      1.99%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAlu       106391      0.01%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMisc         9840      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShift            5      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAes            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.48% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemRead    555581685     30.46%     93.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemWrite    110508766      6.06%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::total   1824023777                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.commitEligibleSamples    125171133                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data    469018957                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total    469018957                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data    469019530                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total    469019530                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data      4803690                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total      4803690                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data      4803864                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total      4803864                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data  19662570202                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total  19662570202                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data  19662570202                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total  19662570202                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data    473822647                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total    473822647                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data    473823394                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total    473823394                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.010138                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.010138                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.010139                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.010139                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data  4093.222128                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total  4093.222128                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data  4093.073868                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total  4093.073868                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs        65213                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets        55210                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs         6836                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets          457                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs     9.539643                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets   120.809628                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks      1445303                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total      1445303                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data      3340916                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total      3340916                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data      3340916                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total      3340916                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data      1462774                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total      1462774                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data      1462926                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total      1462926                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data         3075                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total         3075                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data   7265048202                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total   7265048202                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data   7270188952                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total   7270188952                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    303296750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total    303296750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.003087                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.003087                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.003087                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.003087                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data  4966.623827                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total  4966.623827                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data  4969.621807                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total  4969.621807                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 98633.089431                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 98633.089431                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements      1462430                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data        17850                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total        17850                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data           31                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total           31                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data       205500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total       205500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data        17881                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total        17881                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.001734                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.001734                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data  6629.032258                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total  6629.032258                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus0.data           18                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::total           18                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data           13                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total           13                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data        52250                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total        52250                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.000727                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.000727                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data  4019.230769                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total  4019.230769                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data    358625186                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total    358625186                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data      4720529                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total      4720529                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data  18810763750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total  18810763750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data    363345715                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total    363345715                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.012992                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.012992                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data  3984.884692                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total  3984.884692                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data      3294916                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total      3294916                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data      1425613                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total      1425613                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         1491                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total         1491                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data   6758203500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total   6758203500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    303296750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total    303296750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.003924                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.003924                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data  4740.559675                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total  4740.559675                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 203418.343394                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 203418.343394                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::cpu_cluster.cpus0.data          108                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::total          108                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::cpu_cluster.cpus0.data            1                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::total            1                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::cpu_cluster.cpus0.data          109                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::total          109                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::cpu_cluster.cpus0.data     0.009174                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::total     0.009174                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus0.data            1                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::total            1                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus0.data         4000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::total         4000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus0.data     0.009174                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::total     0.009174                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus0.data         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::total         4000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data          465                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total          465                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data          173                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total          173                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data          638                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total          638                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.271160                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.271160                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data          151                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total          151                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data      5136750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total      5136750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.236677                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.236677                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 34018.211921                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 34018.211921                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data        17758                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total        17758                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data        17758                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total        17758                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data        11651                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total        11651                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data          894                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total          894                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data      9796750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total      9796750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data        12545                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total        12545                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.071263                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.071263                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data 10958.333333                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total 10958.333333                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data          893                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total          893                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data      9571750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total      9571750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.071184                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.071184                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data 10718.645017                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total 10718.645017                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data           95                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total           95                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data         9292                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total         9292                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data    341017220                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total    341017220                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data         9387                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total         9387                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.989880                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.989880                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 36700.088248                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 36700.088248                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus0.data            3                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::total            3                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data         9289                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total         9289                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data    338686470                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total    338686470                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.989560                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.989560                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 36461.025945                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 36461.025945                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data    110393676                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total    110393676                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data        73869                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total        73869                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data    510789232                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total    510789232                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data    110467545                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total    110467545                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.000669                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.000669                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data  6914.798251                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total  6914.798251                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data        45997                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total        45997                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data        27872                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total        27872                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         1584                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total         1584                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data    168158232                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total    168158232                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.000252                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.000252                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data  6033.231630                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total  6033.231630                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   511.672971                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs    470558012                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs      1463475                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs   321.534712                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   511.672971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.999361                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.999361                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          351                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2          351                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.685547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses    949206119                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses    949206119                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.decode.idleCycles     79158601                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus0.decode.blockedCycles    274821370                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus0.decode.runCycles    280034704                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus0.decode.unblockCycles    107239042                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus0.decode.squashCycles     16981775                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus0.decode.branchResolved    237584505                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus0.decode.branchMispred        62831                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus0.decode.decodedInsts   2728686964                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.decode.squashedInsts       246799                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker        52231                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total        52231                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker        52231                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total        52231                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         9947                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total         9947                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         9947                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total         9947                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    283697803                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total    283697803                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    283697803                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total    283697803                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker        62178                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total        62178                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker        62178                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total        62178                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.159976                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.159976                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.159976                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.159976                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 28520.941289                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 28520.941289                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 28520.941289                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 28520.941289                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks         9820                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total         9820                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         9947                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total         9947                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         9947                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total         9947                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    273750803                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total    273750803                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    273750803                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total    273750803                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.159976                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.159976                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.159976                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.159976                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 27520.941289                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 27520.941289                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 27520.941289                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 27520.941289                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements         9820                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker        52231                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total        52231                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         9947                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total         9947                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    283697803                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total    283697803                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker        62178                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total        62178                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.159976                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.159976                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 28520.941289                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 28520.941289                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         9947                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total         9947                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    273750803                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total    273750803                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.159976                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.159976                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 27520.941289                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 27520.941289                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.999923                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs        62633                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs         9963                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     6.286560                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.999923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses       507371                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses       507371                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch.icacheStallCycles     12698612                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus0.fetch.insts      2948121435                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus0.fetch.branches    329415323                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus0.fetch.predictedBranches    267747303                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus0.fetch.cycles      728317808                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus0.fetch.squashCycles     34088316                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus0.fetch.tlbCycles       129294                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus0.fetch.miscStallCycles         6969                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingTrapStallCycles        32305                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingQuiesceStallCycles         5538                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus0.fetch.icacheWaitRetryStallCycles          808                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus0.fetch.cacheLines    438901485                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus0.fetch.icacheSquashes        17048                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.tlbSquashes          762                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::samples    758235492                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::mean     3.892564                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::stdev     3.017338                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::0    179788372     23.71%     23.71% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::1     24054944      3.17%     26.88% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::2     79623098     10.50%     37.39% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::3    106474672     14.04%     51.43% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::4     53150913      7.01%     58.44% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::5     25464593      3.36%     61.80% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::6     96897002     12.78%     74.57% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::7     14808671      1.95%     76.53% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::8    177973227     23.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::total    758235492                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.branchRate     0.432888                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus0.fetch.rate         3.874152                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst    438850452                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total    438850452                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst    438850452                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total    438850452                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst        51021                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total        51021                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst        51021                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total        51021                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst   1520864240                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total   1520864240                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst   1520864240                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total   1520864240                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst    438901473                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total    438901473                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst    438901473                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total    438901473                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.000116                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.000116                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.000116                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.000116                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 29808.593324                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 29808.593324                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 29808.593324                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 29808.593324                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs        10626                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets         1543                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs          193                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets           11                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs    55.056995                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets   140.272727                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks        43691                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total        43691                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::cpu_cluster.cpus0.inst         7331                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::total         7331                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::cpu_cluster.cpus0.inst         7331                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::total         7331                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst        43690                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total        43690                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst        43690                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total        43690                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst   1223929741                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total   1223929741                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst   1223929741                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total   1223929741                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.000100                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.000100                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.000100                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.000100                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 28013.956077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 28013.956077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 28013.956077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 28013.956077                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements        43691                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst    438850452                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total    438850452                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst        51021                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total        51021                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst   1520864240                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total   1520864240                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst    438901473                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total    438901473                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.000116                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.000116                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 29808.593324                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 29808.593324                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::cpu_cluster.cpus0.inst         7331                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::total         7331                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst        43690                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total        43690                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst   1223929741                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total   1223929741                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.000100                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.000100                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 28013.956077                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 28013.956077                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs    438916866                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs        44459                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs  9872.396275                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::2          766                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses   1316748110                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses   1316748110                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker         7012                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total         7012                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker         7012                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total         7012                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         1463                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total         1463                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         1463                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total         1463                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     57307037                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total     57307037                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     57307037                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total     57307037                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         8475                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total         8475                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         8475                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total         8475                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172625                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.172625                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172625                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.172625                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 39170.907040                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 39170.907040                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 39170.907040                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 39170.907040                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks         1452                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total         1452                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         1463                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total         1463                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         1463                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total         1463                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     55844037                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total     55844037                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     55844037                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total     55844037                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172625                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.172625                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172625                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.172625                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 38170.907040                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 38170.907040                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 38170.907040                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 38170.907040                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements         1452                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker         7012                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total         7012                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker         1463                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total         1463                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     57307037                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total     57307037                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         8475                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total         8475                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.172625                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.172625                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 39170.907040                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 39170.907040                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         1463                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total         1463                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     55844037                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total     55844037                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.172625                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.172625                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 38170.907040                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 38170.907040                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    15.999947                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs         8539                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs         1479                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     5.773496                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    15.999947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses        69263                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses        69263                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.lsq0.forwLoads    258295011                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedLoads     93419846                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.ignoredResponses       371144                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.memOrderViolation        95496                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedStores     14743097                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.rescheduledLoads       458265                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus0.lsq0.blockedByCache         6952                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::samples    555580984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::mean     2.963827                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::stdev     4.266697                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::0-9    551174342     99.21%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::10-19      4289849      0.77%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::20-29        30406      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::30-39        39804      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::40-49         3610      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::50-59         3455      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::60-69          613      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::70-79          559      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::80-89          299      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::90-99          163      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::100-109          228      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::110-119          355      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::120-129          214      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::130-139          131      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::140-149          219      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::150-159          339      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::160-169          317      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::170-179          231      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::180-189          246      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::190-199          301      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::200-209          531      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::210-219         1492      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::220-229         3198      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::230-239          436      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::240-249         1390      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::250-259          884      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::260-269         1197      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::270-279         9203      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::280-289          455      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::290-299         5281      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::overflows        11236      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::max_value         2494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::total    555580984                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits    622119919                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses        38245                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits    116348874                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses         8673                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts        13486                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries          236                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            4                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults           18                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults           90                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses    622158164                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses    116357547                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits      738468793                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses        46918                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses    738515711                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks        46900                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor        46900                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          153                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        13333                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.squashedBefore        30512                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples        16388                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::mean  1670.383817                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::stdev 14870.543836                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0-32767        16195     98.82%     98.82% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::32768-65535           50      0.31%     99.13% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::65536-98303           70      0.43%     99.55% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::98304-131071           12      0.07%     99.63% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::131072-163839           23      0.14%     99.77% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::163840-196607           16      0.10%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::196608-229375            8      0.05%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::229376-262143            4      0.02%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::294912-327679            5      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::327680-360447            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::360448-393215            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::393216-425983            3      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total        16388                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples        40719                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 22674.433311                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean  7509.350883                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 49605.751011                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535        35796     87.91%     87.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071         2225      5.46%     93.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607         2047      5.03%     98.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143          394      0.97%     99.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679          183      0.45%     99.82% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215           38      0.09%     99.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751           20      0.05%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287           13      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823            3      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total        40719                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples 191109546500                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::mean     0.213609                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::stdev     0.470546                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0-3 191066207000     99.98%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::4-7     26458000      0.01%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::8-11      2538750      0.00%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::12-15      2612250      0.00%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::16-19       954500      0.00%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::20-23      1535000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::24-27       431500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::28-31      6380250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::32-35      2429250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total 191109546500                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB        13333     98.87%     98.87% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB          153      1.13%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total        13486                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data        46900                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total        46900                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data        13486                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total        13486                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total        60386                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits    438904042                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses         2435                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts         2083                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries          237                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults         1823                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses    438906477                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits      438904042                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses         2435                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses    438906477                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks         2435                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor         2435                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           49                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         2034                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.squashedBefore          290                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples         2145                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::mean  1078.554779                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::stdev  9427.511852                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0-16383         2112     98.46%     98.46% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::16384-32767            8      0.37%     98.83% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::32768-49151            4      0.19%     99.02% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::49152-65535            8      0.37%     99.39% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::65536-81919            4      0.19%     99.58% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::81920-98303            5      0.23%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::98304-114687            1      0.05%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::131072-147455            1      0.05%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::163840-180223            1      0.05%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::180224-196607            1      0.05%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total         2145                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples         2373                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 33127.370417                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 13642.534043                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 49038.675134                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-32767         1675     70.59%     70.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::32768-65535          167      7.04%     77.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-98303          406     17.11%     94.73% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-131071           41      1.73%     96.46% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-163839           31      1.31%     97.77% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::163840-196607           20      0.84%     98.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-229375            8      0.34%     98.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-262143            8      0.34%     99.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-294911            6      0.25%     99.54% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::294912-327679            2      0.08%     99.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::327680-360447            5      0.21%     99.83% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::360448-393215            1      0.04%     99.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::393216-425983            1      0.04%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::458752-491519            2      0.08%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total         2373                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples  -2162934820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::mean     0.261540                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::stdev     0.435733                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0  -1594474276     73.72%     73.72% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::1   -570650294     26.38%    100.10% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::2      1775000     -0.08%    100.02% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::3       286750     -0.01%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::4        93750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::5        34250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total  -2162934820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB         2034     97.65%     97.65% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB           49      2.35%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total         2083                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst         2435                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total         2435                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst         2083                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total         2083                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total         4518                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions           39                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples           21                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 51697274.333333                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 59791522.176561                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows            3     14.29%     14.29% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10           18     85.71%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162647080                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total           21                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON 190494534489                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   1085642761                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.rename.squashCycles     16981775                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus0.rename.idleCycles    125107334                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus0.rename.blockCycles     91329501                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus0.rename.serializeStallCycles      9774111                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus0.rename.runCycles    335766064                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus0.rename.unblockCycles    179276707                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus0.rename.renamedInsts   2638550306                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus0.rename.ROBFullEvents       480966                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus0.rename.IQFullEvents     17448933                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus0.rename.LQFullEvents    139861832                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus0.rename.SQFullEvents       246942                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus0.rename.renamedOperands   3304377428                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus0.rename.lookups   5394231429                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus0.rename.intLookups   2846339651                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.vecLookups    391436737                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.committedMaps   2193845639                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus0.rename.undoneMaps   1110531821                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus0.rename.serializing       401314                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.tempSerializing        28508                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.skidInsts    465244430                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus0.rob.reads        3008749725                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus0.rob.writes       5016116861                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus0.thread_0.numInsts   1819331370                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps   1821956670                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles           1721143                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.instsAdded          1495435                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus1.nonSpecInstsAdded        20029                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus1.instsIssued         1464248                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsIssued         6854                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsExamined       161885                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus1.squashedOperandsExamined       107863                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus1.squashedNonSpecRemoved          410                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::samples      1306661                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::mean     1.120603                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::stdev     1.841673                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::0       813404     62.25%     62.25% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::1       156964     12.01%     74.26% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::2        78313      5.99%     80.26% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::3        80838      6.19%     86.44% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::4        66614      5.10%     91.54% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::5        50875      3.89%     95.43% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::6        34067      2.61%     98.04% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::7        21777      1.67%     99.71% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::8         3809      0.29%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::total      1306661                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntAlu        17140     48.34%     48.34% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntMult         1193      3.36%     51.70% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntDiv         1616      4.56%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCvt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMult            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMultAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatDiv            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMisc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatSqrt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAddAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCvt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMisc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMult            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMultAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShift            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShiftAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdDiv            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSqrt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCvt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatDiv            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMisc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMult            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAes            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAesMix            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma2            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma3            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdPredAlu            0      0.00%     56.26% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemRead         8328     23.49%     79.75% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemWrite         7180     20.25%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::No_OpClass          110      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntAlu      1140798     77.91%     77.92% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntMult         2729      0.19%     78.10% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntDiv          536      0.04%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMisc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShift            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAes            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.14% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemRead       169805     11.60%     89.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemWrite       150270     10.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::total      1464248                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.issueRate          0.850742                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.fuBusy                35457                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus1.fuBusyRate         0.024215                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus1.intInstQueueReads      4277468                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus1.intInstQueueWrites      1678455                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus1.intInstQueueWakeupAccesses      1451563                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.intAluAccesses      1499595                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus1.vecAluAccesses            0                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus1.squashCycles           5531                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus1.blockCycles           38470                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus1.unblockCycles          2047                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus1.dispatchedInsts      1529507                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus1.dispSquashedInsts         1797                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus1.dispLoadInsts        174332                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus1.dispStoreInsts       154573                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus1.dispNonSpecInsts        12555                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus1.iqFullEvents            174                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.lsqFullEvents          1812                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.memOrderViolationEvents         1114                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus1.predictedTakenIncorrect         1698                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus1.predictedNotTakenIncorrect         2654                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus1.branchMispredicts         4352                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus1.numInsts            1457077                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus1.numLoadInsts         168239                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus1.numSquashedInsts         6431                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus1.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus1.numNop                14043                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus1.numRefs              316222                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus1.numBranches          285076                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus1.numStoreInsts        147983                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus1.numRate            0.846575                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.instsToCommit       1452498                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus1.writebackCount      1451563                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus1.producerInst         815908                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus1.consumerInst        1344988                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus1.wbRate             0.843372                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.wbFanout           0.606628                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus1.timesIdled             2979                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus1.idleCycles           414482                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus1.quiesceCycles     763895982                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.committedInsts      1203054                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus1.committedOps        1353579                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus1.cpi                1.430645                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.totalCpi           1.430645                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.698985                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.totalIpc           0.698985                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus1.intRegfileReads      1674312                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus1.intRegfileWrites      1097100                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus1.ccRegfileReads       385146                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus1.ccRegfileWrites       377856                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus1.miscRegfileReads      7523241                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus1.miscRegfileWrites        15937                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedLoads       174332                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedStores       154573                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingLoads        53255                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingStores        60315                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups       323997                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted       183955                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect         4830                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups       136568                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits       132489                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.970132                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed        60319                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups         1068                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits          529                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses          539                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted          224                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.commit.commitSquashedInsts       161968                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus1.commit.commitNonSpecStalls        19619                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus1.commit.branchMispredicts         4097                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::samples      1280745                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::mean     1.067561                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::stdev     2.188643                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::0       865228     67.56%     67.56% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::1       179162     13.99%     81.55% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::2        62060      4.85%     86.39% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::3        28930      2.26%     88.65% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::4        23650      1.85%     90.50% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::5         9757      0.76%     91.26% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::6        23462      1.83%     93.09% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::7        14924      1.17%     94.26% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::8        73572      5.74%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::total      1280745                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.instsCommitted      1216748                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.opsCommitted      1367273                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.commit.memRefs       299975                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus1.commit.loads         156877                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus1.commit.amos            4653                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.membars        13889                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus1.commit.branches       265602                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus1.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus1.commit.integer      1226122                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus1.commit.functionCalls        49799                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntAlu      1064217     77.84%     77.84% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntMult         2577      0.19%     78.02% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntDiv          504      0.04%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMult            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMult            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShift            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAes            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.06% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemRead       156877     11.47%     89.53% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemWrite       143098     10.47%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::total      1367273                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.commitEligibleSamples        73572                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data       282577                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total       282577                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data       282577                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total       282577                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data         3386                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total         3386                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data         3386                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total         3386                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data    116398000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total    116398000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data    116398000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total    116398000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data       285963                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total       285963                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data       285963                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total       285963                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.011841                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.011841                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.011841                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.011841                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data 34376.255168                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total 34376.255168                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data 34376.255168                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total 34376.255168                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets           80                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets           16                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks          820                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total          820                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data         1453                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total         1453                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data         1453                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total         1453                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data         1933                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total         1933                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data         1933                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total         1933                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data           81                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total           81                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data     72047750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total     72047750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data     72047750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total     72047750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data      1460750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total      1460750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.006760                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.006760                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.006760                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.006760                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 37272.503880                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total 37272.503880                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 37272.503880                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total 37272.503880                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 18033.950617                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 18033.950617                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements         1382                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data            1                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total            1                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total            1                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data       144766                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total       144766                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data         2779                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total         2779                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data    106690000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total    106690000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data       147545                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total       147545                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.018835                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.018835                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data 38391.507737                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total 38391.507737                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data         1119                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total         1119                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data         1660                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total         1660                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data           54                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total           54                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data     67163250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total     67163250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data      1460750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total      1460750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.011251                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.011251                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data 40459.789157                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total 40459.789157                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 27050.925926                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 27050.925926                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data         4507                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total         4507                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data          146                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total          146                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data      3551000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total      3551000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data         4653                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total         4653                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.031378                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.031378                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data 24321.917808                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total 24321.917808                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data          146                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total          146                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data      3514500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total      3514500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.031378                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.031378                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data 24071.917808                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total 24071.917808                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data       137811                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total       137811                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data          607                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total          607                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data      9708000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total      9708000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data       138418                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total       138418                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.004385                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.004385                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data 15993.410214                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total 15993.410214                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data          334                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total          334                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data          273                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total          273                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data           27                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total           27                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data      4884500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total      4884500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.001972                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.001972                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data 17891.941392                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total 17891.941392                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   460.889865                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs       307295                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs         2320                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs   132.454741                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   460.889865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.900176                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.900176                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          406                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::4          402                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024     0.792969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses       583111                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses       583111                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.decode.idleCycles       117534                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus1.decode.blockedCycles       911284                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus1.decode.runCycles       208697                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus1.decode.unblockCycles        63615                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus1.decode.squashCycles         5531                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus1.decode.branchResolved       129633                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus1.decode.branchMispred          852                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus1.decode.decodedInsts      1584291                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.decode.squashedInsts         2867                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker          815                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total          815                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker          815                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total          815                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total          396                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total          396                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     19282854                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total     19282854                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     19282854                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total     19282854                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker         1211                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total         1211                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker         1211                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total         1211                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.327002                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.327002                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 48694.075758                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks          396                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total          396                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total          396                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total          396                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     18886854                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total     18886854                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     18886854                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total     18886854                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.327002                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.327002                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 47694.075758                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements          396                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker          815                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total          815                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total          396                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker     19282854                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total     19282854                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker         1211                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total         1211                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.327002                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 48694.075758                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 48694.075758                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total          396                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     18886854                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total     18886854                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.327002                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.327002                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 47694.075758                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 47694.075758                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs         1314                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs          412                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     3.189320                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses        10084                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses        10084                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch.icacheStallCycles       114865                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus1.fetch.insts         1485317                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus1.fetch.branches       323997                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus1.fetch.predictedBranches       193337                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus1.fetch.cycles        1086397                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus1.fetch.squashCycles        12748                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus1.fetch.tlbCycles         9224                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus1.fetch.miscStallCycles          912                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingTrapStallCycles          779                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingQuiesceStallCycles        88110                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus1.fetch.cacheLines       276854                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus1.fetch.icacheSquashes          978                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.tlbSquashes           40                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::samples      1306661                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::mean     1.272338                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::stdev     2.419447                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::0       914353     69.98%     69.98% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::1        88924      6.81%     76.78% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::2        53191      4.07%     80.85% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::3        43867      3.36%     84.21% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::4        21602      1.65%     85.86% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::5        41074      3.14%     89.01% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::6        41048      3.14%     92.15% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::7        23275      1.78%     93.93% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::8        79327      6.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::total      1306661                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.branchRate     0.188245                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus1.fetch.rate         0.862983                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst       273771                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total       273771                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst       273771                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total       273771                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst         3083                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total         3083                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst         3083                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total         3083                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst    191530250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total    191530250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst    191530250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total    191530250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst       276854                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total       276854                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst       276854                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total       276854                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.011136                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.011136                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.011136                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.011136                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 62124.635096                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs          247                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs   123.500000                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks         2549                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total         2549                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::cpu_cluster.cpus1.inst          534                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::total          534                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::cpu_cluster.cpus1.inst          534                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::total          534                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst         2549                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total         2549                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst         2549                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total         2549                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst    154023250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total    154023250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst    154023250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total    154023250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.009207                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.009207                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.009207                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.009207                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 60424.970577                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements         2549                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst       273771                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total       273771                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst         3083                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total         3083                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst    191530250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total    191530250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst       276854                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total       276854                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.011136                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.011136                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 62124.635096                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 62124.635096                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::cpu_cluster.cpus1.inst          534                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::total          534                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst         2549                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total         2549                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst    154023250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total    154023250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.009207                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.009207                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 60424.970577                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 60424.970577                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs       284912                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs         3317                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs    85.894483                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::4          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses       833111                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses       833111                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker          829                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total          829                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker          829                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total          829                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total           88                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total           88                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4458412                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total      4458412                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4458412                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total      4458412                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker          917                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total          917                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker          917                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total          917                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.095965                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.095965                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 50663.772727                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks           88                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total           88                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total           88                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total           88                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4370412                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total      4370412                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4370412                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total      4370412                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.095965                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.095965                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 49663.772727                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements           88                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker          829                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total          829                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total           88                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker      4458412                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total      4458412                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker          917                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total          917                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.095965                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 50663.772727                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 50663.772727                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total           88                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4370412                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total      4370412                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.095965                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.095965                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 49663.772727                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 49663.772727                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs         1138                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs          104                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs    10.942308                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses         7424                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses         7424                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.lsq0.forwLoads        17433                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedLoads        17455                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.memOrderViolation         1114                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedStores        11475                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.rescheduledLoads         3189                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus1.lsq0.blockedByCache            5                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::samples       156877                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::mean     6.511273                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::stdev    43.304510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::0-9       154310     98.36%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::10-19          835      0.53%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::20-29          372      0.24%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::30-39           42      0.03%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::40-49           76      0.05%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::50-59           34      0.02%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::60-69           21      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::70-79           11      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::80-89            4      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::90-99            3      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::100-109            3      0.00%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::110-119           34      0.02%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::120-129           19      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::130-139            5      0.00%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::140-149            4      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::170-179            2      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::180-189            3      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::200-209            6      0.00%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::210-219           19      0.01%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::220-229           63      0.04%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::230-239           21      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::240-249           18      0.01%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::250-259           21      0.01%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::260-269           18      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::270-279           37      0.02%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::280-289           28      0.02%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::290-299           16      0.01%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::overflows          852      0.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::max_value         2146                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::total       156877                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits       168259                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses          658                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits       147985                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses          115                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts          249                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults            3                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses       168917                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses       148100                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits         316244                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses          773                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses       317017                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks          773                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor          773                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          243                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.squashedBefore          421                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples          352                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::mean  6679.687500                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::stdev 32056.538251                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0-32767          333     94.60%     94.60% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::32768-65535            2      0.57%     95.17% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::65536-98303           11      3.12%     98.30% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::131072-163839            2      0.57%     98.86% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::229376-262143            3      0.85%     99.72% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::262144-294911            1      0.28%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total          352                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples          571                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 81791.155867                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 36939.025837                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 88348.478008                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-32767          249     43.61%     43.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::32768-65535           16      2.80%     46.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-98303          151     26.44%     72.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::98304-131071           34      5.95%     78.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-163839           33      5.78%     84.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::163840-196607           30      5.25%     89.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-229375           12      2.10%     91.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::229376-262143            9      1.58%     93.52% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-294911           15      2.63%     96.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::294912-327679            8      1.40%     97.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-360447            8      1.40%     98.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::360448-393215            2      0.35%     99.30% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-425983            1      0.18%     99.47% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::425984-458751            3      0.53%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total          571                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  -2521295262                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::mean     0.512418                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::stdev     0.421006                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0-1  -2527643762    100.25%    100.25% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::2-3      3105000     -0.12%    100.13% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::4-5      1150250     -0.05%    100.08% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::6-7      1075750     -0.04%    100.04% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::8-9       427750     -0.02%    100.02% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::10-11       316000     -0.01%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::12-13        16750     -0.00%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::14-15       184250     -0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::16-17        72750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  -2521295262                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB          243     97.59%     97.59% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB            6      2.41%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total          249                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data          773                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total          773                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data          249                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total          249                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total         1022                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits       276889                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses          270                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts          142                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses       277159                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits         276889                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses          270                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses       277159                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks          270                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor          270                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          136                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.squashedBefore           10                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples          260                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::mean   508.653846                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::stdev  6106.137500                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0-8191          258     99.23%     99.23% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::40960-49151            1      0.38%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::81920-90111            1      0.38%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total          260                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples          152                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 34146.381579                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 13710.309217                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 44941.430281                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-16383          105     69.08%     69.08% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::49152-65535            3      1.97%     71.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-81919           10      6.58%     77.63% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::81920-98303           22     14.47%     92.11% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-114687            4      2.63%     94.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::114688-131071            2      1.32%     96.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-147455            2      1.32%     97.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::147456-163839            2      1.32%     98.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-180223            1      0.66%     99.34% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-212991            1      0.66%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total          152                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  -2386346118                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::mean     0.635874                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::stdev     0.481184                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0   -868931388     36.41%     36.41% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::1  -1517414730     63.59%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  -2386346118                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB          136     95.77%     95.77% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB            6      4.23%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total          142                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst          270                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total          270                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst          142                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total          142                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total          412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         2402                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         1203                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 158788522.892768                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 21411028.255435                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows            2      0.17%      0.17% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         1201     99.83%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value    162653906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         1203                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON    430132460                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 191022593040                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.rename.squashCycles         5531                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus1.rename.idleCycles       142707                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus1.rename.blockCycles        58672                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus1.rename.serializeStallCycles       783911                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus1.rename.runCycles       249159                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus1.rename.unblockCycles        66681                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus1.rename.renamedInsts      1562303                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus1.rename.ROBFullEvents         1420                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus1.rename.IQFullEvents         3234                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus1.rename.LQFullEvents         7022                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus1.rename.SQFullEvents          564                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus1.rename.renamedOperands      1601581                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus1.rename.lookups      2365517                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus1.rename.intLookups      1772086                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus1.rename.committedMaps      1380483                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus1.rename.undoneMaps       221098                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus1.rename.serializing        47005                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.tempSerializing         9088                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.skidInsts       277191                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus1.rob.reads           2735706                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus1.rob.writes          3082973                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus1.thread_0.numInsts      1203054                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps      1353579                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles           6176431                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.instsAdded          3310363                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus2.nonSpecInstsAdded        38807                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus2.instsIssued         3215789                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsIssued        11214                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsExamined       449003                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus2.squashedOperandsExamined       315636                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus2.squashedNonSpecRemoved         2429                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::samples      4140346                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::mean     0.776696                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::stdev     1.620074                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::0      3033114     73.26%     73.26% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::1       369595      8.93%     82.18% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::2       198154      4.79%     86.97% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::3       161672      3.90%     90.87% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::4       138353      3.34%     94.22% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::5       101868      2.46%     96.68% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::6        80131      1.94%     98.61% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::7        38340      0.93%     99.54% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::8        19119      0.46%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::total      4140346                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntAlu        25575     36.33%     36.33% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntMult          517      0.73%     37.07% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntDiv         2069      2.94%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatAdd            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCmp            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCvt            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMult            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMultAcc            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatDiv            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMisc            4      0.01%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatSqrt            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAdd            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAddAcc            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAlu            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCmp            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCvt            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMisc            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMult            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMultAcc            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShift            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShiftAcc            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdDiv            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSqrt            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAdd            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAlu            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCmp            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCvt            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatDiv            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMisc            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMult            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAdd            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAlu            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceCmp            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAes            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAesMix            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma2            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma3            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdPredAlu            0      0.00%     40.01% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemRead        24342     34.58%     74.60% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemWrite        17880     25.40%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::No_OpClass         1111      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntAlu      2292497     71.29%     71.32% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntMult         3607      0.11%     71.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntDiv          635      0.02%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMult            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMisc          278      0.01%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAdd           20      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.46% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAlu           16      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCmp           16      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMisc           40      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMult            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShift            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAes            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.47% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemRead       530661     16.50%     87.97% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemWrite       386908     12.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::total      3215789                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.issueRate          0.520655                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.fuBusy                70387                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus2.fuBusyRate         0.021888                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus2.intInstQueueReads     10649910                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus2.intInstQueueWrites      3798948                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus2.intInstQueueWakeupAccesses      3136097                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.vecInstQueueReads         3612                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWrites         2361                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWakeupAccesses         1624                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.intAluAccesses      3283204                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus2.vecAluAccesses         1861                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus2.squashCycles          22916                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus2.blockCycles          286971                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus2.unblockCycles         62475                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus2.dispatchedInsts      3402066                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus2.dispSquashedInsts         4018                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus2.dispLoadInsts        532564                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus2.dispStoreInsts       403596                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus2.dispNonSpecInsts        28479                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus2.iqFullEvents           1094                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.lsqFullEvents         59675                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.memOrderViolationEvents         3186                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus2.predictedTakenIncorrect         5295                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus2.predictedNotTakenIncorrect        16519                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus2.branchMispredicts        21814                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus2.numInsts            3177367                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus2.numLoadInsts         515625                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus2.numSquashedInsts        28737                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus2.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus2.numNop                52896                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus2.numRefs              894972                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus2.numBranches          576451                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus2.numStoreInsts        379347                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus2.numRate            0.514434                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.instsToCommit       3145778                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus2.writebackCount      3137721                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus2.producerInst        1741349                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus2.consumerInst        2937949                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus2.wbRate             0.508015                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.wbFanout           0.592709                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus2.timesIdled            12840                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus2.idleCycles          2036085                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus2.quiesceCycles     759634465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.committedInsts      2518028                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus2.committedOps        2900149                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus2.cpi                2.452884                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.totalCpi           2.452884                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.407683                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.totalIpc           0.407683                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus2.intRegfileReads      3738423                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus2.intRegfileWrites      2378105                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus2.vecRegfileReads         1377                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus2.vecRegfileWrites          364                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus2.ccRegfileReads       745012                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus2.ccRegfileWrites       740985                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus2.miscRegfileReads     19381248                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus2.miscRegfileWrites        41381                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedLoads       532564                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedStores       403596                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingLoads       137701                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingStores       119054                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups       751660                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted       464727                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect        29652                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups       336978                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits       287651                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.853620                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed       116659                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect          435                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups         6701                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits         1868                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses         4833                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted         1467                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.commit.commitSquashedInsts       452575                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus2.commit.commitNonSpecStalls        36378                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus2.commit.branchMispredicts        19333                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::samples      4065041                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::mean     0.725403                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::stdev     1.844616                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::0      3139055     77.22%     77.22% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::1       404307      9.95%     87.17% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::2       143976      3.54%     90.71% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::3        66608      1.64%     92.35% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::4        56605      1.39%     93.74% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::5        35073      0.86%     94.60% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::6        36055      0.89%     95.49% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::7        28302      0.70%     96.19% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::8       155060      3.81%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::total      4065041                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.instsCommitted      2566671                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.opsCommitted      2948792                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.commit.memRefs       808732                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus2.commit.loads         449798                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus2.commit.amos           14370                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.membars        24787                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus2.commit.branches       529625                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus2.commit.vectorInstructions         1283                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus2.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus2.commit.integer      2676169                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus2.commit.functionCalls        85545                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::No_OpClass          473      0.02%      0.02% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntAlu      2135722     72.43%     72.44% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntMult         3237      0.11%     72.55% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntDiv          533      0.02%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMult            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMisc           45      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAdd           10      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAlu            8      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCmp            8      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMisc           24      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMult            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShift            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAes            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.57% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemRead       449798     15.25%     87.83% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemWrite       358934     12.17%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::total      2948792                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.commitEligibleSamples       155060                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data       764983                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total       764983                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data       765170                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total       765170                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data        51017                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total        51017                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data        51189                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total        51189                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data   1327011704                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total   1327011704                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data   1327011704                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total   1327011704                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data       816000                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total       816000                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data       816359                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total       816359                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.062521                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.062521                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.062704                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.062704                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 26011.166944                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 26011.166944                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 25923.766903                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 25923.766903                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs        14401                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets         2785                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs         2524                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets           13                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs     5.705626                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets   214.230769                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks        15485                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total        15485                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data        28605                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total        28605                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data        28605                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total        28605                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data        22412                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total        22412                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data        22584                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total        22584                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data           74                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total           74                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data    649243454                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total    649243454                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data    656694204                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total    656694204                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data      1290250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total      1290250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.027466                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.027466                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.027664                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.027664                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 28968.563894                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 28968.563894                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 29077.851753                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 29077.851753                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 17435.810811                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 17435.810811                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements        21737                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data          316                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total          316                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::cpu_cluster.cpus2.data           21                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::total           21                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus2.data       281500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::total       281500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data          337                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total          337                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::cpu_cluster.cpus2.data     0.062315                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::total     0.062315                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus2.data 13404.761905                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::total 13404.761905                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus2.data           15                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::total           15                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus2.data            6                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus2.data        24000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::total        24000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus2.data     0.017804                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::total     0.017804                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus2.data         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::total         4000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data       443166                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total       443166                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data        28425                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total        28425                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data    876357750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total    876357750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data       471591                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total       471591                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.060275                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.060275                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 30830.527704                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 30830.527704                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data        14224                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total        14224                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data        14201                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total        14201                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           48                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total           48                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data    484367750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total    484367750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data      1290250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total      1290250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.030113                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.030113                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 34108.002958                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 34108.002958                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 26880.208333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 26880.208333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::cpu_cluster.cpus2.data          187                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::total          187                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::cpu_cluster.cpus2.data          172                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::total          172                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::cpu_cluster.cpus2.data          359                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::total          359                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::cpu_cluster.cpus2.data     0.479109                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::total     0.479109                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus2.data          172                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::total          172                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus2.data      7450750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::total      7450750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus2.data     0.479109                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::total     0.479109                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus2.data 43318.313953                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::total 43318.313953                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::cpu_cluster.cpus2.data          230                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::total          230                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::cpu_cluster.cpus2.data          230                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::total          230                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data        13569                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total        13569                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data          801                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total          801                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data      9538750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total      9538750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data        14370                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total        14370                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.055741                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.055741                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data 11908.551810                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total 11908.551810                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::cpu_cluster.cpus2.data            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data          800                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total          800                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data      9230250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total      9230250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.055672                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.055672                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11537.812500                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total 11537.812500                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::cpu_cluster.cpus2.data           96                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::total           96                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::cpu_cluster.cpus2.data         4056                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::total         4056                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::cpu_cluster.cpus2.data     81148965                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::total     81148965                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::cpu_cluster.cpus2.data         4152                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::total         4152                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::cpu_cluster.cpus2.data     0.976879                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::total     0.976879                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus2.data 20007.141272                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::total 20007.141272                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus2.data            4                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::total            4                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus2.data         4052                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::total         4052                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus2.data     80119465                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::total     80119465                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus2.data     0.975915                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::total     0.975915                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus2.data 19772.819595                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::total 19772.819595                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data       321721                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total       321721                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data        18536                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total        18536                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data    369504989                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total    369504989                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data       340257                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total       340257                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.054476                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.054476                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 19934.451284                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 19934.451284                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data        14377                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total        14377                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data         4159                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total         4159                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           26                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total           26                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data     84756239                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total     84756239                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.012223                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.012223                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 20378.994710                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 20378.994710                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   477.571818                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs       815747                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs        23012                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    35.448766                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   477.571818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.932757                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.932757                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::0          214                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::1          285                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2           13                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses      1685223                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses      1685223                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.decode.idleCycles       614395                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus2.decode.blockedCycles      2925892                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus2.decode.runCycles       442846                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus2.decode.unblockCycles       134297                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus2.decode.squashCycles        22916                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus2.decode.branchResolved       269759                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus2.decode.branchMispred        11009                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus2.decode.decodedInsts      3588995                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.decode.squashedInsts        44326                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker        10516                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total        10516                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker        10516                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total        10516                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker         3787                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total         3787                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker         3787                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total         3787                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    128615213                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total    128615213                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    128615213                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total    128615213                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker        14303                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total        14303                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker        14303                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total        14303                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.264770                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.264770                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.264770                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.264770                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 33962.295485                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 33962.295485                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 33962.295485                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 33962.295485                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks         3688                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total         3688                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         3787                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total         3787                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         3787                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total         3787                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    124828213                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total    124828213                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    124828213                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total    124828213                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.264770                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.264770                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.264770                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.264770                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 32962.295485                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 32962.295485                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 32962.295485                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 32962.295485                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements         3688                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker        10516                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total        10516                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker         3787                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total         3787                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker    128615213                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total    128615213                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker        14303                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total        14303                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.264770                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.264770                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 33962.295485                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 33962.295485                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         3787                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total         3787                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    124828213                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total    124828213                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.264770                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.264770                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 32962.295485                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 32962.295485                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse    15.999821                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs        14376                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs         3803                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     3.780174                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker    15.999821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker     0.999989                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total     0.999989                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::0            9                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::1            7                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses       118211                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses       118211                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch.icacheStallCycles       712904                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus2.fetch.insts         3554251                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus2.fetch.branches       751660                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus2.fetch.predictedBranches       406178                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus2.fetch.cycles        3179642                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus2.fetch.squashCycles        67570                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus2.fetch.tlbCycles       111203                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus2.fetch.miscStallCycles         1542                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingTrapStallCycles        13213                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingQuiesceStallCycles        87609                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus2.fetch.icacheWaitRetryStallCycles          448                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus2.fetch.cacheLines       597194                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus2.fetch.icacheSquashes        10375                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.tlbSquashes          843                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::samples      4140346                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::mean     0.983341                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::stdev     2.266456                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::0      3269762     78.97%     78.97% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::1       146797      3.55%     82.52% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::2       116906      2.82%     85.34% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::3        89080      2.15%     87.49% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::4        76208      1.84%     89.33% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::5        74340      1.80%     91.13% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::6        69544      1.68%     92.81% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::7        51944      1.25%     94.06% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::8       245765      5.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::total      4140346                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.branchRate     0.121698                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus2.fetch.rate         0.575454                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst       568761                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total       568761                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst       568761                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total       568761                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst        28427                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total        28427                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst        28427                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total        28427                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst   1066635494                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total   1066635494                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst   1066635494                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total   1066635494                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst       597188                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total       597188                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst       597188                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total       597188                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.047601                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.047601                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.047601                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.047601                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 37521.915573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 37521.915573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 37521.915573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 37521.915573                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs         7499                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets          851                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs          130                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs    57.684615                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets   121.571429                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks        23959                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total        23959                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::cpu_cluster.cpus2.inst         4466                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::total         4466                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::cpu_cluster.cpus2.inst         4466                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::total         4466                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst        23961                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total        23961                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst        23961                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total        23961                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst    867567745                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total    867567745                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst    867567745                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total    867567745                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.040123                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.040123                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.040123                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.040123                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 36207.493218                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 36207.493218                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 36207.493218                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 36207.493218                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements        23959                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst       568761                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total       568761                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst        28427                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total        28427                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst   1066635494                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total   1066635494                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst       597188                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total       597188                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.047601                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.047601                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 37521.915573                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 37521.915573                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::cpu_cluster.cpus2.inst         4466                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::total         4466                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst        23961                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total        23961                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst    867567745                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total    867567745                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.040123                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.040123                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 36207.493218                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 36207.493218                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs       602477                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs        24727                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    24.365147                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::0          277                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::1          452                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::2           38                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses      1815523                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses      1815523                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker         7934                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total         7934                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker         7934                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total         7934                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         1222                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total         1222                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         1222                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total         1222                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker     47017028                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total     47017028                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker     47017028                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total     47017028                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker         9156                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total         9156                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker         9156                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total         9156                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.133464                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.133464                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.133464                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.133464                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 38475.472995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 38475.472995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 38475.472995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 38475.472995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks         1167                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total         1167                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         1222                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total         1222                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         1222                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total         1222                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     45795028                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total     45795028                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     45795028                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total     45795028                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.133464                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.133464                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.133464                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.133464                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 37475.472995                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 37475.472995                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 37475.472995                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 37475.472995                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements         1167                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker         7934                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total         7934                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker         1222                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total         1222                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker     47017028                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total     47017028                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker         9156                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total         9156                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.133464                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.133464                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 38475.472995                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 38475.472995                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         1222                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total         1222                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     45795028                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total     45795028                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.133464                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.133464                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 37475.472995                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 37475.472995                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse    15.999587                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs         9683                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs         1238                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     7.821486                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker    15.999587                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker     0.999974                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total     0.999974                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::0           10                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::1            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses        74470                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses        74470                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.lsq0.forwLoads        22736                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedLoads        82760                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.memOrderViolation         3186                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedStores        44662                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.rescheduledLoads        12379                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus2.lsq0.blockedByCache         2356                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::samples       449431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::mean    12.026576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::stdev    65.346745                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::0-9       420420     93.54%     93.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::10-19        15401      3.43%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::20-29         2032      0.45%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::30-39          583      0.13%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::40-49          452      0.10%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::50-59          452      0.10%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::60-69          186      0.04%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::70-79          129      0.03%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::80-89          132      0.03%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::90-99           85      0.02%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::100-109          116      0.03%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::110-119          108      0.02%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::120-129           62      0.01%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::130-139          107      0.02%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::140-149           34      0.01%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::150-159           79      0.02%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::160-169           70      0.02%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::170-179           90      0.02%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::180-189           50      0.01%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::190-199          140      0.03%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::200-209          112      0.02%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::210-219          468      0.10%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::220-229         1180      0.26%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::230-239          266      0.06%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::240-249          243      0.05%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::250-259          161      0.04%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::260-269          114      0.03%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::270-279          521      0.12%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::280-289          239      0.05%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::290-299          188      0.04%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::overflows         5211      1.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::max_value         2702                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::total       449431                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits       507750                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses         6506                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits       379430                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses         3286                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts         2449                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries          291                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults           24                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults          182                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses       514256                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses       382716                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits         887180                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses         9792                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses       896972                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks         9768                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor         9768                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           54                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         2395                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.squashedBefore         5589                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples         4179                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::mean  3471.823403                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::stdev 21933.945888                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0-32767         4078     97.58%     97.58% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::32768-65535           11      0.26%     97.85% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::65536-98303           39      0.93%     98.78% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::98304-131071           11      0.26%     99.04% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::131072-163839           14      0.34%     99.38% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::163840-196607           14      0.34%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::196608-229375            4      0.10%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::229376-262143            5      0.12%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::262144-294911            1      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::294912-327679            1      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::393216-425983            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total         4179                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples         6678                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 55545.073375                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 19896.541853                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 81019.179509                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535         4484     67.15%     67.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071         1126     16.86%     84.01% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607          658      9.85%     93.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143          232      3.47%     97.33% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679           87      1.30%     98.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215           43      0.64%     99.28% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::393216-458751           10      0.15%     99.43% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::458752-524287           35      0.52%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::589824-655359            2      0.03%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total         6678                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples  -1649372820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::mean     0.826383                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0-3  -1667007570    101.07%    101.07% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::4-7      9500000     -0.58%    100.49% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::8-11      2158000     -0.13%    100.36% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::12-15      1305000     -0.08%    100.28% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::16-19       373250     -0.02%    100.26% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::20-23       933000     -0.06%    100.20% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::24-27        72000     -0.00%    100.20% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::28-31       363000     -0.02%    100.18% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::32-35      2930500     -0.18%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total  -1649372820                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB         2395     97.80%     97.80% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB           54      2.20%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total         2449                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data         9768                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total         9768                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data         2449                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total         2449                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total        12217                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits       598272                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses         2658                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts         1746                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries          286                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults          416                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses       600930                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits         598272                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses         2658                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses       600930                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks         2658                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor         2658                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           46                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1700                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.squashedBefore          312                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples         2346                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::mean  1383.098892                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::stdev 12415.301574                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0-16383         2309     98.42%     98.42% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::16384-32767            7      0.30%     98.72% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::32768-49151            2      0.09%     98.81% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::49152-65535            9      0.38%     99.19% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::65536-81919            8      0.34%     99.53% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::81920-98303            6      0.26%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::131072-147455            1      0.04%     99.83% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::163840-180223            1      0.04%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::229376-245759            2      0.09%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::245760-262143            1      0.04%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total         2346                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples         2058                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 32879.737609                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 13429.243381                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 49147.968226                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-65535         1604     77.94%     77.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-131071          380     18.46%     96.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::131072-196607           43      2.09%     98.49% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::196608-262143           17      0.83%     99.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::262144-327679           10      0.49%     99.81% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::327680-393215            1      0.05%     99.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::393216-458751            2      0.10%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::524288-589823            1      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total         2058                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples  -1648828570                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::mean     1.088708                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0    150638074     -9.14%     -9.14% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::1  -1802258394    109.31%    100.17% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::2      1929500     -0.12%    100.05% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::3       566250     -0.03%    100.02% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::4        67500     -0.00%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::5       137500     -0.01%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::6        14500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::7        49000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::8        27500     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total  -1648828570                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB         1700     97.37%     97.37% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB           46      2.63%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total         1746                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst         2658                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total         2658                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst         1746                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total         1746                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total         4404                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         2379                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1190                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 159587199.145378                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 18432447.319229                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows            1      0.08%      0.08% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1189     99.92%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value    162653906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1190                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON   1543955517                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 189908766983                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.rename.squashCycles        22916                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus2.rename.idleCycles       683283                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus2.rename.blockCycles       423236                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus2.rename.serializeStallCycles      2216456                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus2.rename.runCycles       509520                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus2.rename.unblockCycles       284935                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus2.rename.renamedInsts      3481219                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus2.rename.ROBFullEvents         1928                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus2.rename.IQFullEvents        41324                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus2.rename.LQFullEvents        28903                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus2.rename.SQFullEvents       112839                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus2.rename.renamedOperands      3458942                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus2.rename.lookups      5161316                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus2.rename.intLookups      3997461                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.vecLookups         1602                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.committedMaps      2915057                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus2.rename.undoneMaps       543856                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus2.rename.serializing        86941                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.tempSerializing        14164                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.skidInsts       680178                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus2.rob.reads           7307946                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus2.rob.writes          6877070                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus2.thread_0.numInsts      2518028                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps      2900149                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles           2466183                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.instsAdded          1677423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus3.nonSpecInstsAdded        22231                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus3.instsIssued         1651059                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsIssued         6946                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsExamined       143867                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus3.squashedOperandsExamined       104478                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus3.squashedNonSpecRemoved          615                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::samples      1821424                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::mean     0.906466                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::stdev     1.690315                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::0      1251306     68.70%     68.70% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::1       186477     10.24%     78.94% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::2        93323      5.12%     84.06% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::3        91444      5.02%     89.08% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::4        84036      4.61%     93.70% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::5        53900      2.96%     96.65% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::6        34510      1.89%     98.55% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::7        20524      1.13%     99.68% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::8         5904      0.32%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::total      1821424                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntAlu        10317     33.83%     33.83% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntMult          277      0.91%     34.73% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntDiv          635      2.08%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatAdd            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCmp            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCvt            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMult            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMultAcc            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatDiv            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMisc            2      0.01%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatSqrt            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAdd            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAddAcc            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAlu            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCmp            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCvt            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMisc            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMult            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMultAcc            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShift            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShiftAcc            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdDiv            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSqrt            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAdd            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAlu            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCmp            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCvt            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatDiv            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMisc            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMult            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAdd            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAlu            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceCmp            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAes            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAesMix            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma2            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma3            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdPredAlu            0      0.00%     36.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemRead        10674     35.00%     71.82% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemWrite         8595     28.18%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::No_OpClass          115      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntAlu      1244923     75.40%     75.41% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntMult         1382      0.08%     75.49% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntDiv          244      0.01%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatAdd            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCvt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMult            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMisc           59      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAdd            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAlu            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMisc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMult            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShift            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAes            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemRead       227935     13.81%     89.32% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemWrite       176401     10.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::total      1651059                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.issueRate          0.669480                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.fuBusy                30500                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus3.fuBusyRate         0.018473                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus3.intInstQueueReads      5160175                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus3.intInstQueueWrites      1844448                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus3.intInstQueueWakeupAccesses      1633914                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.vecInstQueueReads          813                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWrites          454                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWakeupAccesses          374                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.intAluAccesses      1681013                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus3.vecAluAccesses          431                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus3.squashCycles           6253                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus3.blockCycles           73713                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus3.unblockCycles         27948                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus3.dispatchedInsts      1718277                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus3.dispSquashedInsts         1482                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus3.dispLoadInsts        229779                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus3.dispStoreInsts       181571                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus3.dispNonSpecInsts        14300                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus3.iqFullEvents            377                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.lsqFullEvents         27074                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.memOrderViolationEvents         1396                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus3.predictedTakenIncorrect         1063                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus3.predictedNotTakenIncorrect         3958                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus3.branchMispredicts         5021                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus3.numInsts            1642416                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus3.numLoadInsts         224655                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus3.numSquashedInsts         6533                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus3.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus3.numNop                18623                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus3.numRefs              399155                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus3.numBranches          308128                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus3.numStoreInsts        174500                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus3.numRate            0.665975                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.instsToCommit       1635576                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus3.writebackCount      1634288                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus3.producerInst         916257                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus3.consumerInst        1481494                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus3.wbRate             0.662679                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.wbFanout           0.618468                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus3.timesIdled             4513                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus3.idleCycles           644759                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus3.quiesceCycles     763150068                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.committedInsts      1375705                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus3.committedOps        1555787                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus3.cpi                1.792668                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.totalCpi           1.792668                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.557828                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.totalIpc           0.557828                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus3.intRegfileReads      1914227                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus3.intRegfileWrites      1242718                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus3.vecRegfileReads          328                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus3.vecRegfileWrites           47                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus3.ccRegfileReads       398804                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus3.ccRegfileWrites       393426                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus3.miscRegfileReads      9051449                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus3.miscRegfileWrites        18928                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedLoads       229779                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedStores       181571                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingLoads        62418                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingStores        63168                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups       351617                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted       202845                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect         6539                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups       151560                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits       142038                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.937173                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed        63332                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect          118                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups         1290                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits          616                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses          674                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted          307                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.commit.commitSquashedInsts       144493                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus3.commit.commitNonSpecStalls        21616                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus3.commit.branchMispredicts         4595                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::samples      1797520                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::mean     0.875445                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::stdev     2.018182                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::0      1317997     73.32%     73.32% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::1       205778     11.45%     84.77% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::2        73793      4.11%     88.88% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::3        31325      1.74%     90.62% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::4        26173      1.46%     92.07% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::5        17092      0.95%     93.03% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::6        24136      1.34%     94.37% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::7        18485      1.03%     95.40% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::8        82741      4.60%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::total      1797520                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.instsCommitted      1393548                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.opsCommitted      1573630                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.commit.memRefs       377116                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus3.commit.loads         208040                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus3.commit.amos            5846                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.membars        15241                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus3.commit.branches       292659                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus3.commit.vectorInstructions          326                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus3.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus3.commit.integer      1418463                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus3.commit.functionCalls        53339                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::No_OpClass           16      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntAlu      1194998     75.94%     75.94% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntMult         1268      0.08%     76.02% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntDiv          220      0.01%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMult            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     76.03% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMisc           12      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMult            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShift            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAes            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemRead       208040     13.22%     89.26% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemWrite       169076     10.74%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::total      1573630                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.commitEligibleSamples        82741                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data       354628                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total       354628                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data       354663                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total       354663                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data        11487                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total        11487                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data        11539                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total        11539                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data    374435984                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total    374435984                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data    374435984                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total    374435984                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data       366115                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total       366115                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data       366202                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total       366202                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.031375                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.031375                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.031510                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.031510                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 32596.498999                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 32596.498999                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 32449.604298                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 32449.604298                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs          775                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets           27                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs    32.291667                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets           27                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks         2529                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total         2529                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data         6509                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total         6509                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data         6509                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total         6509                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data         4978                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total         4978                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data         5000                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total         5000                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data           50                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total           50                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data    190381234                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total    190381234                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data    192033234                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total    192033234                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       845250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total       845250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.013597                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.013597                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.013654                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.013654                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 38244.522700                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 38244.522700                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 38406.646800                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 38406.646800                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data        16905                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total        16905                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements         4403                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data       195270                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total       195270                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data         7632                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total         7632                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data    259504750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total    259504750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data       202902                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total       202902                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.037614                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.037614                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 34002.194706                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 34002.194706                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data         3643                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total         3643                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data         3989                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total         3989                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           31                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total           31                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data    154468000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total    154468000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       845250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total       845250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.019660                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.019660                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 38723.489596                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 38723.489596                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 27266.129032                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 27266.129032                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data           35                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total           35                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data           52                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total           52                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data           87                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total           87                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.597701                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.597701                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data           22                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total           22                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data      1652000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total      1652000                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.252874                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.252874                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 75090.909091                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 75090.909091                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data         5597                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total         5597                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data          249                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total          249                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data      4223750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total      4223750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data         5846                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total         5846                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.042593                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.042593                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data 16962.851406                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total 16962.851406                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data          249                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total          249                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data      4161500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total      4161500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.042593                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.042593                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data 16712.851406                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total 16712.851406                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data            5                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total            5                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data           13                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total           13                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data       171750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total       171750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data           18                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total           18                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.722222                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.722222                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 13211.538462                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 13211.538462                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data           13                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total           13                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data       168500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total       168500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.722222                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.722222                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12961.538462                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 12961.538462                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data       159353                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total       159353                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data         3842                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total         3842                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data    114759484                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total    114759484                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data       163195                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total       163195                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.023542                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.023542                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 29869.725143                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 29869.725143                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data         2866                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total         2866                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data          976                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total          976                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data     35744734                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total     35744734                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.005981                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.005981                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 36623.702869                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 36623.702869                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   461.482911                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs       370754                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs         5348                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    69.325729                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   461.482911                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.901334                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.901334                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          422                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::4          418                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.824219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses       749082                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses       749082                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.decode.idleCycles       205803                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus3.decode.blockedCycles      1311477                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus3.decode.runCycles       225169                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus3.decode.unblockCycles        72722                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus3.decode.squashCycles         6253                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus3.decode.branchResolved       139162                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus3.decode.branchMispred         2060                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus3.decode.decodedInsts      1772678                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.decode.squashedInsts         7528                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker         2772                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total         2772                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker         2772                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total         2772                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total         1188                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total         1188                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     39287562                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total     39287562                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     39287562                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total     39287562                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         3960                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total         3960                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         3960                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total         3960                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.300000                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.300000                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 33070.338384                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks         1164                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total         1164                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total         1188                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total         1188                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     38099562                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total     38099562                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     38099562                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total     38099562                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.300000                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.300000                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 32070.338384                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements         1164                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker         2772                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total         2772                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total         1188                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     39287562                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total     39287562                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         3960                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total         3960                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.300000                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 33070.338384                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 33070.338384                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker         1188                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total         1188                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     38099562                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total     38099562                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.300000                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.300000                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 32070.338384                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 32070.338384                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse    15.994125                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs         4078                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs         1203                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     3.389859                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker    15.994125                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.999633                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.999633                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses        32868                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses        32868                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch.icacheStallCycles       245203                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus3.fetch.insts         1664564                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus3.fetch.branches       351617                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus3.fetch.predictedBranches       205986                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus3.fetch.cycles        1458604                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus3.fetch.squashCycles        16574                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus3.fetch.tlbCycles        21375                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus3.fetch.miscStallCycles          613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingTrapStallCycles         2383                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingQuiesceStallCycles        84896                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus3.fetch.icacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus3.fetch.cacheLines       299061                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus3.fetch.icacheSquashes         2518                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.tlbSquashes           99                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::samples      1821424                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::mean     1.030621                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::stdev     2.261005                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::0      1391875     76.42%     76.42% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::1        92026      5.05%     81.47% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::2        57033      3.13%     84.60% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::3        43755      2.40%     87.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::4        28188      1.55%     88.55% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::5        45623      2.50%     91.06% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::6        39825      2.19%     93.24% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::7        24768      1.36%     94.60% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::8        98331      5.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::total      1821424                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.branchRate     0.142575                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus3.fetch.rate         0.674956                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst       290525                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total       290525                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst       290525                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total       290525                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst         8536                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total         8536                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst         8536                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total         8536                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst    311043250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total    311043250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst    311043250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total    311043250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst       299061                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total       299061                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst       299061                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total       299061                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.028543                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.028543                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.028543                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.028543                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 36438.993674                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs         1167                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets          231                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs    55.571429                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          231                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks         7476                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total         7476                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::cpu_cluster.cpus3.inst         1060                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::total         1060                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::cpu_cluster.cpus3.inst         1060                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::total         1060                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst         7476                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total         7476                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst         7476                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total         7476                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst    259480500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total    259480500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst    259480500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total    259480500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.024998                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.024998                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.024998                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.024998                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 34708.467095                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements         7476                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst       290525                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total       290525                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst         8536                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total         8536                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst    311043250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total    311043250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst       299061                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total       299061                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.028543                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.028543                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 36438.993674                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 36438.993674                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::cpu_cluster.cpus3.inst         1060                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::total         1060                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst         7476                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total         7476                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst    259480500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total    259480500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.024998                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.024998                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 34708.467095                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 34708.467095                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse          768                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs       319723                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs         8244                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs    38.782508                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst          768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::4          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses       904659                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses       904659                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker         1220                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total         1220                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker         1220                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total         1220                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total          172                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total          172                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8422828                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total      8422828                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8422828                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total      8422828                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         1392                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total         1392                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         1392                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total         1392                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.123563                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.123563                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 48969.930233                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks          161                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total          161                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total          172                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total          172                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8250828                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total      8250828                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8250828                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total      8250828                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.123563                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.123563                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 47969.930233                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements          161                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker         1220                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total         1220                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total          172                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      8422828                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total      8422828                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         1392                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total         1392                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.123563                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 48969.930233                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 48969.930233                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker          172                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total          172                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      8250828                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total      8250828                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.123563                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.123563                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 47969.930233                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 47969.930233                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse    15.996077                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs         1624                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs          188                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     8.638298                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker    15.996077                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     0.999755                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     0.999755                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::4           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses        11308                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses        11308                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.lsq0.forwLoads        17021                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedLoads        21739                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.memOrderViolation         1396                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedStores        12495                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.rescheduledLoads         4191                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus3.lsq0.blockedByCache           25                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::samples       207951                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::mean     9.111170                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::stdev    53.359263                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::0-9       199839     96.10%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::10-19         3971      1.91%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::20-29          461      0.22%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::30-39           82      0.04%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::40-49          154      0.07%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::50-59          122      0.06%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::60-69           96      0.05%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::70-79           68      0.03%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::80-89           17      0.01%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::90-99           22      0.01%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::100-109           16      0.01%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::110-119           35      0.02%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::120-129           10      0.00%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::130-139           30      0.01%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::140-149           12      0.01%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::150-159           16      0.01%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::160-169           13      0.01%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::170-179            1      0.00%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::180-189           29      0.01%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::190-199          116      0.06%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::200-209           34      0.02%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::210-219          203      0.10%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::220-229          410      0.20%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::230-239           82      0.04%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::240-249           90      0.04%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::250-259           36      0.02%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::260-269           59      0.03%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::270-279          145      0.07%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::280-289           57      0.03%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::290-299           60      0.03%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::overflows         1665      0.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::max_value         2937                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::total       207951                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits       224305                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses         1807                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits       174503                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses          358                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts          785                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries           69                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults            4                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults           36                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses       226112                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses       174861                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits         398808                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses         2165                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses       400973                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks         2161                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor         2161                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          767                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.squashedBefore         1029                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples         1132                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::mean  4584.584806                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::stdev 25946.136540                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0-32767         1099     97.08%     97.08% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::32768-65535            3      0.27%     97.35% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::65536-98303           11      0.97%     98.32% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::98304-131071            3      0.27%     98.59% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::131072-163839            4      0.35%     98.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::163840-196607            7      0.62%     99.56% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::196608-229375            2      0.18%     99.73% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::229376-262143            2      0.18%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::294912-327679            1      0.09%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total         1132                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples         1515                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 55579.702970                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 24076.279964                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 71141.463780                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-32767          928     61.25%     61.25% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::32768-65535           70      4.62%     65.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-98303          235     15.51%     81.39% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::98304-131071           57      3.76%     85.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-163839           51      3.37%     88.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::163840-196607           99      6.53%     95.05% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-229375           25      1.65%     96.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::229376-262143           21      1.39%     98.09% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-294911           14      0.92%     99.01% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::294912-327679            6      0.40%     99.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-360447            5      0.33%     99.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::360448-393215            1      0.07%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-425983            3      0.20%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total         1515                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  -2470149098                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::mean     0.421775                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::stdev     0.298771                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0-3  -2474342848    100.17%    100.17% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::4-7      2356250     -0.10%    100.07% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::8-11       655750     -0.03%    100.05% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::12-15       869000     -0.04%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::16-19       188250     -0.01%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::20-23        83250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::24-27        26250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::28-31          750     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::32-35        14250     -0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  -2470149098                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB          767     97.71%     97.71% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB           18      2.29%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total          785                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data         2161                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total         2161                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data          785                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total          785                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total         2946                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits       299196                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses          412                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts          285                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          118                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid            9                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries           60                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults           56                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses       299608                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits         299196                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses          412                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses       299608                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks          412                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor          412                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          277                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.squashedBefore           29                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples          383                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::mean   428.198433                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::stdev  4631.237963                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0-8191          378     98.69%     98.69% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::8192-16383            2      0.52%     99.22% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::16384-24575            1      0.26%     99.48% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::24576-32767            1      0.26%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::81920-90111            1      0.26%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total          383                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples          314                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 34647.292994                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 13882.763022                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 44961.009917                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-32767          211     67.20%     67.20% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::32768-65535           16      5.10%     72.29% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-98303           68     21.66%     93.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-131071            8      2.55%     96.50% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-163839            6      1.91%     98.41% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::163840-196607            4      1.27%     99.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-294911            1      0.32%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total          314                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples   -695479322                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::mean    -0.660731                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0  -1154844934    166.05%    166.05% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::1    459271612    -66.04%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::2        28750     -0.00%    100.01% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::3        65250     -0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total   -695479322                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB          277     97.19%     97.19% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB            8      2.81%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total          285                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst          412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total          412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst          285                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total          285                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total          697                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         2378                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1191                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 160231836.193115                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 15808283.674745                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1191    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value      5968740                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value    162653906                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1191                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON    616393594                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 190836116906                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.rename.squashCycles         6253                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus3.rename.idleCycles       236257                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus3.rename.blockCycles       113749                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus3.rename.serializeStallCycles      1081733                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus3.rename.runCycles       269161                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus3.rename.unblockCycles       114271                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus3.rename.renamedInsts      1744446                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus3.rename.ROBFullEvents          278                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus3.rename.IQFullEvents        13959                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus3.rename.LQFullEvents        22711                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus3.rename.SQFullEvents        19045                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus3.rename.renamedOperands      1755783                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus3.rename.lookups      2611296                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus3.rename.intLookups      1996251                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.vecLookups          328                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.committedMaps      1571316                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus3.rename.undoneMaps       184467                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus3.rename.serializing        51047                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.tempSerializing         9543                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.skidInsts       345215                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus3.rob.reads           3431929                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus3.rob.writes          3458807                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus3.thread_0.numInsts      1375705                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps      1555787                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker         6820                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker          817                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst        27958                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data      1436116                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker          202                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker           42                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst          787                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data          572                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker         2288                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker          609                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst        12711                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data        10790                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker          740                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker           67                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst         4300                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data         2266                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      1507085                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker         6820                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker          817                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst        27958                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data      1436116                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker          202                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker           42                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst          787                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data          572                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker         2288                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker          609                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst        12711                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data        10790                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker          740                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker           67                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst         4300                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data         2266                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      1507085                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         2924                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker          623                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst        15725                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data        15848                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker           46                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst         1762                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data          753                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker         1316                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker          517                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst        11250                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data         6605                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker          417                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst         3176                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data         2279                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total        63526                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         2924                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker          623                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst        15725                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data        15848                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker           46                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst         1762                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data          753                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker         1316                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker          517                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst        11250                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data         6605                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker          417                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst         3176                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data         2279                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total        63526                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    234881999                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker     50732499                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst   1109393245                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data   1168061497                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17562750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4099750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst    150076500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data     69703250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    111035000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker     41769250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst    813234244                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data    527773496                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     33661750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7744000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst    241447500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data    181598500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total   4762775230                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    234881999                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker     50732499                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst   1109393245                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data   1168061497                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17562750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker      4099750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst    150076500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data     69703250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    111035000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker     41769250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst    813234244                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data    527773496                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     33661750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7744000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst    241447500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data    181598500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total   4762775230                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker         9744                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         1440                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst        43683                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data      1451964                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst         2549                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data         1325                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker         3604                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker         1126                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst        23961                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data        17395                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker         1157                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker          158                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst         7476                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data         4545                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      1570611                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker         9744                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         1440                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst        43683                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data      1451964                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst         2549                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data         1325                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker         3604                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker         1126                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst        23961                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data        17395                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker         1157                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker          158                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst         7476                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data         4545                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      1570611                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.300082                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.432639                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.359980                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.010915                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.522727                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.691251                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.568302                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.365150                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.459147                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.469513                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.379707                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.360415                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.424826                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.501430                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.040447                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.300082                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.432639                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.359980                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.010915                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.522727                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.691251                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.568302                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.365150                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.459147                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.469513                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.379707                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.360415                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.424826                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.501430                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.040447                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 80329.001026                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81432.582665                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 70549.649921                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 73704.031865                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 90529.639175                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker        89125                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 85173.950057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 92567.397078                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84373.100304                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 80791.586074                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 72287.488356                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 79905.147010                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80723.621103                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 85098.901099                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 76022.512594                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 79683.413778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 74973.636464                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 80329.001026                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81432.582665                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 70549.649921                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 73704.031865                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 90529.639175                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker        89125                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 85173.950057                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 92567.397078                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84373.100304                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 80791.586074                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 72287.488356                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 79905.147010                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80723.621103                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 85098.901099                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 76022.512594                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 79683.413778                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 74973.636464                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks        17634                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total        17634                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            5                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst            7                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data         1162                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst           16                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data            2                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.dtb_walker            5                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst           21                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.data          379                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            4                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst           10                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data           98                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total         1713                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker            5                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst            7                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data         1162                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst           16                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data            2                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.dtb_walker            5                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst           21                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.data          379                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker            4                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst           10                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data           98                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total         1713                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2919                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          621                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst        15718                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data        14686                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           45                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst         1746                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data          751                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         1311                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          516                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst        11229                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data         6226                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst         3166                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data         2181                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total        61813                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2919                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker          621                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst        15718                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data        14686                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker           45                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst         1746                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data          751                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         1311                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker          516                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst        11229                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data         6226                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst         3166                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data         2181                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher         5308                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total        67121                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data         3075                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data           81                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data           74                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data           50                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total         3280                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    230906999                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     49853999                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst   1089490749                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data   1105716497                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17320250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      3978750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst    147129501                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data     68745000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    109062250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     41082000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst    798163246                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data    503669250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     32937750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7630001                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst    237050001                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data    173948500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total   4616684743                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    230906999                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     49853999                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst   1089490749                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data   1105716497                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17320250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      3978750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst    147129501                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data     68745000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    109062250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     41082000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst    798163246                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data    503669250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     32937750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7630001                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst    237050001                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data    173948500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher    544775265                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total   5161460008                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    298821750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data      1298750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data      1145750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data       751500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total    302017750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299569                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.431250                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.359820                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.010115                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.511364                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.684974                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.566792                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.363762                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.458259                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.468637                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.357919                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.356958                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.423488                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.479868                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.039356                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299569                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.431250                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.359820                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.010115                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.511364                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.684974                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.566792                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.363762                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.458259                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.468637                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.357919                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.356958                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.423488                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.479868                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.042736                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79104.830079                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80280.191626                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 69314.845973                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 75290.514572                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 89279.639175                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 88416.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 84266.609966                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 91537.949401                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83190.122044                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79616.279070                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 71080.527741                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 80897.727273                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79752.421308                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 83846.164835                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 74873.657928                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 79756.304448                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 74687.925566                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79104.830079                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80280.191626                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 69314.845973                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 75290.514572                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 89279.639175                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 88416.666667                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 84266.609966                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 91537.949401                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83190.122044                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79616.279070                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 71080.527741                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 80897.727273                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79752.421308                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 83846.164835                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 74873.657928                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 79756.304448                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 102632.868312                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 76897.841331                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 97177.804878                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 16033.950617                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 15483.108108                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data        15030                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 92078.582317                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements             28114                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks        16952                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total        16952                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher         5308                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total         5308                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher    544775265                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total    544775265                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 102632.868312                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 102632.868312                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data          926                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data            6                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus2.data         1260                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data           13                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total         2205                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data         8518                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus2.data         2803                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data           13                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total        11336                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus0.data         9000                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus2.data        64000                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus3.data        12500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::total        85500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data         9444                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data            8                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus2.data         4063                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data           26                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total        13541                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.901948                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.250000                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus2.data     0.689884                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.837161                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus0.data     1.056586                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus2.data    22.832679                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus3.data   961.538462                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     7.542343                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus0.data            1                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus2.data            1                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::total            2                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data         8517                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data         2802                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data           13                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total        11334                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data    307931471                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data        25750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data     65111143                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data       160250                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total    373228614                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     0.901842                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.250000                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data     0.689638                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     0.837014                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 36154.922038                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data        12875                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data 23237.381513                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12326.923077                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 32929.999471                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker         6820                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker          817                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst        27958                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker          202                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker           42                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst          787                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker         2288                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker          609                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst        12711                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker          740                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker           67                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst         4300                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total        57341                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         2924                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker          623                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst        15725                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker           46                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst         1762                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker         1316                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker          517                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst        11250                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker          417                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst         3176                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total        38041                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    234881999                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker     50732499                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst   1109393245                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker     17562750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker      4099750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst    150076500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker    111035000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker     41769250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst    813234244                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker     33661750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker      7744000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst    241447500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total   2815638487                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker         9744                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         1440                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst        43683                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker          396                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker           88                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst         2549                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker         3604                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker         1126                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst        23961                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker         1157                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker          158                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst         7476                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total        95382                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.300082                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.432639                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.359980                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.522727                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.691251                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.365150                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.459147                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.469513                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.360415                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.424826                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.398828                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 80329.001026                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81432.582665                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 70549.649921                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 90529.639175                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker        89125                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 85173.950057                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 84373.100304                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 80791.586074                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 72287.488356                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80723.621103                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 85098.901099                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 76022.512594                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 74015.890408                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker            5                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.itb_walker            2                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst            7                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker            1                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst           16                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.dtb_walker            5                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.itb_walker            1                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst           21                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker            4                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst           10                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total           72                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         2919                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker          621                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst        15718                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker           45                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst         1746                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker         1311                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker          516                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst        11229                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker           91                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst         3166                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total        37969                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    230906999                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker     49853999                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst   1089490749                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker     17320250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker      3978750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst    147129501                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    109062250                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker     41082000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst    798163246                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker     32937750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker      7630001                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst    237050001                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total   2764605496                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.299569                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.431250                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.359820                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.489899                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.511364                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.684974                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.363762                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.458259                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.468637                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.356958                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.575949                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.423488                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.398073                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79104.830079                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80280.191626                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 69314.845973                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 89279.639175                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 88416.666667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 84266.609966                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 83190.122044                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79616.279070                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 71080.527741                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79752.421308                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 83846.164835                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 74873.657928                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 72812.175617                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data        26740                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data          101                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data         2963                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data          477                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total        30281                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data          817                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data           70                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data          963                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data          442                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total         2292                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data     62081499                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data      6158000                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data     74279250                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data     35399750                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total    177918499                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data        27557                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data          171                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data         3926                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data          919                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total        32573                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.029648                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.409357                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.245288                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.480958                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.070365                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 75987.146879                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 87971.428571                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 77133.177570                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 80089.932127                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 77625.872164                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus0.data          145                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus2.data          225                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data           97                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total          467                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data          672                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data           70                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data          738                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data          345                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total         1825                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data     53547249                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data      6070500                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data     63367000                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data     30076750                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total    153061499                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.024386                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.409357                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.187978                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.375408                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.056028                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 79683.406250                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 86721.428571                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 85863.143631                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 87178.985507                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 83869.314521                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         1491                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data           54                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data           48                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data           31                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total         1624                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    298821750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data      1298750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data      1145750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data       751500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total    302017750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 200417.002012                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 24050.925926                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 23869.791667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 24241.935484                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 185971.520936                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data      1409376                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data          471                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data         7827                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data         1789                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1419463                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data        15031                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data          683                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data         5642                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data         1837                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total        23193                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data   1105979998                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data     63545250                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data    453494246                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data    146198750                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total   1769218244                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data      1424407                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data         1154                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data        13469                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data         3626                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1442656                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.010552                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.591854                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.418888                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.506619                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.016077                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 73579.934668                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 93038.433382                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 80378.278270                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 79585.601524                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 76282.423317                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data         1017                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data            2                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus2.data          154                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data            1                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total         1174                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data        14014                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data          681                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data         5488                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data         1836                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total        22019                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data   1052169248                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data     62674500                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data    440302250                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data    143871750                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total   1699017748                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.009838                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.590121                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.407454                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.506343                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.015263                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 75079.866419                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 92033.039648                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 80230.001822                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 78361.519608                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 77161.440029                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data           63                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data            5                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data          106                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data           42                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total          216                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data          334                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data          102                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data          320                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data          142                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total          898                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data      2909250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data       276250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data      2009750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data       512250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total      5707500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data          397                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data          107                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data          426                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data          184                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total         1114                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.841310                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.953271                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.751174                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.771739                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.806104                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data  8710.329341                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  2708.333333                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  6280.468750                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  3607.394366                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  6355.790646                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data          334                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data          102                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data          320                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data          142                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total          898                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data      4189750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data      1280500                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data      4039000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data      1795250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total     11304500                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.841310                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.953271                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.751174                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.771739                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.806104                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12544.161677                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12553.921569                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12621.875000                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12642.605634                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12588.530067                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         1584                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data           27                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data           26                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data           19                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total         1656                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks        63360                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total        63360                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks        63360                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total        63360                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      1464137                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      1464137                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      1464137                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      1464137                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses        61813                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued        13989                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused         3349                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful         1604                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.114662                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.025293                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache         2095                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR         6586                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate         8681                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified        16966                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit         2442                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand          308                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage         3746                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15464.475874                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         3091661                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       1543670                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          2.002799                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick              0                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 14436.496430                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.data     6.223196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus2.data     1.071069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus3.data     0.025331                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher  1020.659848                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.881134                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.data     0.000380                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus2.data     0.000065                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus3.data     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.062296                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.943877                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022          313                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          209                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        14716                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1           13                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2          265                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::4           33                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::0            5                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1           64                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          132                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::4            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0          465                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1         2213                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         8141                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3          949                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4         2948                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.019104                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.012756                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.898193                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses      51640497                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses     51640497                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq         1624                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      1543368                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq         1656                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp         1656                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      1481771                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean        95611                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict        98072                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq         9406                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq         2098                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp         2098                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq        32999                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp        32999                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq        95939                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1445806                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq        13654                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp        13654                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       131065                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4394218                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         4355                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        29511                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         7647                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         5064                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          264                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         1188                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        71879                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        67164                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         3515                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        11079                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        22428                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        14507                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port          491                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port         3509                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total      4767884                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      5592000                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    185431696                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       185088                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1252096                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       326272                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       137604                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        11264                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        50688                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      3066752                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2104614                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       146752                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       466688                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       956928                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       452930                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        20416                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       148544                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    200350332                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops             104527                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic      1393088                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples      1693818                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.127308                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.586622                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      1586745     93.68%     93.68% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1        50000      2.95%     96.63% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2        25712      1.52%     98.15% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3        19178      1.13%     99.28% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4         9486      0.56%     99.84% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5          231      0.01%     99.85% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6          677      0.04%     99.89% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7          988      0.06%     99.95% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8          612      0.04%     99.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9          185      0.01%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10            4      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           10                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total      1693818                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   1186757238                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy     21868906                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy    730490199                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy       611498                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy      1895990                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy      3746466                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy      2582959                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy        86000                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy       595245                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy       732496                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy      4976737                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy      1283710                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy      1022992                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy        44249                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy       198498                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy     11994439                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy     10510688                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests      3179345                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      1568144                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests        65018                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops        62366                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops        28438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops        33928                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                 1347                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp                1347                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq                1492                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp               1492                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           88                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5590                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total         5678                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                    5678                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio           66                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio         5590                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total         5656                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                     5656                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy               87000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy            5605500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy            4186000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples     17634.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples      2919.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples       621.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples     15719.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples     14635.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples       194.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples        45.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples      1746.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples       751.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples      1311.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples       516.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples     11229.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples      6230.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples       413.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples        91.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples      3166.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples      2178.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples      4920.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.201574158000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds          983                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds          983                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState             183861                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState             16706                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                      66733                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                     17634                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                    66733                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                   17634                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                    49                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.44                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     24.16                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6                66733                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6               17634                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                  35059                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                  15016                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                   6247                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                   3409                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                   1921                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                   1146                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                    763                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                    577                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                    495                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                    373                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                   323                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                   275                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                   213                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                   144                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                   114                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                    96                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                    78                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                    88                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                    76                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                    52                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                    43                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                    38                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                    31                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                    41                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                    19                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                    13                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                    10                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     9                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     8                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     7                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                   175                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                   216                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                   534                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                   745                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                   823                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                   946                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                   982                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                  1011                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                  1056                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                  1153                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                  1186                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                  1265                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                  1286                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                  1337                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                  1368                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                  1088                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                  1053                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                  1025                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                    79                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                    43                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                    49                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                    28                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                    39                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                    28                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                    13                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                     8                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                     6                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                     5                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                     5                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                     3                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                     5                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                     6                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                     6                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                    11                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                    10                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                    10                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                     4                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples          983                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     67.829095                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev   183.895412                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-127          890     90.54%     90.54% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::128-255           70      7.12%     97.66% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::256-383            9      0.92%     98.58% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::384-511            3      0.31%     98.88% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::512-639            2      0.20%     99.08% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::640-767            4      0.41%     99.49% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::896-1023            2      0.20%     99.69% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::1152-1279            1      0.10%     99.80% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::3200-3327            1      0.10%     99.90% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::3968-4095            1      0.10%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total          983                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples          983                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     17.939980                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    17.442885                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev     5.399843                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16             732     74.47%     74.47% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::17              21      2.14%     76.60% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::18              83      8.44%     85.05% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::19              27      2.75%     87.79% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::20              18      1.83%     89.62% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::21               6      0.61%     90.23% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::22              10      1.02%     91.25% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::23               5      0.51%     91.76% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::24               9      0.92%     92.68% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::25               4      0.41%     93.08% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::26               2      0.20%     93.29% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::27               5      0.51%     93.79% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::28               2      0.20%     94.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::29               5      0.51%     94.51% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::30               6      0.61%     95.12% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::31               4      0.41%     95.52% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32               3      0.31%     95.83% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::33               5      0.51%     96.34% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::34               4      0.41%     96.74% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::35               3      0.31%     97.05% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::36               6      0.61%     97.66% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::37               3      0.31%     97.97% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::38               2      0.20%     98.17% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::39               2      0.20%     98.37% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::40               1      0.10%     98.47% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::41               2      0.20%     98.68% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::43               1      0.10%     98.78% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::44               2      0.20%     98.98% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::45               1      0.10%     99.08% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::46               3      0.31%     99.39% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::49               2      0.20%     99.59% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::50               1      0.10%     99.69% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::52               2      0.20%     99.90% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::59               1      0.10%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total          983                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                   3136                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys                4270912                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys             1128576                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             22322387.22252354                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             5898625.51184542                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 191328698500                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                   2267814.41                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker       186816                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker        39744                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst      1006016                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data       936640                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker        12416                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker         2880                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst       111744                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data        48064                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker        83904                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker        33024                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst       718656                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data       398720                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker        26432                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker         5824                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst       202624                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data       139392                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher       314880                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks      1128640                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 976414.192416738486                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 207726.349260292773                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 5258052.309215043671                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 4895451.081198687665                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 64893.577707724318                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 15052.634004369042                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 584042.199369518785                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 251211.736384025571                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 438533.403993951448                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 172603.536583431676                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 3756133.938556888141                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 2083953.552160425112                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 138149.729862320324                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 30439.770986612952                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 1059036.427951830905                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 728547.485811461695                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 1645754.651144348551                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 5898960.014823290519                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker         2919                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker          621                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst        15719                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data        14679                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker          194                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker           45                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst         1746                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data          751                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker         1311                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker          516                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst        11229                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data         6234                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker          413                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker           91                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst         3166                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data         2179                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher         4920                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks        17634                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker    128155750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker     27951000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst    549619751                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data    599432043                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker     10504000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker      2395500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst     87027250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data     42764750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker     62911500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker     22882750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst    412230003                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data    287719272                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker     18435750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker      4420500                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst    128215253                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data     98617502                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher    388145177                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 4583821858192                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     43903.99                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     45009.66                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     34965.31                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     40836.03                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     54144.33                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     53233.33                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     49843.79                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     56943.74                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     47987.41                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     44346.41                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     36711.19                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     46153.24                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     44638.62                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     48576.92                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     40497.55                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     45258.15                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     78891.30                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks 259942262.57                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker       186816                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker        39744                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst      1006016                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data       939456                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker        12416                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker         2880                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst       111744                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data        48064                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker        83904                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker        33024                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst       718592                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data       398976                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker        26432                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker         5824                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst       202624                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data       139456                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher       314880                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total       4270848                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst      1006016                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst       111744                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst       718592                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst       202624                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total      2038976                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks      1128576                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total      1128576                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker         2919                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker          621                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst        15719                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data        14679                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker          194                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker           45                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst         1746                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data          751                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker         1311                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker          516                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst        11228                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data         6234                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker          413                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker           91                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst         3166                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data         2179                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher         4920                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total          66732                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks        17634                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total         17634                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker       976414                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker       207726                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst      5258052                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data      4910169                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker        64894                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker        15053                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst       584042                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data       251212                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker       438533                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       172604                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst      3755799                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data      2085292                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker       138150                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker        30440                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst      1059036                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data       728882                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher      1645755                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total         22322053                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst      5258052                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst       584042                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst      3755799                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst      1059036                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total     10656930                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks      5898626                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total         5898626                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks      5898626                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker       976414                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker       207726                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst      5258052                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data      4910169                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker        64894                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker        15053                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst       584042                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data       251212                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker       438533                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       172604                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst      3755799                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data      2085292                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker       138150                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker        30440                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst      1059036                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data       728882                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher      1645755                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total        28220678                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts               66684                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts              17635                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0         3022                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1         6236                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2         3395                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3         3394                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4         3456                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5         4310                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6         4366                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7         4072                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8         5395                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9         3588                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10         3172                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11         3624                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12         3714                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13         5292                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14         5123                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15         4525                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0         1166                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1         1360                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2         1411                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3         1004                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4          922                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5         1132                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6          946                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7          973                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8          993                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9          862                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10          563                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11          838                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12         1127                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13         1558                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14         1436                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15         1344                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat             1621102751                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat            333420000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat        2871427751                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               24310.22                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          43060.22                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits              35996                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits              6363                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           53.98                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          36.08                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples        41958                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   128.622337                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean    97.451369                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   144.078864                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127        25852     61.61%     61.61% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255        11559     27.55%     89.16% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383         2246      5.35%     94.52% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511          901      2.15%     96.66% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639          471      1.12%     97.79% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767          243      0.58%     98.37% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895          170      0.41%     98.77% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023           95      0.23%     99.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151          421      1.00%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total        41958                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead              4267776                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten           1128640                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW              22.305997                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW               5.898960                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   0.22                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               0.17                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              0.05                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              50.24                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy      140600880                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy       74708370                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy     230407800                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy     46578060                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 15102934080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy   9038618250                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy  65859140160                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy  90492987600                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   472.971466                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 171124509503                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF   6388720000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT  13816479247                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy      159114900                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy       84552600                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy     245873040                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy     45560160                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 15102934080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy   5152587960                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy  69131289600                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy  89921912340                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   469.986679                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 179676769500                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF   6388720000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT   5263445500                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq                1624                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp              66547                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq               1656                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp              1656                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty        17634                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict            27406                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq             1918                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq              1905                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp             1809                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq          64924                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq         11344                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port       191863                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5678                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio          882                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total       198423                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                 198423                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      5399424                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port         5656                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio         1764                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total      5406844                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total                 5406844                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                            1090                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples             83371                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                   83371    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total               83371                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy          224806718                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy            5709500                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy            763247                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy         362752895                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests        125131                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests        80912                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 589316365000                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    3599                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
