Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Wed Oct 14 17:53:42 2020
| Host             : kidre-N551JX running 64-bit Ubuntu 16.04.7 LTS
| Command          : report_power -file reset_3_wrapper_power_routed.rpt -pb reset_3_wrapper_power_summary_routed.pb -rpx reset_3_wrapper_power_routed.rpx
| Design           : reset_3_wrapper
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.220        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.881        |
| Device Static (W)        | 0.339        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 93.9         |
| Junction Temperature (C) | 31.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        6 |       --- |             --- |
| CLB Logic                |     0.006 |    12334 |       --- |             --- |
|   LUT as Logic           |     0.005 |     4050 |     70560 |            5.74 |
|   LUT as Shift Register  |    <0.001 |      130 |     28800 |            0.45 |
|   Register               |    <0.001 |     6168 |    141120 |            4.37 |
|   CARRY8                 |    <0.001 |      122 |      8820 |            1.38 |
|   LUT as Distributed RAM |    <0.001 |       56 |     28800 |            0.19 |
|   Others                 |     0.000 |      394 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        9 |     70560 |            0.01 |
|   BUFG                   |     0.000 |        1 |        24 |            4.17 |
| Signals                  |     0.006 |     9869 |       --- |             --- |
| Block RAM                |     0.008 |      7.5 |       216 |            3.47 |
| MMCM                     |     0.088 |        0 |       --- |             --- |
| DSPs                     |     0.001 |        6 |       360 |            1.67 |
| I/O                      |     0.006 |       14 |        82 |           17.07 |
| PS8                      |     1.753 |        1 |       --- |             --- |
| Static Power             |     0.339 |          |           |                 |
|   PS Static              |     0.101 |          |           |                 |
|   PL Static              |     0.239 |          |           |                 |
| Total                    |     2.220 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.094 |       0.039 |      0.055 |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |
| Vccbram         |       0.850 |     0.002 |       0.001 |      0.001 |
| Vccaux          |       1.800 |     0.096 |       0.049 |      0.048 |
| Vccaux_io       |       1.800 |     0.026 |       0.001 |      0.025 |
| Vcco33          |       3.300 |     0.008 |       0.001 |      0.007 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.972 |       0.935 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.316 |       0.309 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.195 |       0.190 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.070 |       0.068 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.249 |       0.215 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+----------------------------------------------------------+-----------------+
| Clock                           | Domain                                                   | Constraint (ns) |
+---------------------------------+----------------------------------------------------------+-----------------+
| clk_out1_prova_gpio_clk_wiz_0_0 | reset_3_i/clk_wiz_0/inst/clk_out1_prova_gpio_clk_wiz_0_0 |            41.7 |
| clk_pl_0                        | reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk0                 |            10.0 |
| clk_pl_0                        | reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]    |            10.0 |
| clkfbout_prova_gpio_clk_wiz_0_0 | reset_3_i/clk_wiz_0/inst/clkfbout_prova_gpio_clk_wiz_0_0 |            60.0 |
+---------------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------+-----------+
| Name                                                                                      | Power (W) |
+-------------------------------------------------------------------------------------------+-----------+
| reset_3_wrapper                                                                           |     1.881 |
|   PCLK_IBUF_inst                                                                          |    <0.001 |
|   data_in_V_IBUF[0]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[1]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[2]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[3]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[4]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[5]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[6]_inst                                                                  |    <0.001 |
|   data_in_V_IBUF[7]_inst                                                                  |    <0.001 |
|   href_V_IBUF[0]_inst                                                                     |    <0.001 |
|   reset_3_i                                                                               |     1.875 |
|     OV7670_GRAYSCALE_TO_AXIS                                                              |    <0.001 |
|       LF_valid_to_AXIS                                                                    |    <0.001 |
|         inst                                                                              |    <0.001 |
|       c_counter_binary_0                                                                  |    <0.001 |
|         U0                                                                                |    <0.001 |
|           i_synth                                                                         |    <0.001 |
|             i_baseblox.i_baseblox_counter                                                 |    <0.001 |
|               the_addsub                                                                  |    <0.001 |
|                 no_pipelining.the_addsub                                                  |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                     i_q.i_simple.qreg                                                     |    <0.001 |
|       ov7670_LUMA_CHROMA_0                                                                |    <0.001 |
|         inst                                                                              |    <0.001 |
|       ov7670_interface_0                                                                  |    <0.001 |
|         inst                                                                              |    <0.001 |
|     VDMA                                                                                  |     0.024 |
|       axi_mem_intercon_writer                                                             |     0.001 |
|         xbar                                                                              |     0.001 |
|           inst                                                                            |     0.001 |
|             gen_samd.crossbar_samd                                                        |    <0.001 |
|               addr_arbiter_ar                                                             |    <0.001 |
|               addr_arbiter_aw                                                             |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                          |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                     |    <0.001 |
|               gen_master_slots[0].reg_slice_mi                                            |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               gen_master_slots[1].gen_mi_write.wdata_mux_w                                |    <0.001 |
|                 gen_wmux.wmux_aw_fifo                                                     |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                            |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|               gen_slave_slots[0].gen_si_write.si_transactor_aw                            |    <0.001 |
|               gen_slave_slots[0].gen_si_write.splitter_aw_si                              |    <0.001 |
|               gen_slave_slots[0].gen_si_write.wdata_router_w                              |    <0.001 |
|                 wrouter_aw_fifo                                                           |    <0.001 |
|               gen_slave_slots[1].gen_si_write.si_transactor_aw                            |    <0.001 |
|               gen_slave_slots[1].gen_si_write.splitter_aw_si                              |    <0.001 |
|               gen_slave_slots[1].gen_si_write.wdata_router_w                              |    <0.001 |
|                 wrouter_aw_fifo                                                           |    <0.001 |
|               gen_slave_slots[2].gen_si_write.si_transactor_aw                            |    <0.001 |
|               gen_slave_slots[2].gen_si_write.splitter_aw_si                              |    <0.001 |
|               gen_slave_slots[2].gen_si_write.wdata_router_w                              |    <0.001 |
|                 wrouter_aw_fifo                                                           |    <0.001 |
|               splitter_aw_mi                                                              |    <0.001 |
|       axis_data_fifo_pipeline_to_writer                                                   |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |     0.000 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |     0.000 |
|       axis_data_fifo_raw_CHROMA                                                           |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |     0.000 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |     0.000 |
|       axis_data_fifo_raw_LUMA                                                             |    <0.001 |
|         inst                                                                              |    <0.001 |
|           gen_async_clock_and_reset.inst_xpm_cdc_sync_rst                                 |     0.000 |
|           gen_fifo_generator.fifo_generator_inst                                          |    <0.001 |
|             inst_fifo_gen                                                                 |    <0.001 |
|               gaxis_fifo.gaxisf.axisf                                                     |    <0.001 |
|                 grf.rf                                                                    |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                     rd_pntr_cdc_inst                                                      |    <0.001 |
|                     wr_pntr_cdc_inst                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                     gr1.gr1_int.rfwft                                                     |    <0.001 |
|                     gr1.grdc2.rdc                                                         |    <0.001 |
|                     gras.rsts                                                             |    <0.001 |
|                       c0                                                                  |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                     rpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                     gwas.wsts                                                             |    <0.001 |
|                       c1                                                                  |    <0.001 |
|                       c2                                                                  |    <0.001 |
|                     wpntr                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                       inst_blk_mem_gen                                                    |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                           valid.cstr                                                      |    <0.001 |
|                             ramloop[0].ram.r                                              |    <0.001 |
|                               prim_noinit.ram                                             |    <0.001 |
|                   rstblk                                                                  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |     0.000 |
|       axis_to_ddr_writer_0                                                                |     0.007 |
|         inst                                                                              |     0.007 |
|           axis_to_ddr_writer_AXILiteS_s_axi_U                                             |    <0.001 |
|           axis_to_ddr_writer_base_ddr_addr_m_axi_U                                        |     0.004 |
|             bus_write                                                                     |     0.004 |
|               buff_wdata                                                                  |     0.002 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|               rs_wreq                                                                     |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           buffer_U                                                                        |    <0.001 |
|             axis_to_ddr_writebkb_ram_U                                                    |    <0.001 |
|       axis_to_ddr_writer_CHROMA                                                           |     0.007 |
|         inst                                                                              |     0.007 |
|           axis_to_ddr_writer_AXILiteS_s_axi_U                                             |    <0.001 |
|           axis_to_ddr_writer_base_ddr_addr_m_axi_U                                        |     0.004 |
|             bus_write                                                                     |     0.004 |
|               buff_wdata                                                                  |     0.002 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|               rs_wreq                                                                     |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           buffer_U                                                                        |    <0.001 |
|             axis_to_ddr_writebkb_ram_U                                                    |    <0.001 |
|       axis_to_ddr_writer_LUMA                                                             |     0.007 |
|         inst                                                                              |     0.007 |
|           axis_to_ddr_writer_AXILiteS_s_axi_U                                             |    <0.001 |
|           axis_to_ddr_writer_base_ddr_addr_m_axi_U                                        |     0.004 |
|             bus_write                                                                     |     0.004 |
|               buff_wdata                                                                  |     0.002 |
|               bus_equal_gen.fifo_burst                                                    |    <0.001 |
|               fifo_resp                                                                   |    <0.001 |
|               fifo_resp_to_user                                                           |    <0.001 |
|               fifo_wreq                                                                   |    <0.001 |
|               rs_wreq                                                                     |    <0.001 |
|             wreq_throttl                                                                  |    <0.001 |
|           buffer_U                                                                        |    <0.001 |
|             axis_to_ddr_writebkb_ram_U                                                    |    <0.001 |
|     axi_gpio_frame_intr                                                                   |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|     axi_gpio_pl_reset                                                                     |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         AXI_LITE_IPIF_I                                                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                              |    <0.001 |
|             I_DECODER                                                                     |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I               |    <0.001 |
|         gpio_core_1                                                                       |    <0.001 |
|     clk_wiz_0                                                                             |     0.088 |
|       inst                                                                                |     0.088 |
|     proc_sys_reset_0                                                                      |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     processing_system7_0_axi_periph                                                       |     0.008 |
|       s00_couplers                                                                        |     0.007 |
|         auto_ds                                                                           |     0.004 |
|           inst                                                                            |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                         |     0.004 |
|               USE_READ.read_addr_inst                                                     |     0.002 |
|                 cmd_queue                                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_READ.read_data_inst                                                     |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                   |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                 |    <0.001 |
|                   inst                                                                    |    <0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|                 cmd_queue                                                                 |     0.001 |
|                   inst                                                                    |     0.001 |
|                     fifo_gen_inst                                                         |    <0.001 |
|                       inst_fifo_gen                                                       |    <0.001 |
|                         gconvfifo.rf                                                      |    <0.001 |
|                           grf.rf                                                          |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                               gr1.gr1_int.rfwft                                           |    <0.001 |
|                               grss.rsts                                                   |    <0.001 |
|                               rpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                               gwss.wsts                                                   |    <0.001 |
|                               wpntr                                                       |    <0.001 |
|                             gntv_or_sync_fifo.mem                                         |    <0.001 |
|                               gdm.dm_gen.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_5                                          |    <0.001 |
|                                 RAM_reg_0_31_12_17                                        |    <0.001 |
|                                 RAM_reg_0_31_6_11                                         |    <0.001 |
|                             rstblk                                                        |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst         |    <0.001 |
|               USE_WRITE.write_data_inst                                                   |    <0.001 |
|         auto_pc                                                                           |     0.003 |
|           inst                                                                            |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                          |     0.003 |
|               RD.ar_channel_0                                                             |    <0.001 |
|                 ar_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               RD.r_channel_0                                                              |    <0.001 |
|                 rd_data_fifo_0                                                            |    <0.001 |
|                 transaction_fifo_0                                                        |    <0.001 |
|               SI_REG                                                                      |    <0.001 |
|                 ar.ar_pipe                                                                |    <0.001 |
|                 aw.aw_pipe                                                                |    <0.001 |
|                 b.b_pipe                                                                  |    <0.001 |
|                 r.r_pipe                                                                  |    <0.001 |
|               WR.aw_channel_0                                                             |    <0.001 |
|                 aw_cmd_fsm_0                                                              |    <0.001 |
|                 cmd_translator_0                                                          |    <0.001 |
|                   incr_cmd_0                                                              |    <0.001 |
|                   wrap_cmd_0                                                              |    <0.001 |
|               WR.b_channel_0                                                              |    <0.001 |
|                 bid_fifo_0                                                                |    <0.001 |
|                 bresp_fifo_0                                                              |    <0.001 |
|       xbar                                                                                |     0.001 |
|         inst                                                                              |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                        |     0.001 |
|             addr_arbiter_inst                                                             |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                  |    <0.001 |
|             reg_slice_r                                                                   |    <0.001 |
|             splitter_ar                                                                   |    <0.001 |
|             splitter_aw                                                                   |    <0.001 |
|     reset_100M                                                                            |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     reset_24M                                                                             |    <0.001 |
|       U0                                                                                  |    <0.001 |
|         EXT_LPF                                                                           |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                       |     0.000 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                       |    <0.001 |
|         SEQ                                                                               |    <0.001 |
|           SEQ_COUNTER                                                                     |    <0.001 |
|     zynq_ultra_ps_e_0                                                                     |     1.754 |
|       inst                                                                                |     1.754 |
|   vsync_V_IBUF[0]_inst                                                                    |    <0.001 |
+-------------------------------------------------------------------------------------------+-----------+


