// Seed: 4238348039
module module_0 (
    input tri id_0,
    input wor id_1
);
  wire id_3;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    inout tri1 id_2,
    input wand id_3
    , id_17,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    output supply0 id_7,
    output wand id_8,
    output uwire id_9,
    output wand id_10,
    input tri0 id_11,
    input tri id_12,
    output tri0 id_13,
    input wor id_14,
    input uwire id_15
);
  always_latch id_0 <= #id_14 id_17++;
  assign id_8 = -1;
  module_0 modCall_1 (
      id_4,
      id_11
  );
  assign id_10 = 1;
endmodule
