#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x152821580 .scope module, "top_module" "top_module" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "st_pkt";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 64 "pkt";
    .port_info 4 /INPUT 1 "pad_pkt";
    .port_info 5 /INPUT 1 "zero_pkt";
    .port_info 6 /INPUT 1 "mgln_pkt";
    .port_info 7 /INPUT 64 "msg_len";
    .port_info 8 /OUTPUT 512 "blk";
    .port_info 9 /OUTPUT 3 "idx";
o0x148008070 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1528369d0 .functor NOT 1, o0x148008070, C4<0>, C4<0>, C4<0>;
L_0x152836a70 .functor NOT 1, o0x148008070, C4<0>, C4<0>, C4<0>;
v0x1528360f0_0 .net "blk", 511 0, v0x152835510_0;  1 drivers
o0x148008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x1528361a0_0 .net "clk", 0 0, o0x148008040;  0 drivers
v0x152836230_0 .net "clr", 0 0, o0x148008070;  0 drivers
v0x152836300_0 .net "idx", 2 0, v0x15282e7d0_0;  1 drivers
o0x1480081f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x152836390_0 .net "mgln_pkt", 0 0, o0x1480081f0;  0 drivers
o0x148008220 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x152836460_0 .net "msg_len", 63 0, o0x148008220;  0 drivers
o0x1480082b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1528364f0_0 .net "pad_pkt", 0 0, o0x1480082b0;  0 drivers
o0x1480082e0 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1528365a0_0 .net "pkt", 63 0, o0x1480082e0;  0 drivers
v0x152836650_0 .net "pkt_mux_out", 63 0, v0x15282ef10_0;  1 drivers
v0x152836760_0 .net "reg_out", 63 0, v0x152835f70_0;  1 drivers
o0x148008010 .functor BUFZ 1, C4<z>; HiZ drive
v0x1528367f0_0 .net "st_pkt", 0 0, o0x148008010;  0 drivers
o0x148008340 .functor BUFZ 1, C4<z>; HiZ drive
v0x152836880_0 .net "zero_pkt", 0 0, o0x148008340;  0 drivers
S_0x1528216f0 .scope module, "cntr_inst" "cntr" 2 42, 2 135 0, S_0x152821580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "c_up";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 3 "q";
P_0x152817cd0 .param/l "w" 0 2 135, +C4<00000000000000000000000000000011>;
v0x15281f840_0 .net "c_up", 0 0, o0x148008010;  alias, 0 drivers
v0x15282e680_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
v0x15282e720_0 .net "clr", 0 0, o0x148008070;  alias, 0 drivers
v0x15282e7d0_0 .var "q", 2 0;
v0x15282e880_0 .net "rst_b", 0 0, L_0x152836a70;  1 drivers
E_0x15281d0c0/0 .event negedge, v0x15282e880_0;
E_0x15281d0c0/1 .event posedge, v0x15282e680_0;
E_0x15281d0c0 .event/or E_0x15281d0c0/0, E_0x15281d0c0/1;
S_0x15282e9e0 .scope module, "pktmux_inst" "pktmux" 2 18, 2 145 0, S_0x152821580;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "pkt";
    .port_info 1 /INPUT 64 "msg_len";
    .port_info 2 /INPUT 1 "pad_pkt";
    .port_info 3 /INPUT 1 "zero_pkt";
    .port_info 4 /INPUT 1 "mgln_pkt";
    .port_info 5 /OUTPUT 64 "o";
P_0x15282eba0 .param/l "w" 0 2 146, +C4<00000000000000000000000001000000>;
v0x15282ede0_0 .net "mgln_pkt", 0 0, o0x1480081f0;  alias, 0 drivers
v0x15282ee70_0 .net "msg_len", 63 0, o0x148008220;  alias, 0 drivers
v0x15282ef10_0 .var "o", 63 0;
v0x15282efa0_0 .var "pad", 63 0;
v0x15282f030_0 .net "pad_pkt", 0 0, o0x1480082b0;  alias, 0 drivers
v0x15282f100_0 .net "pkt", 63 0, o0x1480082e0;  alias, 0 drivers
v0x15282f1a0_0 .var "zero", 63 0;
v0x15282f250_0 .net "zero_pkt", 0 0, o0x148008340;  alias, 0 drivers
E_0x15282ed60/0 .event anyedge, v0x15282f030_0, v0x15282efa0_0, v0x15282f250_0, v0x15282f1a0_0;
E_0x15282ed60/1 .event anyedge, v0x15282ede0_0, v0x15282ee70_0, v0x15282f100_0;
E_0x15282ed60 .event/or E_0x15282ed60/0, E_0x15282ed60/1;
S_0x15282f380 .scope module, "regfl_inst" "regfl" 2 54, 2 65 0, S_0x152821580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 3 "s";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 512 "q";
P_0x15282f540 .param/l "s_w" 0 2 67, +C4<00000000000000000000000000000011>;
P_0x15282f580 .param/l "w" 0 2 66, +C4<00000000000000000000000001000000>;
v0x1528351d0_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
v0x152835260_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x1528353f0_0 .net "ld", 0 0, o0x148008010;  alias, 0 drivers
v0x152835480_0 .net "load", 7 0, v0x15282fc10_0;  1 drivers
v0x152835510_0 .var "q", 511 0;
v0x1528355a0 .array "q_mem", 0 7;
v0x1528355a0_0 .net v0x1528355a0 0, 63 0, v0x152830600_0; 1 drivers
v0x1528355a0_1 .net v0x1528355a0 1, 63 0, v0x1528310a0_0; 1 drivers
v0x1528355a0_2 .net v0x1528355a0 2, 63 0, v0x152831af0_0; 1 drivers
v0x1528355a0_3 .net v0x1528355a0 3, 63 0, v0x152832580_0; 1 drivers
v0x1528355a0_4 .net v0x1528355a0 4, 63 0, v0x152833090_0; 1 drivers
v0x1528355a0_5 .net v0x1528355a0 5, 63 0, v0x152833aa0_0; 1 drivers
v0x1528355a0_6 .net v0x1528355a0 6, 63 0, v0x1528344f0_0; 1 drivers
v0x1528355a0_7 .net v0x1528355a0 7, 63 0, v0x152835070_0; 1 drivers
v0x152835760_0 .net "s", 2 0, v0x15282e7d0_0;  alias, 1 drivers
v0x152835830_0 .net "we", 0 0, o0x148008010;  alias, 0 drivers
E_0x15282f7a0/0 .event anyedge, v0x152830600_0, v0x1528310a0_0, v0x152831af0_0, v0x152832580_0;
E_0x15282f7a0/1 .event anyedge, v0x152833090_0, v0x152833aa0_0, v0x1528344f0_0, v0x152835070_0;
E_0x15282f7a0 .event/or E_0x15282f7a0/0, E_0x15282f7a0/1;
L_0x152836b60 .part v0x15282fc10_0, 0, 1;
L_0x152836c60 .part v0x15282fc10_0, 1, 1;
L_0x152836da0 .part v0x15282fc10_0, 2, 1;
L_0x152836ee0 .part v0x15282fc10_0, 3, 1;
L_0x152837040 .part v0x15282fc10_0, 4, 1;
L_0x152837120 .part v0x15282fc10_0, 5, 1;
L_0x152837220 .part v0x15282fc10_0, 6, 1;
L_0x152837400 .part v0x15282fc10_0, 7, 1;
S_0x15282f820 .scope module, "dec0" "dec" 2 81, 2 110 0, S_0x15282f380;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "s";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 8 "o";
P_0x15282f9e0 .param/l "w" 0 2 110, +C4<00000000000000000000000000000011>;
v0x15282fb50_0 .net "e", 0 0, o0x148008010;  alias, 0 drivers
v0x15282fc10_0 .var "o", 7 0;
v0x15282fca0_0 .net "s", 2 0, v0x15282e7d0_0;  alias, 1 drivers
E_0x15282faf0 .event anyedge, v0x15281f840_0, v0x15282e7d0_0;
S_0x15282fd40 .scope generate, "rgst_loop[0]" "rgst_loop[0]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x15282ff20 .param/l "i" 1 2 89, +C4<00>;
S_0x15282ffa0 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x15282fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152830160 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152830390_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x148040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152830450_0 .net "clr", 0 0, L_0x148040058;  1 drivers
v0x1528304e0_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x152830570_0 .net "ld", 0 0, L_0x152836b60;  1 drivers
v0x152830600_0 .var "q", 63 0;
L_0x148040010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1528306b0_0 .net "rst_b", 0 0, L_0x148040010;  1 drivers
E_0x152830340/0 .event negedge, v0x1528306b0_0;
E_0x152830340/1 .event posedge, v0x15282e680_0;
E_0x152830340 .event/or E_0x152830340/0, E_0x152830340/1;
S_0x1528307e0 .scope generate, "rgst_loop[1]" "rgst_loop[1]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x1528309c0 .param/l "i" 1 2 89, +C4<01>;
S_0x152830a40 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x1528307e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152830c00 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152830e10_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x1480400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152830ef0_0 .net "clr", 0 0, L_0x1480400e8;  1 drivers
v0x152830f80_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x152831010_0 .net "ld", 0 0, L_0x152836c60;  1 drivers
v0x1528310a0_0 .var "q", 63 0;
L_0x1480400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x152831140_0 .net "rst_b", 0 0, L_0x1480400a0;  1 drivers
E_0x152830dc0/0 .event negedge, v0x152831140_0;
E_0x152830dc0/1 .event posedge, v0x15282e680_0;
E_0x152830dc0 .event/or E_0x152830dc0/0, E_0x152830dc0/1;
S_0x152831270 .scope generate, "rgst_loop[2]" "rgst_loop[2]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x152831430 .param/l "i" 1 2 89, +C4<010>;
S_0x1528314c0 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x152831270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152831680 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152831890_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x148040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152831930_0 .net "clr", 0 0, L_0x148040178;  1 drivers
v0x1528319d0_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x152831a60_0 .net "ld", 0 0, L_0x152836da0;  1 drivers
v0x152831af0_0 .var "q", 63 0;
L_0x148040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x152831bc0_0 .net "rst_b", 0 0, L_0x148040130;  1 drivers
E_0x152831840/0 .event negedge, v0x152831bc0_0;
E_0x152831840/1 .event posedge, v0x15282e680_0;
E_0x152831840 .event/or E_0x152831840/0, E_0x152831840/1;
S_0x152831ce0 .scope generate, "rgst_loop[3]" "rgst_loop[3]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x152831ee0 .param/l "i" 1 2 89, +C4<011>;
S_0x152831f60 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x152831ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152832120 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152832320_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x148040208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1528323c0_0 .net "clr", 0 0, L_0x148040208;  1 drivers
v0x152832460_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x1528324f0_0 .net "ld", 0 0, L_0x152836ee0;  1 drivers
v0x152832580_0 .var "q", 63 0;
L_0x1480401c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x152832660_0 .net "rst_b", 0 0, L_0x1480401c0;  1 drivers
E_0x1528322e0/0 .event negedge, v0x152832660_0;
E_0x1528322e0/1 .event posedge, v0x15282e680_0;
E_0x1528322e0 .event/or E_0x1528322e0/0, E_0x1528322e0/1;
S_0x152832790 .scope generate, "rgst_loop[4]" "rgst_loop[4]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x152832950 .param/l "i" 1 2 89, +C4<0100>;
S_0x1528329e0 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x152832790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152832ba0 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152832db0_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x148040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152832e50_0 .net "clr", 0 0, L_0x148040298;  1 drivers
v0x152832ef0_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x152833000_0 .net "ld", 0 0, L_0x152837040;  1 drivers
v0x152833090_0 .var "q", 63 0;
L_0x148040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x152833120_0 .net "rst_b", 0 0, L_0x148040250;  1 drivers
E_0x152832d60/0 .event negedge, v0x152833120_0;
E_0x152832d60/1 .event posedge, v0x15282e680_0;
E_0x152832d60 .event/or E_0x152832d60/0, E_0x152832d60/1;
S_0x152833220 .scope generate, "rgst_loop[5]" "rgst_loop[5]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x1528333e0 .param/l "i" 1 2 89, +C4<0101>;
S_0x152833470 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x152833220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152833630 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152833840_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x148040328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1528338e0_0 .net "clr", 0 0, L_0x148040328;  1 drivers
v0x152833980_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x152833a10_0 .net "ld", 0 0, L_0x152837120;  1 drivers
v0x152833aa0_0 .var "q", 63 0;
L_0x1480402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x152833b40_0 .net "rst_b", 0 0, L_0x1480402e0;  1 drivers
E_0x1528337f0/0 .event negedge, v0x152833b40_0;
E_0x1528337f0/1 .event posedge, v0x15282e680_0;
E_0x1528337f0 .event/or E_0x1528337f0/0, E_0x1528337f0/1;
S_0x152833c70 .scope generate, "rgst_loop[6]" "rgst_loop[6]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x152833e30 .param/l "i" 1 2 89, +C4<0110>;
S_0x152833ec0 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x152833c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152834080 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152834290_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x1480403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152834330_0 .net "clr", 0 0, L_0x1480403b8;  1 drivers
v0x1528343d0_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x152834460_0 .net "ld", 0 0, L_0x152837220;  1 drivers
v0x1528344f0_0 .var "q", 63 0;
L_0x148040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x152834590_0 .net "rst_b", 0 0, L_0x148040370;  1 drivers
E_0x152834240/0 .event negedge, v0x152834590_0;
E_0x152834240/1 .event posedge, v0x15282e680_0;
E_0x152834240 .event/or E_0x152834240/0, E_0x152834240/1;
S_0x1528346c0 .scope generate, "rgst_loop[7]" "rgst_loop[7]" 2 89, 2 89 0, S_0x15282f380;
 .timescale 0 0;
P_0x152831ea0 .param/l "i" 1 2 89, +C4<0111>;
S_0x152834940 .scope module, "rgst_inst" "rgst" 2 92, 2 122 0, S_0x1528346c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152834b00 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152834d20_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
L_0x148040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x152834ec0_0 .net "clr", 0 0, L_0x148040448;  1 drivers
v0x152834f50_0 .net "d", 63 0, v0x152835f70_0;  alias, 1 drivers
v0x152834fe0_0 .net "ld", 0 0, L_0x152837400;  1 drivers
v0x152835070_0 .var "q", 63 0;
L_0x148040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x152835100_0 .net "rst_b", 0 0, L_0x148040400;  1 drivers
E_0x152834cc0/0 .event negedge, v0x152835100_0;
E_0x152834cc0/1 .event posedge, v0x15282e680_0;
E_0x152834cc0 .event/or E_0x152834cc0/0, E_0x152834cc0/1;
S_0x1528358f0 .scope module, "rgst_inst" "rgst" 2 30, 2 122 0, S_0x152821580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x152835ab0 .param/l "w" 0 2 123, +C4<00000000000000000000000001000000>;
v0x152835c90_0 .net "clk", 0 0, o0x148008040;  alias, 0 drivers
v0x152835d30_0 .net "clr", 0 0, o0x148008070;  alias, 0 drivers
v0x152835dd0_0 .net "d", 63 0, v0x15282ef10_0;  alias, 1 drivers
v0x152835e60_0 .net "ld", 0 0, o0x148008010;  alias, 0 drivers
v0x152835f70_0 .var "q", 63 0;
v0x152836000_0 .net "rst_b", 0 0, L_0x1528369d0;  1 drivers
E_0x152835c40/0 .event negedge, v0x152836000_0;
E_0x152835c40/1 .event posedge, v0x15282e680_0;
E_0x152835c40 .event/or E_0x152835c40/0, E_0x152835c40/1;
    .scope S_0x15282e9e0;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x15282f1a0_0, 0, 64;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x15282efa0_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0x15282e9e0;
T_1 ;
    %wait E_0x15282ed60;
    %load/vec4 v0x15282f030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x15282efa0_0;
    %store/vec4 v0x15282ef10_0, 0, 64;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15282f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x15282f1a0_0;
    %store/vec4 v0x15282ef10_0, 0, 64;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x15282ede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x15282ee70_0;
    %store/vec4 v0x15282ef10_0, 0, 64;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x15282f100_0;
    %store/vec4 v0x15282ef10_0, 0, 64;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1528358f0;
T_2 ;
    %wait E_0x152835c40;
    %load/vec4 v0x152836000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152835f70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x152835d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152835f70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x152835e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x152835dd0_0;
    %assign/vec4 v0x152835f70_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1528216f0;
T_3 ;
    %wait E_0x15281d0c0;
    %load/vec4 v0x15282e880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15282e7d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15282e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15282e7d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x15281f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x15282e7d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15282e7d0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15282ffa0;
T_4 ;
    %wait E_0x152830340;
    %load/vec4 v0x1528306b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152830600_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x152830450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152830600_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x152830570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x1528304e0_0;
    %assign/vec4 v0x152830600_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x152830a40;
T_5 ;
    %wait E_0x152830dc0;
    %load/vec4 v0x152831140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1528310a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x152830ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1528310a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x152831010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x152830f80_0;
    %assign/vec4 v0x1528310a0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1528314c0;
T_6 ;
    %wait E_0x152831840;
    %load/vec4 v0x152831bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152831af0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x152831930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152831af0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x152831a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x1528319d0_0;
    %assign/vec4 v0x152831af0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x152831f60;
T_7 ;
    %wait E_0x1528322e0;
    %load/vec4 v0x152832660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152832580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1528323c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152832580_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1528324f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x152832460_0;
    %assign/vec4 v0x152832580_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1528329e0;
T_8 ;
    %wait E_0x152832d60;
    %load/vec4 v0x152833120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152833090_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x152832e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152833090_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x152833000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x152832ef0_0;
    %assign/vec4 v0x152833090_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x152833470;
T_9 ;
    %wait E_0x1528337f0;
    %load/vec4 v0x152833b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152833aa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1528338e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152833aa0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x152833a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x152833980_0;
    %assign/vec4 v0x152833aa0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x152833ec0;
T_10 ;
    %wait E_0x152834240;
    %load/vec4 v0x152834590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1528344f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x152834330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1528344f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x152834460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1528343d0_0;
    %assign/vec4 v0x1528344f0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x152834940;
T_11 ;
    %wait E_0x152834cc0;
    %load/vec4 v0x152835100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152835070_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x152834ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x152835070_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x152834fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x152834f50_0;
    %assign/vec4 v0x152835070_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15282f820;
T_12 ;
    %wait E_0x15282faf0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x15282fc10_0, 0, 8;
    %load/vec4 v0x15282fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x15282fca0_0;
    %store/vec4 v0x15282fc10_0, 4, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x15282f380;
T_13 ;
    %wait E_0x15282f7a0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1528355a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x152835510_0, 0, 512;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sha2.v";
