// Seed: 3525468858
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3
);
  logic id_4;
  assign id_4 = id_3 || id_4;
  logic id_5, id_6, id_7;
  initial begin
    id_0 = 1'b0;
  end
  logic id_8 = 1;
  logic id_9;
  assign id_5 = 1'b0 == 1;
endmodule
