

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Tue Apr  4 22:25:15 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.812 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- memset_t   |        7|        7|          1|          -|          -|        8|    no    |
        |- Loop 2     |        ?|        ?|          1|          -|          -|        ?|    no    |
        |- Loop 3     |       16|       16|          2|          -|          -|        8|    no    |
        |- Loop 4     |        ?|        ?| 240 ~ 284 |          -|          -|        ?|    no    |
        | + Loop 4.1  |      187|      231|         11|          -|          -| 17 ~ 21 |    no    |
        |- Loop 5     |        0|      220|         11|          -|          -|  0 ~ 20 |    no    |
        |- Loop 6     |        8|        8|          1|          -|          -|        8|    no    |
        |- Loop 7     |        ?|        ?|          1|          -|          -|        ?|    no    |
        |- Loop 8     |       16|       16|          2|          -|          -|        8|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 7 3 
3 --> 3 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 12 
11 --> 10 
12 --> 9 
13 --> 14 19 15 
14 --> 13 
15 --> 15 16 
16 --> 16 17 
17 --> 18 19 
18 --> 17 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_1_read)"   --->   Operation 20 'read' 'm_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%m_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_0_read)"   --->   Operation 21 'read' 'm_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pos_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %pos_r)"   --->   Operation 22 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %r)"   --->   Operation 23 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i7 %pos_read to i6"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_69 = trunc i9 %r_read to i8"   --->   Operation 25 'trunc' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t = alloca [8 x i8], align 1" [fips202.c:387]   --->   Operation 26 'alloca' 't' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "br label %meminst"   --->   Operation 27 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln387 = phi i3 [ 0, %0 ], [ %add_ln387, %meminst ]" [fips202.c:387]   --->   Operation 28 'phi' 'phi_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.34ns)   --->   "%add_ln387 = add i3 %phi_ln387, 1" [fips202.c:387]   --->   Operation 29 'add' 'add_ln387' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i3 %phi_ln387 to i64" [fips202.c:387]   --->   Operation 30 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387" [fips202.c:387]   --->   Operation 31 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_4, align 1" [fips202.c:387]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 33 [1/1] (1.00ns)   --->   "%icmp_ln387 = icmp eq i3 %phi_ln387, -1" [fips202.c:387]   --->   Operation 33 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 35 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %1, label %meminst" [fips202.c:387]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i7 %pos_read to i3" [fips202.c:389]   --->   Operation 37 'trunc' 'trunc_ln389' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i3 %trunc_ln389 to i32" [fips202.c:389]   --->   Operation 38 'zext' 'zext_ln389' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln389_1 = zext i3 %trunc_ln389 to i5" [fips202.c:389]   --->   Operation 39 'zext' 'zext_ln389_1' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%icmp_ln389 = icmp eq i3 %trunc_ln389, 0" [fips202.c:389]   --->   Operation 40 'icmp' 'icmp_ln389' <Predicate = (icmp_ln387)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.35ns)   --->   "br i1 %icmp_ln389, label %._crit_edge, label %2" [fips202.c:389]   --->   Operation 41 'br' <Predicate = (icmp_ln387)> <Delay = 1.35>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i3 %trunc_ln389 to i4" [fips202.c:391]   --->   Operation 42 'zext' 'zext_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.49ns)   --->   "%sub_ln391 = sub i4 -8, %zext_ln391" [fips202.c:391]   --->   Operation 43 'sub' 'sub_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node umax)   --->   "%empty_71 = trunc i4 %sub_ln391 to i3" [fips202.c:391]   --->   Operation 44 'trunc' 'empty_71' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node umax)   --->   "%xor_ln391_1 = xor i3 %empty_71, -1" [fips202.c:391]   --->   Operation 45 'xor' 'xor_ln391_1' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%empty_72 = icmp ugt i4 %sub_ln391, 2" [fips202.c:391]   --->   Operation 46 'icmp' 'empty_72' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.80ns) (out node of the LUT)   --->   "%umax = select i1 %empty_72, i3 -3, i3 %xor_ln391_1" [fips202.c:391]   --->   Operation 47 'select' 'umax' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.80ns)   --->   "%xor_ln391_2 = xor i3 %umax, -1" [fips202.c:391]   --->   Operation 48 'xor' 'xor_ln391_2' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i3 %xor_ln391_2 to i64" [fips202.c:391]   --->   Operation 49 'sext' 'sext_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast6 = sext i3 %xor_ln391_2 to i5" [fips202.c:391]   --->   Operation 50 'sext' 'p_cast6' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i3 %xor_ln391_2 to i6" [fips202.c:393]   --->   Operation 51 'sext' 'sext_ln393' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln393 = trunc i3 %umax to i2" [fips202.c:393]   --->   Operation 52 'trunc' 'trunc_ln393' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.20ns)   --->   "%add_ln393 = add i2 -1, %trunc_ln393" [fips202.c:393]   --->   Operation 53 'add' 'add_ln393' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.60ns)   --->   "%add_ln394 = add i6 %sext_ln393, %empty" [fips202.c:394]   --->   Operation 54 'add' 'add_ln394' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.35ns)   --->   "br label %3" [fips202.c:391]   --->   Operation 55 'br' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_05_rec = phi i64 [ 0, %2 ], [ %add_ln392, %4 ]" [fips202.c:392]   --->   Operation 56 'phi' 'p_05_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln389, %2 ], [ %i, %4 ]"   --->   Operation 57 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_73 = trunc i64 %p_05_rec to i1" [fips202.c:392]   --->   Operation 58 'trunc' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %p_05_rec, %sext_ln391" [fips202.c:392]   --->   Operation 59 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.99ns)   --->   "%add_ln392 = add i64 1, %p_05_rec" [fips202.c:392]   --->   Operation 60 'add' 'add_ln392' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader16.preheader, label %4" [fips202.c:392]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.07ns)   --->   "%select_ln392 = select i1 %empty_73, i8 %m_1_read_1, i8 %m_0_read_1" [fips202.c:392]   --->   Operation 62 'select' 'select_ln392' <Predicate = (!exitcond)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.18ns)   --->   "%i = add i32 %i_0, 1" [fips202.c:392]   --->   Operation 63 'add' 'i' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i32 %i_0 to i64" [fips202.c:392]   --->   Operation 64 'zext' 'zext_ln392' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln392" [fips202.c:392]   --->   Operation 65 'getelementptr' 't_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.75ns)   --->   "store i8 %select_ln392, i8* %t_addr_5, align 1" [fips202.c:392]   --->   Operation 66 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [fips202.c:395]   --->   Operation 67 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.35ns)   --->   "br label %.preheader16" [fips202.c:30->fips202.c:396]   --->   Operation 68 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i_38, %5 ], [ 0, %.preheader16.preheader ]"   --->   Operation 69 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%r_0_i = phi i64 [ %r_2, %5 ], [ 0, %.preheader16.preheader ]"   --->   Operation 70 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i, -8" [fips202.c:30->fips202.c:396]   --->   Operation 71 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 72 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.49ns)   --->   "%i_38 = add i4 %i_0_i, 1" [fips202.c:30->fips202.c:396]   --->   Operation 73 'add' 'i_38' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.exit, label %5" [fips202.c:30->fips202.c:396]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0_i to i64" [fips202.c:31->fips202.c:396]   --->   Operation 75 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31" [fips202.c:31->fips202.c:396]   --->   Operation 76 'getelementptr' 't_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_7, align 1" [fips202.c:31->fips202.c:396]   --->   Operation 77 'load' 't_load' <Predicate = (!icmp_ln30)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 78 [1/1] (1.34ns)   --->   "%add_ln390 = add i5 %p_cast6, %zext_ln389_1" [fips202.c:390]   --->   Operation 78 'add' 'add_ln390' <Predicate = (icmp_ln30)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i5 %add_ln390 to i6" [fips202.c:396]   --->   Operation 79 'sext' 'sext_ln396' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.60ns)   --->   "%sub_ln396 = sub i6 %add_ln394, %sext_ln396" [fips202.c:396]   --->   Operation 80 'sub' 'sub_ln396' <Predicate = (icmp_ln30)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sub_ln396, i32 3, i32 5)" [fips202.c:396]   --->   Operation 81 'partselect' 'tmp' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i3 %tmp to i64" [fips202.c:396]   --->   Operation 82 'zext' 'zext_ln396' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln396" [fips202.c:396]   --->   Operation 83 'getelementptr' 's_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 84 'load' 's_load' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 85 [1/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_7, align 1" [fips202.c:31->fips202.c:396]   --->   Operation 85 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%zext_ln31_13 = zext i8 %t_load to i64" [fips202.c:31->fips202.c:396]   --->   Operation 86 'zext' 'zext_ln31_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%trunc_ln31 = trunc i4 %i_0_i to i3" [fips202.c:31->fips202.c:396]   --->   Operation 87 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%shl_ln22 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:396]   --->   Operation 88 'bitconcatenate' 'shl_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%zext_ln31_14 = zext i6 %shl_ln22 to i64" [fips202.c:31->fips202.c:396]   --->   Operation 89 'zext' 'zext_ln31_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%shl_ln31 = shl i64 %zext_ln31_13, %zext_ln31_14" [fips202.c:31->fips202.c:396]   --->   Operation 90 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_2 = or i64 %shl_ln31, %r_0_i" [fips202.c:31->fips202.c:396]   --->   Operation 91 'or' 'r_2' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader16" [fips202.c:30->fips202.c:396]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 6.35>
ST_6 : Operation 93 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 93 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 94 [1/1] (0.80ns)   --->   "%xor_ln396 = xor i64 %s_load, %r_0_i" [fips202.c:396]   --->   Operation 94 'xor' 'xor_ln396' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.77ns)   --->   "store i64 %xor_ln396, i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 96 [1/1] (1.35ns)   --->   "br label %._crit_edge" [fips202.c:397]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 4.31>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_1620 = phi i3 [ %xor_ln391_2, %load64.exit ], [ 0, %1 ]" [fips202.c:391]   --->   Operation 97 'phi' 'p_1620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_12 = phi i6 [ %add_ln394, %load64.exit ], [ %empty, %1 ]" [fips202.c:394]   --->   Operation 98 'phi' 'p_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_1 = phi i2 [ %add_ln393, %load64.exit ], [ -2, %1 ]" [fips202.c:393]   --->   Operation 99 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln399_1 = zext i6 %p_12 to i8" [fips202.c:399]   --->   Operation 100 'zext' 'zext_ln399_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i3 %p_1620 to i9" [fips202.c:399]   --->   Operation 101 'sext' 'sext_ln399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i2 %p_1 to i3" [fips202.c:399]   --->   Operation 102 'zext' 'zext_ln399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln399_2 = zext i2 %p_1 to i8" [fips202.c:399]   --->   Operation 103 'zext' 'zext_ln399_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.22ns)   --->   "%icmp_ln399 = icmp eq i6 %p_12, 0" [fips202.c:399]   --->   Operation 104 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.35ns)   --->   "br i1 %icmp_ln399, label %._crit_edge15, label %6" [fips202.c:399]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.35>
ST_7 : Operation 106 [1/1] (1.71ns)   --->   "%sub_ln399 = sub i8 %empty_69, %zext_ln399_1" [fips202.c:399]   --->   Operation 106 'sub' 'sub_ln399' <Predicate = (!icmp_ln399)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (1.24ns)   --->   "%icmp_ln399_1 = icmp ult i8 %zext_ln399_2, %sub_ln399" [fips202.c:399]   --->   Operation 107 'icmp' 'icmp_ln399_1' <Predicate = (!icmp_ln399)> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.35ns)   --->   "br i1 %icmp_ln399_1, label %._crit_edge15, label %.preheader14.preheader" [fips202.c:399]   --->   Operation 108 'br' <Predicate = (!icmp_ln399)> <Delay = 1.35>
ST_7 : Operation 109 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:405]   --->   Operation 109 'call' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 3.06>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln403 = trunc i8 %sub_ln399 to i3" [fips202.c:403]   --->   Operation 110 'trunc' 'trunc_ln403' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.34ns)   --->   "%sub_ln403 = sub i3 %zext_ln399, %trunc_ln403" [fips202.c:403]   --->   Operation 111 'sub' 'sub_ln403' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:405]   --->   Operation 112 'call' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 113 [1/1] (1.35ns)   --->   "br label %._crit_edge15" [fips202.c:406]   --->   Operation 113 'br' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.35>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%p_2722 = phi i8 [ %sub_ln399, %.preheader14.preheader ], [ 0, %._crit_edge ], [ 0, %6 ]" [fips202.c:399]   --->   Operation 114 'phi' 'p_2722' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_23 = phi i6 [ 0, %.preheader14.preheader ], [ %p_12, %._crit_edge ], [ %p_12, %6 ]" [fips202.c:394]   --->   Operation 115 'phi' 'p_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_2 = phi i3 [ %sub_ln403, %.preheader14.preheader ], [ %zext_ln399, %._crit_edge ], [ %zext_ln399, %6 ]" [fips202.c:403]   --->   Operation 116 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i6 %p_23 to i9" [fips202.c:402]   --->   Operation 117 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i8 %p_2722 to i9" [fips202.c:402]   --->   Operation 118 'zext' 'zext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln402 = sext i3 %p_2 to i64" [fips202.c:402]   --->   Operation 119 'sext' 'sext_ln402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i8 %p_2722 to i1" [fips202.c:402]   --->   Operation 120 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln402_2 = trunc i3 %p_1620 to i1" [fips202.c:402]   --->   Operation 121 'trunc' 'trunc_ln402_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.71ns)   --->   "%add_ln402 = add i9 %zext_ln402_1, %sext_ln399" [fips202.c:402]   --->   Operation 122 'add' 'add_ln402' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln402_1 = sext i9 %add_ln402 to i64" [fips202.c:402]   --->   Operation 123 'sext' 'sext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%empty_75 = zext i9 %r_read to i64"   --->   Operation 124 'zext' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r_read, i32 3, i32 7)"   --->   Operation 125 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.35ns)   --->   "br label %7" [fips202.c:408]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 7> <Delay = 2.34>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 [ %sub_ln414, %9 ], [ %sext_ln402, %._crit_edge15 ]" [fips202.c:414]   --->   Operation 127 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%p_38_rec = phi i64 [ %add_ln411, %9 ], [ 0, %._crit_edge15 ]" [fips202.c:411]   --->   Operation 128 'phi' 'p_38_rec' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (2.34ns)   --->   "%icmp_ln408 = icmp ult i64 %indvars_iv, %empty_75" [fips202.c:408]   --->   Operation 129 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln408, label %10, label %.preheader13.preheader" [fips202.c:408]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.35ns)   --->   "br label %.preheader13"   --->   Operation 131 'br' <Predicate = (!icmp_ln408)> <Delay = 1.35>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %p_23, i32 3, i32 5)" [fips202.c:416]   --->   Operation 132 'partselect' 'tmp_9' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln416_2 = zext i3 %tmp_9 to i30" [fips202.c:416]   --->   Operation 133 'zext' 'zext_ln416_2' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_32 = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %indvars_iv, i32 3, i32 7)" [fips202.c:414]   --->   Operation 134 'partselect' 'tmp_32' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.35ns)   --->   "br label %11" [fips202.c:416]   --->   Operation 135 'br' <Predicate = (icmp_ln408)> <Delay = 1.35>

State 10 <SV = 8> <Delay = 5.86>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%i_2 = phi i5 [ %i_39, %8 ], [ 0, %.preheader13.preheader ]"   --->   Operation 136 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 21, i64 0)"   --->   Operation 137 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.21ns)   --->   "%icmp_ln409 = icmp eq i5 %i_2, %tmp_s" [fips202.c:409]   --->   Operation 138 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (1.54ns)   --->   "%i_39 = add i5 %i_2, 1" [fips202.c:409]   --->   Operation 139 'add' 'i_39' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln409, label %9, label %8" [fips202.c:409]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln23 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2, i3 0)" [fips202.c:410]   --->   Operation 141 'bitconcatenate' 'shl_ln23' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i8 %shl_ln23 to i64" [fips202.c:410]   --->   Operation 142 'zext' 'zext_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln410 = add i64 %zext_ln410, %p_38_rec" [fips202.c:410]   --->   Operation 143 'add' 'add_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 144 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln410_3 = add i64 %sext_ln402_1, %add_ln410" [fips202.c:410]   --->   Operation 144 'add' 'add_ln410_3' <Predicate = (!icmp_ln409)> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 145 [2/2] (1.35ns)   --->   "%tmp_2 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln410_3)" [fips202.c:410]   --->   Operation 145 'call' 'tmp_2' <Predicate = (!icmp_ln409)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i5 %i_2 to i64" [fips202.c:410]   --->   Operation 146 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%s_addr_6 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln410_1" [fips202.c:410]   --->   Operation 147 'getelementptr' 's_addr_6' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 148 [2/2] (2.77ns)   --->   "%s_load_6 = load i64* %s_addr_6, align 8" [fips202.c:410]   --->   Operation 148 'load' 's_load_6' <Predicate = (!icmp_ln409)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_10 : Operation 149 [1/1] (2.99ns)   --->   "%add_ln411 = add i64 %empty_75, %p_38_rec" [fips202.c:411]   --->   Operation 149 'add' 'add_ln411' <Predicate = (icmp_ln409)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (2.99ns)   --->   "%sub_ln414 = sub i64 %indvars_iv, %empty_75" [fips202.c:414]   --->   Operation 150 'sub' 'sub_ln414' <Predicate = (icmp_ln409)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:413]   --->   Operation 151 'call' <Predicate = (icmp_ln409)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 6.35>
ST_11 : Operation 152 [1/2] (0.00ns)   --->   "%tmp_2 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln410_3)" [fips202.c:410]   --->   Operation 152 'call' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 153 [1/2] (2.77ns)   --->   "%s_load_6 = load i64* %s_addr_6, align 8" [fips202.c:410]   --->   Operation 153 'load' 's_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 154 [1/1] (0.80ns)   --->   "%xor_ln410 = xor i64 %s_load_6, %tmp_2" [fips202.c:410]   --->   Operation 154 'xor' 'xor_ln410' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (2.77ns)   --->   "store i64 %xor_ln410, i64* %s_addr_6, align 8" [fips202.c:410]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader13" [fips202.c:409]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:413]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %7" [fips202.c:414]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 5.86>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %10 ], [ %add_ln416, %12 ]" [fips202.c:416]   --->   Operation 159 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i5 %i_3 to i30" [fips202.c:416]   --->   Operation 160 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 20, i64 0)"   --->   Operation 161 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (1.21ns)   --->   "%icmp_ln416 = icmp eq i5 %i_3, %tmp_32" [fips202.c:416]   --->   Operation 162 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (1.54ns)   --->   "%add_ln416 = add i5 %i_3, 1" [fips202.c:416]   --->   Operation 163 'add' 'add_ln416' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %13, label %12" [fips202.c:416]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)" [fips202.c:417]   --->   Operation 165 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i8 %shl_ln to i64" [fips202.c:417]   --->   Operation 166 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln417 = add i64 %zext_ln417, %p_38_rec" [fips202.c:417]   --->   Operation 167 'add' 'add_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 168 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln417_3 = add i64 %sext_ln402_1, %add_ln417" [fips202.c:417]   --->   Operation 168 'add' 'add_ln417_3' <Predicate = (!icmp_ln416)> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 169 [2/2] (1.35ns)   --->   "%tmp_1 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln417_3)" [fips202.c:417]   --->   Operation 169 'call' 'tmp_1' <Predicate = (!icmp_ln416)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 170 [1/1] (1.54ns)   --->   "%add_ln417_1 = add i30 %zext_ln416_2, %zext_ln416" [fips202.c:417]   --->   Operation 170 'add' 'add_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln417_1 = zext i30 %add_ln417_1 to i64" [fips202.c:417]   --->   Operation 171 'zext' 'zext_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln417_1" [fips202.c:417]   --->   Operation 172 'getelementptr' 's_addr_5' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 173 [2/2] (2.77ns)   --->   "%s_load_5 = load i64* %s_addr_5, align 8" [fips202.c:417]   --->   Operation 173 'load' 's_load_5' <Predicate = (!icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_32, i3 0)" [fips202.c:418]   --->   Operation 174 'bitconcatenate' 'and_ln' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln418_2 = zext i8 %and_ln to i9" [fips202.c:418]   --->   Operation 175 'zext' 'zext_ln418_2' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i8 %and_ln to i64" [fips202.c:418]   --->   Operation 176 'zext' 'zext_ln418' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (2.99ns)   --->   "%sub_ln419 = sub i64 %indvars_iv, %zext_ln418" [fips202.c:419]   --->   Operation 177 'sub' 'sub_ln419' <Predicate = (icmp_ln416)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln419 = trunc i64 %sub_ln419 to i33" [fips202.c:419]   --->   Operation 178 'trunc' 'trunc_ln419' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.71ns)   --->   "%add_ln420 = add i9 %zext_ln402, %zext_ln418_2" [fips202.c:420]   --->   Operation 179 'add' 'add_ln420' <Predicate = (icmp_ln416)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i9 %add_ln420 to i32" [fips202.c:420]   --->   Operation 180 'zext' 'zext_ln420' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (2.34ns)   --->   "%icmp_ln422 = icmp eq i64 %indvars_iv, %zext_ln418" [fips202.c:422]   --->   Operation 181 'icmp' 'icmp_ln422' <Predicate = (icmp_ln416)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (1.35ns)   --->   "br i1 %icmp_ln422, label %._crit_edge17, label %.preheader12.preheader" [fips202.c:422]   --->   Operation 182 'br' <Predicate = (icmp_ln416)> <Delay = 1.35>
ST_13 : Operation 183 [1/1] (1.35ns)   --->   "br label %.preheader12" [fips202.c:423]   --->   Operation 183 'br' <Predicate = (icmp_ln416 & !icmp_ln422)> <Delay = 1.35>

State 14 <SV = 9> <Delay = 6.35>
ST_14 : Operation 184 [1/2] (0.00ns)   --->   "%tmp_1 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln417_3)" [fips202.c:417]   --->   Operation 184 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 185 [1/2] (2.77ns)   --->   "%s_load_5 = load i64* %s_addr_5, align 8" [fips202.c:417]   --->   Operation 185 'load' 's_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 186 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %s_load_5, %tmp_1" [fips202.c:417]   --->   Operation 186 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %s_addr_5, align 8" [fips202.c:417]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "br label %11" [fips202.c:416]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 1.75>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%i_4 = phi i4 [ %i_40, %14 ], [ 0, %.preheader12.preheader ]"   --->   Operation 189 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.21ns)   --->   "%icmp_ln423 = icmp eq i4 %i_4, -8" [fips202.c:423]   --->   Operation 190 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 191 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.49ns)   --->   "%i_40 = add i4 %i_4, 1" [fips202.c:423]   --->   Operation 192 'add' 'i_40' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %.preheader.preheader, label %14" [fips202.c:423]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i4 %i_4 to i64" [fips202.c:424]   --->   Operation 194 'zext' 'zext_ln424' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424" [fips202.c:424]   --->   Operation 195 'getelementptr' 't_addr_6' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_6, align 1" [fips202.c:424]   --->   Operation 196 'store' <Predicate = (!icmp_ln423)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "br label %.preheader12" [fips202.c:423]   --->   Operation 197 'br' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln426 = trunc i64 %p_38_rec to i1" [fips202.c:426]   --->   Operation 198 'trunc' 'trunc_ln426' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.80ns)   --->   "%xor_ln426 = xor i1 %trunc_ln402_2, %trunc_ln402" [fips202.c:426]   --->   Operation 199 'xor' 'xor_ln426' <Predicate = (icmp_ln423)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:425]   --->   Operation 200 'br' <Predicate = (icmp_ln423)> <Delay = 1.35>

State 16 <SV = 10> <Delay = 2.83>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%i_5 = phi i32 [ %i_41, %15 ], [ 0, %.preheader.preheader ]"   --->   Operation 201 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i32 %i_5 to i64" [fips202.c:425]   --->   Operation 202 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln425_2 = zext i32 %i_5 to i33" [fips202.c:425]   --->   Operation 203 'zext' 'zext_ln425_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (2.11ns)   --->   "%icmp_ln425 = icmp ult i33 %zext_ln425_2, %trunc_ln419" [fips202.c:425]   --->   Operation 204 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (2.18ns)   --->   "%i_41 = add i32 %i_5, 1" [fips202.c:425]   --->   Operation 205 'add' 'i_41' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln425, label %15, label %.preheader15.preheader" [fips202.c:425]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln426)   --->   "%trunc_ln426_1 = trunc i32 %i_5 to i1" [fips202.c:426]   --->   Operation 207 'trunc' 'trunc_ln426_1' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln426)   --->   "%xor_ln426_1 = xor i1 %trunc_ln426_1, %trunc_ln426" [fips202.c:426]   --->   Operation 208 'xor' 'xor_ln426_1' <Predicate = (icmp_ln425)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln426)   --->   "%xor_ln426_2 = xor i1 %xor_ln426_1, %xor_ln426" [fips202.c:426]   --->   Operation 209 'xor' 'xor_ln426_2' <Predicate = (icmp_ln425)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln426 = select i1 %xor_ln426_2, i8 %m_1_read_1, i8 %m_0_read_1" [fips202.c:426]   --->   Operation 210 'select' 'select_ln426' <Predicate = (icmp_ln425)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425" [fips202.c:426]   --->   Operation 211 'getelementptr' 't_addr' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (1.75ns)   --->   "store i8 %select_ln426, i8* %t_addr, align 1" [fips202.c:426]   --->   Operation 212 'store' <Predicate = (icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:425]   --->   Operation 213 'br' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.35ns)   --->   "br label %.preheader15" [fips202.c:30->fips202.c:427]   --->   Operation 214 'br' <Predicate = (!icmp_ln425)> <Delay = 1.35>

State 17 <SV = 11> <Delay = 2.77>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i4 [ %i_42, %16 ], [ 0, %.preheader15.preheader ]"   --->   Operation 215 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i64 [ %r_3, %16 ], [ 0, %.preheader15.preheader ]"   --->   Operation 216 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (1.21ns)   --->   "%icmp_ln30_2 = icmp eq i4 %i_0_i1, -8" [fips202.c:30->fips202.c:427]   --->   Operation 217 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 218 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (1.49ns)   --->   "%i_42 = add i4 %i_0_i1, 1" [fips202.c:30->fips202.c:427]   --->   Operation 219 'add' 'i_42' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30_2, label %load64.exit13, label %16" [fips202.c:30->fips202.c:427]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i4 %i_0_i1 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 221 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln30_2)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31_15" [fips202.c:31->fips202.c:427]   --->   Operation 222 'getelementptr' 't_addr_8' <Predicate = (!icmp_ln30_2)> <Delay = 0.00>
ST_17 : Operation 223 [2/2] (1.75ns)   --->   "%t_load_2 = load i8* %t_addr_8, align 1" [fips202.c:31->fips202.c:427]   --->   Operation 223 'load' 't_load_2' <Predicate = (!icmp_ln30_2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_10 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln420, i32 3, i32 8)" [fips202.c:427]   --->   Operation 224 'partselect' 'tmp_10' <Predicate = (icmp_ln30_2)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i6 %tmp_10 to i64" [fips202.c:427]   --->   Operation 225 'zext' 'zext_ln427' <Predicate = (icmp_ln30_2)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%s_addr_7 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln427" [fips202.c:427]   --->   Operation 226 'getelementptr' 's_addr_7' <Predicate = (icmp_ln30_2)> <Delay = 0.00>
ST_17 : Operation 227 [2/2] (2.77ns)   --->   "%s_load_7 = load i64* %s_addr_7, align 8" [fips202.c:427]   --->   Operation 227 'load' 's_load_7' <Predicate = (icmp_ln30_2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i64 %sub_ln419 to i32" [fips202.c:428]   --->   Operation 228 'trunc' 'trunc_ln428' <Predicate = (icmp_ln30_2)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 4.17>
ST_18 : Operation 229 [1/2] (1.75ns)   --->   "%t_load_2 = load i8* %t_addr_8, align 1" [fips202.c:31->fips202.c:427]   --->   Operation 229 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%zext_ln31_16 = zext i8 %t_load_2 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 230 'zext' 'zext_ln31_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%trunc_ln31_5 = trunc i4 %i_0_i1 to i3" [fips202.c:31->fips202.c:427]   --->   Operation 231 'trunc' 'trunc_ln31_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%shl_ln31_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31_5, i3 0)" [fips202.c:31->fips202.c:427]   --->   Operation 232 'bitconcatenate' 'shl_ln31_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%zext_ln31_17 = zext i6 %shl_ln31_7 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 233 'zext' 'zext_ln31_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node r_3)   --->   "%shl_ln31_2 = shl i64 %zext_ln31_16, %zext_ln31_17" [fips202.c:31->fips202.c:427]   --->   Operation 234 'shl' 'shl_ln31_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_3 = or i64 %shl_ln31_2, %r_0_i2" [fips202.c:31->fips202.c:427]   --->   Operation 235 'or' 'r_3' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader15" [fips202.c:30->fips202.c:427]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 12> <Delay = 6.35>
ST_19 : Operation 237 [1/2] (2.77ns)   --->   "%s_load_7 = load i64* %s_addr_7, align 8" [fips202.c:427]   --->   Operation 237 'load' 's_load_7' <Predicate = (!icmp_ln422)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 238 [1/1] (0.80ns)   --->   "%xor_ln427 = xor i64 %s_load_7, %r_0_i2" [fips202.c:427]   --->   Operation 238 'xor' 'xor_ln427' <Predicate = (!icmp_ln422)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (2.77ns)   --->   "store i64 %xor_ln427, i64* %s_addr_7, align 8" [fips202.c:427]   --->   Operation 239 'store' <Predicate = (!icmp_ln422)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 240 [1/1] (2.18ns)   --->   "%add_ln428 = add i32 %trunc_ln428, %zext_ln420" [fips202.c:428]   --->   Operation 240 'add' 'add_ln428' <Predicate = (!icmp_ln422)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (1.35ns)   --->   "br label %._crit_edge17" [fips202.c:429]   --->   Operation 241 'br' <Predicate = (!icmp_ln422)> <Delay = 1.35>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%p_34 = phi i32 [ %add_ln428, %load64.exit13 ], [ %zext_ln420, %13 ]" [fips202.c:428]   --->   Operation 242 'phi' 'p_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "ret i32 %p_34" [fips202.c:431]   --->   Operation 243 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 1e+04ns, clock uncertainty: 1.25e+03ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln387', fips202.c:387) with incoming values : ('add_ln387', fips202.c:387) [17]  (1.35 ns)

 <State 2>: 5.92ns
The critical path consists of the following:
	'sub' operation ('sub_ln391', fips202.c:391) [34]  (1.49 ns)
	'icmp' operation ('empty_72', fips202.c:391) [37]  (1.21 ns)
	'select' operation ('umax', fips202.c:391) [38]  (0.806 ns)
	'xor' operation ('xor_ln391_2', fips202.c:391) [39]  (0.806 ns)
	'add' operation ('pos', fips202.c:394) [45]  (1.6 ns)

 <State 3>: 3ns
The critical path consists of the following:
	'phi' operation ('p_05_rec', fips202.c:392) with incoming values : ('add_ln392', fips202.c:392) [48]  (0 ns)
	'add' operation ('add_ln392', fips202.c:392) [52]  (3 ns)

 <State 4>: 5.72ns
The critical path consists of the following:
	'add' operation ('add_ln390', fips202.c:390) [82]  (1.35 ns)
	'sub' operation ('sub_ln396', fips202.c:396) [84]  (1.6 ns)
	'getelementptr' operation ('s_addr', fips202.c:396) [87]  (0 ns)
	'load' operation ('s_load', fips202.c:396) on array 's' [88]  (2.77 ns)

 <State 5>: 4.18ns
The critical path consists of the following:
	'load' operation ('t_load', fips202.c:31->fips202.c:396) on array 'x', fips202.c:387 [73]  (1.75 ns)
	'shl' operation ('shl_ln31', fips202.c:31->fips202.c:396) [78]  (0 ns)
	'or' operation ('r', fips202.c:31->fips202.c:396) [79]  (2.42 ns)

 <State 6>: 6.35ns
The critical path consists of the following:
	'load' operation ('s_load', fips202.c:396) on array 's' [88]  (2.77 ns)
	'xor' operation ('xor_ln396', fips202.c:396) [89]  (0.808 ns)
	'store' operation ('store_ln396', fips202.c:396) of variable 'xor_ln396', fips202.c:396 on array 's' [90]  (2.77 ns)

 <State 7>: 4.32ns
The critical path consists of the following:
	'phi' operation ('p_12', fips202.c:394) with incoming values : ('empty') ('pos', fips202.c:394) [94]  (0 ns)
	'sub' operation ('sub_ln399', fips202.c:399) [103]  (1.72 ns)
	'icmp' operation ('icmp_ln399_1', fips202.c:399) [104]  (1.25 ns)
	multiplexor before 'phi' operation ('p_2722', fips202.c:399) with incoming values : ('sub_ln399', fips202.c:399) [112]  (1.35 ns)

 <State 8>: 3.07ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_2722', fips202.c:399) with incoming values : ('sub_ln399', fips202.c:399) [112]  (1.35 ns)
	'phi' operation ('p_2722', fips202.c:399) with incoming values : ('sub_ln399', fips202.c:399) [112]  (0 ns)
	'add' operation ('add_ln402', fips202.c:402) [120]  (1.72 ns)

 <State 9>: 2.34ns
The critical path consists of the following:
	'phi' operation ('indvars_iv', fips202.c:414) with incoming values : ('sext_ln402', fips202.c:402) ('mlen', fips202.c:414) [126]  (0 ns)
	'icmp' operation ('icmp_ln408', fips202.c:408) [128]  (2.34 ns)

 <State 10>: 5.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:409) [133]  (0 ns)
	'add' operation ('add_ln410', fips202.c:410) [141]  (0 ns)
	'add' operation ('add_ln410_3', fips202.c:410) [142]  (4.52 ns)
	'call' operation ('tmp_2', fips202.c:410) to 'load64.3' [143]  (1.35 ns)

 <State 11>: 6.35ns
The critical path consists of the following:
	'load' operation ('s_load_6', fips202.c:410) on array 's' [146]  (2.77 ns)
	'xor' operation ('xor_ln410', fips202.c:410) [147]  (0.808 ns)
	'store' operation ('store_ln410', fips202.c:410) of variable 'xor_ln410', fips202.c:410 on array 's' [148]  (2.77 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 5.87ns
The critical path consists of the following:
	'phi' operation ('i_3', fips202.c:416) with incoming values : ('add_ln416', fips202.c:416) [161]  (0 ns)
	'add' operation ('add_ln417', fips202.c:417) [170]  (0 ns)
	'add' operation ('add_ln417_3', fips202.c:417) [171]  (4.52 ns)
	'call' operation ('tmp_1', fips202.c:417) to 'load64.3' [172]  (1.35 ns)

 <State 14>: 6.35ns
The critical path consists of the following:
	'load' operation ('s_load_5', fips202.c:417) on array 's' [176]  (2.77 ns)
	'xor' operation ('xor_ln417', fips202.c:417) [177]  (0.808 ns)
	'store' operation ('store_ln417', fips202.c:417) of variable 'xor_ln417', fips202.c:417 on array 's' [178]  (2.77 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:423) [193]  (0 ns)
	'getelementptr' operation ('t_addr_6', fips202.c:424) [200]  (0 ns)
	'store' operation ('store_ln424', fips202.c:424) of constant 0 on array 'x', fips202.c:387 [201]  (1.75 ns)

 <State 16>: 2.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:425) [208]  (0 ns)
	'xor' operation ('xor_ln426_1', fips202.c:426) [216]  (0 ns)
	'xor' operation ('xor_ln426_2', fips202.c:426) [217]  (0 ns)
	'select' operation ('select_ln426', fips202.c:426) [218]  (1.08 ns)
	'store' operation ('store_ln426', fips202.c:426) of variable 'select_ln426', fips202.c:426 on array 'x', fips202.c:387 [220]  (1.75 ns)

 <State 17>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('s_addr_7', fips202.c:427) [245]  (0 ns)
	'load' operation ('s_load_7', fips202.c:427) on array 's' [246]  (2.77 ns)

 <State 18>: 4.18ns
The critical path consists of the following:
	'load' operation ('t_load_2', fips202.c:31->fips202.c:427) on array 'x', fips202.c:387 [234]  (1.75 ns)
	'shl' operation ('shl_ln31_2', fips202.c:31->fips202.c:427) [239]  (0 ns)
	'or' operation ('r', fips202.c:31->fips202.c:427) [240]  (2.42 ns)

 <State 19>: 6.35ns
The critical path consists of the following:
	'load' operation ('s_load_7', fips202.c:427) on array 's' [246]  (2.77 ns)
	'xor' operation ('xor_ln427', fips202.c:427) [247]  (0.808 ns)
	'store' operation ('store_ln427', fips202.c:427) of variable 'xor_ln427', fips202.c:427 on array 's' [248]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
