;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Vregfile : 
  module Vregfile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip vlmul : UInt<3>, flip vsew : UInt<3>, flip vs1_addr : UInt<5>, flip vs2_addr : UInt<5>, flip vd_addr : UInt<5>, flip vd_data : UInt<32>[4], flip reg_write : UInt<1>, vs1_data : UInt<32>[4], vs2_data : UInt<32>[4]}
    
    wire _register_WIRE : UInt<128>[32] @[vect_regfile.scala 19:33]
    _register_WIRE[0] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[1] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[2] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[3] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[4] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[5] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[6] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[7] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[8] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[9] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[10] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[11] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[12] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[13] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[14] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[15] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[16] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[17] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[18] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[19] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[20] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[21] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[22] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[23] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[24] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[25] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[26] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[27] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[28] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[29] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[30] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    _register_WIRE[31] <= UInt<128>("h00") @[vect_regfile.scala 19:33]
    reg register : UInt<128>[32], clock with : (reset => (reset, _register_WIRE)) @[vect_regfile.scala 19:25]
    when io.reg_write : @[vect_regfile.scala 21:23]
      node _T = neq(io.vd_addr, UInt<1>("h00")) @[vect_regfile.scala 22:22]
      when _T : @[vect_regfile.scala 22:38]
        node _register_T = bits(io.vd_addr, 1, 0)
        register[io.vd_addr] <= io.vd_data[_register_T] @[vect_regfile.scala 23:28]
        skip @[vect_regfile.scala 22:38]
      else : @[vect_regfile.scala 24:17]
        register[io.vd_addr] <= UInt<1>("h00") @[vect_regfile.scala 25:28]
        skip @[vect_regfile.scala 24:17]
      skip @[vect_regfile.scala 21:23]
    node hi = bits(register[io.vs1_addr], 127, 62) @[vect_regfile.scala 30:16]
    node lo = bits(register[io.vs1_addr], 61, 0) @[vect_regfile.scala 31:16]
    node _T_1 = cat(hi, lo) @[Cat.scala 30:58]
    node hi_1 = bits(register[io.vs1_addr], 127, 62) @[vect_regfile.scala 30:16]
    node lo_1 = bits(register[io.vs1_addr], 61, 0) @[vect_regfile.scala 31:16]
    node _T_2 = cat(hi_1, lo_1) @[Cat.scala 30:58]
    node hi_2 = bits(register[io.vs1_addr], 127, 62) @[vect_regfile.scala 30:16]
    node lo_2 = bits(register[io.vs1_addr], 61, 0) @[vect_regfile.scala 31:16]
    node _T_3 = cat(hi_2, lo_2) @[Cat.scala 30:58]
    node hi_3 = bits(register[io.vs1_addr], 127, 62) @[vect_regfile.scala 30:16]
    node lo_3 = bits(register[io.vs1_addr], 61, 0) @[vect_regfile.scala 31:16]
    node _T_4 = cat(hi_3, lo_3) @[Cat.scala 30:58]
    wire _WIRE : UInt<128>[4] @[vect_regfile.scala 28:24]
    _WIRE[0] <= _T_1 @[vect_regfile.scala 28:24]
    _WIRE[1] <= _T_2 @[vect_regfile.scala 28:24]
    _WIRE[2] <= _T_3 @[vect_regfile.scala 28:24]
    _WIRE[3] <= _T_4 @[vect_regfile.scala 28:24]
    io.vs1_data[0] <= _WIRE[0] @[vect_regfile.scala 28:14]
    io.vs1_data[1] <= _WIRE[1] @[vect_regfile.scala 28:14]
    io.vs1_data[2] <= _WIRE[2] @[vect_regfile.scala 28:14]
    io.vs1_data[3] <= _WIRE[3] @[vect_regfile.scala 28:14]
    node hi_4 = bits(register[io.vs2_addr], 127, 62) @[vect_regfile.scala 36:16]
    node lo_4 = bits(register[io.vs2_addr], 61, 0) @[vect_regfile.scala 37:16]
    node _T_5 = cat(hi_4, lo_4) @[Cat.scala 30:58]
    node hi_5 = bits(register[io.vs2_addr], 127, 62) @[vect_regfile.scala 36:16]
    node lo_5 = bits(register[io.vs2_addr], 61, 0) @[vect_regfile.scala 37:16]
    node _T_6 = cat(hi_5, lo_5) @[Cat.scala 30:58]
    node hi_6 = bits(register[io.vs2_addr], 127, 62) @[vect_regfile.scala 36:16]
    node lo_6 = bits(register[io.vs2_addr], 61, 0) @[vect_regfile.scala 37:16]
    node _T_7 = cat(hi_6, lo_6) @[Cat.scala 30:58]
    node hi_7 = bits(register[io.vs2_addr], 127, 62) @[vect_regfile.scala 36:16]
    node lo_7 = bits(register[io.vs2_addr], 61, 0) @[vect_regfile.scala 37:16]
    node _T_8 = cat(hi_7, lo_7) @[Cat.scala 30:58]
    wire _WIRE_1 : UInt<128>[4] @[vect_regfile.scala 34:25]
    _WIRE_1[0] <= _T_5 @[vect_regfile.scala 34:25]
    _WIRE_1[1] <= _T_6 @[vect_regfile.scala 34:25]
    _WIRE_1[2] <= _T_7 @[vect_regfile.scala 34:25]
    _WIRE_1[3] <= _T_8 @[vect_regfile.scala 34:25]
    io.vs2_data[0] <= _WIRE_1[0] @[vect_regfile.scala 34:15]
    io.vs2_data[1] <= _WIRE_1[1] @[vect_regfile.scala 34:15]
    io.vs2_data[2] <= _WIRE_1[2] @[vect_regfile.scala 34:15]
    io.vs2_data[3] <= _WIRE_1[3] @[vect_regfile.scala 34:15]
    node _T_9 = eq(io.vsew, UInt<2>("h03")) @[vect_regfile.scala 40:17]
    when _T_9 : @[vect_regfile.scala 40:31]
      node hi_8 = bits(register[io.vs1_addr], 127, 64) @[vect_regfile.scala 43:20]
      node lo_8 = bits(register[io.vs1_addr], 63, 0) @[vect_regfile.scala 44:20]
      node _T_10 = cat(hi_8, lo_8) @[Cat.scala 30:58]
      node hi_9 = bits(register[io.vs1_addr], 127, 64) @[vect_regfile.scala 43:20]
      node lo_9 = bits(register[io.vs1_addr], 63, 0) @[vect_regfile.scala 44:20]
      node _T_11 = cat(hi_9, lo_9) @[Cat.scala 30:58]
      node hi_10 = bits(register[io.vs1_addr], 127, 64) @[vect_regfile.scala 43:20]
      node lo_10 = bits(register[io.vs1_addr], 63, 0) @[vect_regfile.scala 44:20]
      node _T_12 = cat(hi_10, lo_10) @[Cat.scala 30:58]
      node hi_11 = bits(register[io.vs1_addr], 127, 64) @[vect_regfile.scala 43:20]
      node lo_11 = bits(register[io.vs1_addr], 63, 0) @[vect_regfile.scala 44:20]
      node _T_13 = cat(hi_11, lo_11) @[Cat.scala 30:58]
      wire _WIRE_2 : UInt<128>[4] @[vect_regfile.scala 41:27]
      _WIRE_2[0] <= _T_10 @[vect_regfile.scala 41:27]
      _WIRE_2[1] <= _T_11 @[vect_regfile.scala 41:27]
      _WIRE_2[2] <= _T_12 @[vect_regfile.scala 41:27]
      _WIRE_2[3] <= _T_13 @[vect_regfile.scala 41:27]
      io.vs1_data[0] <= _WIRE_2[0] @[vect_regfile.scala 41:17]
      io.vs1_data[1] <= _WIRE_2[1] @[vect_regfile.scala 41:17]
      io.vs1_data[2] <= _WIRE_2[2] @[vect_regfile.scala 41:17]
      io.vs1_data[3] <= _WIRE_2[3] @[vect_regfile.scala 41:17]
      node hi_12 = bits(register[io.vs2_addr], 127, 64) @[vect_regfile.scala 50:20]
      node lo_12 = bits(register[io.vs2_addr], 63, 0) @[vect_regfile.scala 51:20]
      node _T_14 = cat(hi_12, lo_12) @[Cat.scala 30:58]
      node hi_13 = bits(register[io.vs2_addr], 127, 64) @[vect_regfile.scala 50:20]
      node lo_13 = bits(register[io.vs2_addr], 63, 0) @[vect_regfile.scala 51:20]
      node _T_15 = cat(hi_13, lo_13) @[Cat.scala 30:58]
      node hi_14 = bits(register[io.vs2_addr], 127, 64) @[vect_regfile.scala 50:20]
      node lo_14 = bits(register[io.vs2_addr], 63, 0) @[vect_regfile.scala 51:20]
      node _T_16 = cat(hi_14, lo_14) @[Cat.scala 30:58]
      node hi_15 = bits(register[io.vs2_addr], 127, 64) @[vect_regfile.scala 50:20]
      node lo_15 = bits(register[io.vs2_addr], 63, 0) @[vect_regfile.scala 51:20]
      node _T_17 = cat(hi_15, lo_15) @[Cat.scala 30:58]
      wire _WIRE_3 : UInt<128>[4] @[vect_regfile.scala 48:27]
      _WIRE_3[0] <= _T_14 @[vect_regfile.scala 48:27]
      _WIRE_3[1] <= _T_15 @[vect_regfile.scala 48:27]
      _WIRE_3[2] <= _T_16 @[vect_regfile.scala 48:27]
      _WIRE_3[3] <= _T_17 @[vect_regfile.scala 48:27]
      io.vs2_data[0] <= _WIRE_3[0] @[vect_regfile.scala 48:17]
      io.vs2_data[1] <= _WIRE_3[1] @[vect_regfile.scala 48:17]
      io.vs2_data[2] <= _WIRE_3[2] @[vect_regfile.scala 48:17]
      io.vs2_data[3] <= _WIRE_3[3] @[vect_regfile.scala 48:17]
      skip @[vect_regfile.scala 40:31]
    else : @[vect_regfile.scala 54:37]
      node _T_18 = eq(io.vsew, UInt<2>("h02")) @[vect_regfile.scala 54:23]
      when _T_18 : @[vect_regfile.scala 54:37]
        node hi_hi = bits(register[io.vs1_addr], 127, 96) @[vect_regfile.scala 57:22]
        node hi_lo = bits(register[io.vs1_addr], 95, 64) @[vect_regfile.scala 58:22]
        node lo_hi = bits(register[io.vs1_addr], 63, 32) @[vect_regfile.scala 59:22]
        node lo_lo = bits(register[io.vs1_addr], 31, 0) @[vect_regfile.scala 60:22]
        node lo_16 = cat(lo_hi, lo_lo) @[Cat.scala 30:58]
        node hi_16 = cat(hi_hi, hi_lo) @[Cat.scala 30:58]
        node _T_19 = cat(hi_16, lo_16) @[Cat.scala 30:58]
        node hi_hi_1 = bits(register[io.vs1_addr], 127, 96) @[vect_regfile.scala 57:22]
        node hi_lo_1 = bits(register[io.vs1_addr], 95, 64) @[vect_regfile.scala 58:22]
        node lo_hi_1 = bits(register[io.vs1_addr], 63, 32) @[vect_regfile.scala 59:22]
        node lo_lo_1 = bits(register[io.vs1_addr], 31, 0) @[vect_regfile.scala 60:22]
        node lo_17 = cat(lo_hi_1, lo_lo_1) @[Cat.scala 30:58]
        node hi_17 = cat(hi_hi_1, hi_lo_1) @[Cat.scala 30:58]
        node _T_20 = cat(hi_17, lo_17) @[Cat.scala 30:58]
        node hi_hi_2 = bits(register[io.vs1_addr], 127, 96) @[vect_regfile.scala 57:22]
        node hi_lo_2 = bits(register[io.vs1_addr], 95, 64) @[vect_regfile.scala 58:22]
        node lo_hi_2 = bits(register[io.vs1_addr], 63, 32) @[vect_regfile.scala 59:22]
        node lo_lo_2 = bits(register[io.vs1_addr], 31, 0) @[vect_regfile.scala 60:22]
        node lo_18 = cat(lo_hi_2, lo_lo_2) @[Cat.scala 30:58]
        node hi_18 = cat(hi_hi_2, hi_lo_2) @[Cat.scala 30:58]
        node _T_21 = cat(hi_18, lo_18) @[Cat.scala 30:58]
        node hi_hi_3 = bits(register[io.vs1_addr], 127, 96) @[vect_regfile.scala 57:22]
        node hi_lo_3 = bits(register[io.vs1_addr], 95, 64) @[vect_regfile.scala 58:22]
        node lo_hi_3 = bits(register[io.vs1_addr], 63, 32) @[vect_regfile.scala 59:22]
        node lo_lo_3 = bits(register[io.vs1_addr], 31, 0) @[vect_regfile.scala 60:22]
        node lo_19 = cat(lo_hi_3, lo_lo_3) @[Cat.scala 30:58]
        node hi_19 = cat(hi_hi_3, hi_lo_3) @[Cat.scala 30:58]
        node _T_22 = cat(hi_19, lo_19) @[Cat.scala 30:58]
        wire _WIRE_4 : UInt<128>[4] @[vect_regfile.scala 55:27]
        _WIRE_4[0] <= _T_19 @[vect_regfile.scala 55:27]
        _WIRE_4[1] <= _T_20 @[vect_regfile.scala 55:27]
        _WIRE_4[2] <= _T_21 @[vect_regfile.scala 55:27]
        _WIRE_4[3] <= _T_22 @[vect_regfile.scala 55:27]
        io.vs1_data[0] <= _WIRE_4[0] @[vect_regfile.scala 55:17]
        io.vs1_data[1] <= _WIRE_4[1] @[vect_regfile.scala 55:17]
        io.vs1_data[2] <= _WIRE_4[2] @[vect_regfile.scala 55:17]
        io.vs1_data[3] <= _WIRE_4[3] @[vect_regfile.scala 55:17]
        node hi_hi_4 = bits(register[io.vs2_addr], 127, 96) @[vect_regfile.scala 66:22]
        node hi_lo_4 = bits(register[io.vs2_addr], 95, 64) @[vect_regfile.scala 67:22]
        node lo_hi_4 = bits(register[io.vs2_addr], 63, 32) @[vect_regfile.scala 68:22]
        node lo_lo_4 = bits(register[io.vs2_addr], 31, 0) @[vect_regfile.scala 69:22]
        node lo_20 = cat(lo_hi_4, lo_lo_4) @[Cat.scala 30:58]
        node hi_20 = cat(hi_hi_4, hi_lo_4) @[Cat.scala 30:58]
        node _T_23 = cat(hi_20, lo_20) @[Cat.scala 30:58]
        node hi_hi_5 = bits(register[io.vs2_addr], 127, 96) @[vect_regfile.scala 66:22]
        node hi_lo_5 = bits(register[io.vs2_addr], 95, 64) @[vect_regfile.scala 67:22]
        node lo_hi_5 = bits(register[io.vs2_addr], 63, 32) @[vect_regfile.scala 68:22]
        node lo_lo_5 = bits(register[io.vs2_addr], 31, 0) @[vect_regfile.scala 69:22]
        node lo_21 = cat(lo_hi_5, lo_lo_5) @[Cat.scala 30:58]
        node hi_21 = cat(hi_hi_5, hi_lo_5) @[Cat.scala 30:58]
        node _T_24 = cat(hi_21, lo_21) @[Cat.scala 30:58]
        node hi_hi_6 = bits(register[io.vs2_addr], 127, 96) @[vect_regfile.scala 66:22]
        node hi_lo_6 = bits(register[io.vs2_addr], 95, 64) @[vect_regfile.scala 67:22]
        node lo_hi_6 = bits(register[io.vs2_addr], 63, 32) @[vect_regfile.scala 68:22]
        node lo_lo_6 = bits(register[io.vs2_addr], 31, 0) @[vect_regfile.scala 69:22]
        node lo_22 = cat(lo_hi_6, lo_lo_6) @[Cat.scala 30:58]
        node hi_22 = cat(hi_hi_6, hi_lo_6) @[Cat.scala 30:58]
        node _T_25 = cat(hi_22, lo_22) @[Cat.scala 30:58]
        node hi_hi_7 = bits(register[io.vs2_addr], 127, 96) @[vect_regfile.scala 66:22]
        node hi_lo_7 = bits(register[io.vs2_addr], 95, 64) @[vect_regfile.scala 67:22]
        node lo_hi_7 = bits(register[io.vs2_addr], 63, 32) @[vect_regfile.scala 68:22]
        node lo_lo_7 = bits(register[io.vs2_addr], 31, 0) @[vect_regfile.scala 69:22]
        node lo_23 = cat(lo_hi_7, lo_lo_7) @[Cat.scala 30:58]
        node hi_23 = cat(hi_hi_7, hi_lo_7) @[Cat.scala 30:58]
        node _T_26 = cat(hi_23, lo_23) @[Cat.scala 30:58]
        wire _WIRE_5 : UInt<128>[4] @[vect_regfile.scala 64:27]
        _WIRE_5[0] <= _T_23 @[vect_regfile.scala 64:27]
        _WIRE_5[1] <= _T_24 @[vect_regfile.scala 64:27]
        _WIRE_5[2] <= _T_25 @[vect_regfile.scala 64:27]
        _WIRE_5[3] <= _T_26 @[vect_regfile.scala 64:27]
        io.vs2_data[0] <= _WIRE_5[0] @[vect_regfile.scala 64:17]
        io.vs2_data[1] <= _WIRE_5[1] @[vect_regfile.scala 64:17]
        io.vs2_data[2] <= _WIRE_5[2] @[vect_regfile.scala 64:17]
        io.vs2_data[3] <= _WIRE_5[3] @[vect_regfile.scala 64:17]
        skip @[vect_regfile.scala 54:37]
      else : @[vect_regfile.scala 72:37]
        node _T_27 = eq(io.vsew, UInt<1>("h01")) @[vect_regfile.scala 72:23]
        when _T_27 : @[vect_regfile.scala 72:37]
          node hi_hi_hi = bits(register[io.vs1_addr], 127, 112) @[vect_regfile.scala 75:22]
          node hi_hi_lo = bits(register[io.vs1_addr], 111, 96) @[vect_regfile.scala 76:22]
          node hi_lo_hi = bits(register[io.vs1_addr], 95, 80) @[vect_regfile.scala 77:22]
          node hi_lo_lo = bits(register[io.vs1_addr], 79, 64) @[vect_regfile.scala 78:22]
          node lo_hi_hi = bits(register[io.vs1_addr], 63, 48) @[vect_regfile.scala 79:22]
          node lo_hi_lo = bits(register[io.vs1_addr], 47, 32) @[vect_regfile.scala 80:22]
          node lo_lo_hi = bits(register[io.vs1_addr], 31, 16) @[vect_regfile.scala 81:22]
          node lo_lo_lo = bits(register[io.vs1_addr], 15, 0) @[vect_regfile.scala 82:22]
          node lo_lo_8 = cat(lo_lo_hi, lo_lo_lo) @[Cat.scala 30:58]
          node lo_hi_8 = cat(lo_hi_hi, lo_hi_lo) @[Cat.scala 30:58]
          node lo_24 = cat(lo_hi_8, lo_lo_8) @[Cat.scala 30:58]
          node hi_lo_8 = cat(hi_lo_hi, hi_lo_lo) @[Cat.scala 30:58]
          node hi_hi_8 = cat(hi_hi_hi, hi_hi_lo) @[Cat.scala 30:58]
          node hi_24 = cat(hi_hi_8, hi_lo_8) @[Cat.scala 30:58]
          node _T_28 = cat(hi_24, lo_24) @[Cat.scala 30:58]
          node hi_hi_hi_1 = bits(register[io.vs1_addr], 127, 112) @[vect_regfile.scala 75:22]
          node hi_hi_lo_1 = bits(register[io.vs1_addr], 111, 96) @[vect_regfile.scala 76:22]
          node hi_lo_hi_1 = bits(register[io.vs1_addr], 95, 80) @[vect_regfile.scala 77:22]
          node hi_lo_lo_1 = bits(register[io.vs1_addr], 79, 64) @[vect_regfile.scala 78:22]
          node lo_hi_hi_1 = bits(register[io.vs1_addr], 63, 48) @[vect_regfile.scala 79:22]
          node lo_hi_lo_1 = bits(register[io.vs1_addr], 47, 32) @[vect_regfile.scala 80:22]
          node lo_lo_hi_1 = bits(register[io.vs1_addr], 31, 16) @[vect_regfile.scala 81:22]
          node lo_lo_lo_1 = bits(register[io.vs1_addr], 15, 0) @[vect_regfile.scala 82:22]
          node lo_lo_9 = cat(lo_lo_hi_1, lo_lo_lo_1) @[Cat.scala 30:58]
          node lo_hi_9 = cat(lo_hi_hi_1, lo_hi_lo_1) @[Cat.scala 30:58]
          node lo_25 = cat(lo_hi_9, lo_lo_9) @[Cat.scala 30:58]
          node hi_lo_9 = cat(hi_lo_hi_1, hi_lo_lo_1) @[Cat.scala 30:58]
          node hi_hi_9 = cat(hi_hi_hi_1, hi_hi_lo_1) @[Cat.scala 30:58]
          node hi_25 = cat(hi_hi_9, hi_lo_9) @[Cat.scala 30:58]
          node _T_29 = cat(hi_25, lo_25) @[Cat.scala 30:58]
          node hi_hi_hi_2 = bits(register[io.vs1_addr], 127, 112) @[vect_regfile.scala 75:22]
          node hi_hi_lo_2 = bits(register[io.vs1_addr], 111, 96) @[vect_regfile.scala 76:22]
          node hi_lo_hi_2 = bits(register[io.vs1_addr], 95, 80) @[vect_regfile.scala 77:22]
          node hi_lo_lo_2 = bits(register[io.vs1_addr], 79, 64) @[vect_regfile.scala 78:22]
          node lo_hi_hi_2 = bits(register[io.vs1_addr], 63, 48) @[vect_regfile.scala 79:22]
          node lo_hi_lo_2 = bits(register[io.vs1_addr], 47, 32) @[vect_regfile.scala 80:22]
          node lo_lo_hi_2 = bits(register[io.vs1_addr], 31, 16) @[vect_regfile.scala 81:22]
          node lo_lo_lo_2 = bits(register[io.vs1_addr], 15, 0) @[vect_regfile.scala 82:22]
          node lo_lo_10 = cat(lo_lo_hi_2, lo_lo_lo_2) @[Cat.scala 30:58]
          node lo_hi_10 = cat(lo_hi_hi_2, lo_hi_lo_2) @[Cat.scala 30:58]
          node lo_26 = cat(lo_hi_10, lo_lo_10) @[Cat.scala 30:58]
          node hi_lo_10 = cat(hi_lo_hi_2, hi_lo_lo_2) @[Cat.scala 30:58]
          node hi_hi_10 = cat(hi_hi_hi_2, hi_hi_lo_2) @[Cat.scala 30:58]
          node hi_26 = cat(hi_hi_10, hi_lo_10) @[Cat.scala 30:58]
          node _T_30 = cat(hi_26, lo_26) @[Cat.scala 30:58]
          node hi_hi_hi_3 = bits(register[io.vs1_addr], 127, 112) @[vect_regfile.scala 75:22]
          node hi_hi_lo_3 = bits(register[io.vs1_addr], 111, 96) @[vect_regfile.scala 76:22]
          node hi_lo_hi_3 = bits(register[io.vs1_addr], 95, 80) @[vect_regfile.scala 77:22]
          node hi_lo_lo_3 = bits(register[io.vs1_addr], 79, 64) @[vect_regfile.scala 78:22]
          node lo_hi_hi_3 = bits(register[io.vs1_addr], 63, 48) @[vect_regfile.scala 79:22]
          node lo_hi_lo_3 = bits(register[io.vs1_addr], 47, 32) @[vect_regfile.scala 80:22]
          node lo_lo_hi_3 = bits(register[io.vs1_addr], 31, 16) @[vect_regfile.scala 81:22]
          node lo_lo_lo_3 = bits(register[io.vs1_addr], 15, 0) @[vect_regfile.scala 82:22]
          node lo_lo_11 = cat(lo_lo_hi_3, lo_lo_lo_3) @[Cat.scala 30:58]
          node lo_hi_11 = cat(lo_hi_hi_3, lo_hi_lo_3) @[Cat.scala 30:58]
          node lo_27 = cat(lo_hi_11, lo_lo_11) @[Cat.scala 30:58]
          node hi_lo_11 = cat(hi_lo_hi_3, hi_lo_lo_3) @[Cat.scala 30:58]
          node hi_hi_11 = cat(hi_hi_hi_3, hi_hi_lo_3) @[Cat.scala 30:58]
          node hi_27 = cat(hi_hi_11, hi_lo_11) @[Cat.scala 30:58]
          node _T_31 = cat(hi_27, lo_27) @[Cat.scala 30:58]
          wire _WIRE_6 : UInt<128>[4] @[vect_regfile.scala 73:27]
          _WIRE_6[0] <= _T_28 @[vect_regfile.scala 73:27]
          _WIRE_6[1] <= _T_29 @[vect_regfile.scala 73:27]
          _WIRE_6[2] <= _T_30 @[vect_regfile.scala 73:27]
          _WIRE_6[3] <= _T_31 @[vect_regfile.scala 73:27]
          io.vs1_data[0] <= _WIRE_6[0] @[vect_regfile.scala 73:17]
          io.vs1_data[1] <= _WIRE_6[1] @[vect_regfile.scala 73:17]
          io.vs1_data[2] <= _WIRE_6[2] @[vect_regfile.scala 73:17]
          io.vs1_data[3] <= _WIRE_6[3] @[vect_regfile.scala 73:17]
          node hi_hi_hi_4 = bits(register[io.vs2_addr], 127, 112) @[vect_regfile.scala 88:20]
          node hi_hi_lo_4 = bits(register[io.vs2_addr], 111, 96) @[vect_regfile.scala 89:21]
          node hi_lo_hi_4 = bits(register[io.vs2_addr], 95, 80) @[vect_regfile.scala 90:21]
          node hi_lo_lo_4 = bits(register[io.vs2_addr], 79, 64) @[vect_regfile.scala 91:21]
          node lo_hi_hi_4 = bits(register[io.vs2_addr], 63, 48) @[vect_regfile.scala 92:21]
          node lo_hi_lo_4 = bits(register[io.vs2_addr], 47, 32) @[vect_regfile.scala 93:21]
          node lo_lo_hi_4 = bits(register[io.vs2_addr], 31, 16) @[vect_regfile.scala 94:21]
          node lo_lo_lo_4 = bits(register[io.vs2_addr], 15, 0) @[vect_regfile.scala 95:21]
          node lo_lo_12 = cat(lo_lo_hi_4, lo_lo_lo_4) @[Cat.scala 30:58]
          node lo_hi_12 = cat(lo_hi_hi_4, lo_hi_lo_4) @[Cat.scala 30:58]
          node lo_28 = cat(lo_hi_12, lo_lo_12) @[Cat.scala 30:58]
          node hi_lo_12 = cat(hi_lo_hi_4, hi_lo_lo_4) @[Cat.scala 30:58]
          node hi_hi_12 = cat(hi_hi_hi_4, hi_hi_lo_4) @[Cat.scala 30:58]
          node hi_28 = cat(hi_hi_12, hi_lo_12) @[Cat.scala 30:58]
          node _T_32 = cat(hi_28, lo_28) @[Cat.scala 30:58]
          node hi_hi_hi_5 = bits(register[io.vs2_addr], 127, 112) @[vect_regfile.scala 88:20]
          node hi_hi_lo_5 = bits(register[io.vs2_addr], 111, 96) @[vect_regfile.scala 89:21]
          node hi_lo_hi_5 = bits(register[io.vs2_addr], 95, 80) @[vect_regfile.scala 90:21]
          node hi_lo_lo_5 = bits(register[io.vs2_addr], 79, 64) @[vect_regfile.scala 91:21]
          node lo_hi_hi_5 = bits(register[io.vs2_addr], 63, 48) @[vect_regfile.scala 92:21]
          node lo_hi_lo_5 = bits(register[io.vs2_addr], 47, 32) @[vect_regfile.scala 93:21]
          node lo_lo_hi_5 = bits(register[io.vs2_addr], 31, 16) @[vect_regfile.scala 94:21]
          node lo_lo_lo_5 = bits(register[io.vs2_addr], 15, 0) @[vect_regfile.scala 95:21]
          node lo_lo_13 = cat(lo_lo_hi_5, lo_lo_lo_5) @[Cat.scala 30:58]
          node lo_hi_13 = cat(lo_hi_hi_5, lo_hi_lo_5) @[Cat.scala 30:58]
          node lo_29 = cat(lo_hi_13, lo_lo_13) @[Cat.scala 30:58]
          node hi_lo_13 = cat(hi_lo_hi_5, hi_lo_lo_5) @[Cat.scala 30:58]
          node hi_hi_13 = cat(hi_hi_hi_5, hi_hi_lo_5) @[Cat.scala 30:58]
          node hi_29 = cat(hi_hi_13, hi_lo_13) @[Cat.scala 30:58]
          node _T_33 = cat(hi_29, lo_29) @[Cat.scala 30:58]
          node hi_hi_hi_6 = bits(register[io.vs2_addr], 127, 112) @[vect_regfile.scala 88:20]
          node hi_hi_lo_6 = bits(register[io.vs2_addr], 111, 96) @[vect_regfile.scala 89:21]
          node hi_lo_hi_6 = bits(register[io.vs2_addr], 95, 80) @[vect_regfile.scala 90:21]
          node hi_lo_lo_6 = bits(register[io.vs2_addr], 79, 64) @[vect_regfile.scala 91:21]
          node lo_hi_hi_6 = bits(register[io.vs2_addr], 63, 48) @[vect_regfile.scala 92:21]
          node lo_hi_lo_6 = bits(register[io.vs2_addr], 47, 32) @[vect_regfile.scala 93:21]
          node lo_lo_hi_6 = bits(register[io.vs2_addr], 31, 16) @[vect_regfile.scala 94:21]
          node lo_lo_lo_6 = bits(register[io.vs2_addr], 15, 0) @[vect_regfile.scala 95:21]
          node lo_lo_14 = cat(lo_lo_hi_6, lo_lo_lo_6) @[Cat.scala 30:58]
          node lo_hi_14 = cat(lo_hi_hi_6, lo_hi_lo_6) @[Cat.scala 30:58]
          node lo_30 = cat(lo_hi_14, lo_lo_14) @[Cat.scala 30:58]
          node hi_lo_14 = cat(hi_lo_hi_6, hi_lo_lo_6) @[Cat.scala 30:58]
          node hi_hi_14 = cat(hi_hi_hi_6, hi_hi_lo_6) @[Cat.scala 30:58]
          node hi_30 = cat(hi_hi_14, hi_lo_14) @[Cat.scala 30:58]
          node _T_34 = cat(hi_30, lo_30) @[Cat.scala 30:58]
          node hi_hi_hi_7 = bits(register[io.vs2_addr], 127, 112) @[vect_regfile.scala 88:20]
          node hi_hi_lo_7 = bits(register[io.vs2_addr], 111, 96) @[vect_regfile.scala 89:21]
          node hi_lo_hi_7 = bits(register[io.vs2_addr], 95, 80) @[vect_regfile.scala 90:21]
          node hi_lo_lo_7 = bits(register[io.vs2_addr], 79, 64) @[vect_regfile.scala 91:21]
          node lo_hi_hi_7 = bits(register[io.vs2_addr], 63, 48) @[vect_regfile.scala 92:21]
          node lo_hi_lo_7 = bits(register[io.vs2_addr], 47, 32) @[vect_regfile.scala 93:21]
          node lo_lo_hi_7 = bits(register[io.vs2_addr], 31, 16) @[vect_regfile.scala 94:21]
          node lo_lo_lo_7 = bits(register[io.vs2_addr], 15, 0) @[vect_regfile.scala 95:21]
          node lo_lo_15 = cat(lo_lo_hi_7, lo_lo_lo_7) @[Cat.scala 30:58]
          node lo_hi_15 = cat(lo_hi_hi_7, lo_hi_lo_7) @[Cat.scala 30:58]
          node lo_31 = cat(lo_hi_15, lo_lo_15) @[Cat.scala 30:58]
          node hi_lo_15 = cat(hi_lo_hi_7, hi_lo_lo_7) @[Cat.scala 30:58]
          node hi_hi_15 = cat(hi_hi_hi_7, hi_hi_lo_7) @[Cat.scala 30:58]
          node hi_31 = cat(hi_hi_15, hi_lo_15) @[Cat.scala 30:58]
          node _T_35 = cat(hi_31, lo_31) @[Cat.scala 30:58]
          wire _WIRE_7 : UInt<128>[4] @[vect_regfile.scala 86:27]
          _WIRE_7[0] <= _T_32 @[vect_regfile.scala 86:27]
          _WIRE_7[1] <= _T_33 @[vect_regfile.scala 86:27]
          _WIRE_7[2] <= _T_34 @[vect_regfile.scala 86:27]
          _WIRE_7[3] <= _T_35 @[vect_regfile.scala 86:27]
          io.vs2_data[0] <= _WIRE_7[0] @[vect_regfile.scala 86:17]
          io.vs2_data[1] <= _WIRE_7[1] @[vect_regfile.scala 86:17]
          io.vs2_data[2] <= _WIRE_7[2] @[vect_regfile.scala 86:17]
          io.vs2_data[3] <= _WIRE_7[3] @[vect_regfile.scala 86:17]
          skip @[vect_regfile.scala 72:37]
        else : @[vect_regfile.scala 98:37]
          node _T_36 = eq(io.vsew, UInt<1>("h00")) @[vect_regfile.scala 98:23]
          when _T_36 : @[vect_regfile.scala 98:37]
            node hi_hi_hi_hi = bits(register[io.vs1_addr], 127, 120) @[vect_regfile.scala 101:22]
            node hi_hi_hi_lo = bits(register[io.vs1_addr], 119, 112) @[vect_regfile.scala 102:22]
            node hi_hi_lo_hi = bits(register[io.vs1_addr], 111, 104) @[vect_regfile.scala 103:22]
            node hi_hi_lo_lo = bits(register[io.vs1_addr], 103, 96) @[vect_regfile.scala 104:22]
            node hi_lo_hi_hi = bits(register[io.vs1_addr], 95, 88) @[vect_regfile.scala 105:22]
            node hi_lo_hi_lo = bits(register[io.vs1_addr], 87, 80) @[vect_regfile.scala 106:22]
            node hi_lo_lo_hi = bits(register[io.vs1_addr], 79, 72) @[vect_regfile.scala 107:22]
            node hi_lo_lo_lo = bits(register[io.vs1_addr], 71, 64) @[vect_regfile.scala 108:22]
            node lo_hi_hi_hi = bits(register[io.vs1_addr], 63, 56) @[vect_regfile.scala 109:22]
            node lo_hi_hi_lo = bits(register[io.vs1_addr], 55, 48) @[vect_regfile.scala 110:23]
            node lo_hi_lo_hi = bits(register[io.vs1_addr], 47, 40) @[vect_regfile.scala 111:23]
            node lo_hi_lo_lo = bits(register[io.vs1_addr], 39, 32) @[vect_regfile.scala 112:23]
            node lo_lo_hi_hi = bits(register[io.vs1_addr], 31, 24) @[vect_regfile.scala 113:23]
            node lo_lo_hi_lo = bits(register[io.vs1_addr], 23, 16) @[vect_regfile.scala 114:23]
            node lo_lo_lo_hi = bits(register[io.vs1_addr], 15, 8) @[vect_regfile.scala 115:23]
            node lo_lo_lo_lo = bits(register[io.vs1_addr], 7, 0) @[vect_regfile.scala 116:23]
            node lo_lo_lo_8 = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[Cat.scala 30:58]
            node lo_lo_hi_8 = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[Cat.scala 30:58]
            node lo_lo_16 = cat(lo_lo_hi_8, lo_lo_lo_8) @[Cat.scala 30:58]
            node lo_hi_lo_8 = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[Cat.scala 30:58]
            node lo_hi_hi_8 = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[Cat.scala 30:58]
            node lo_hi_16 = cat(lo_hi_hi_8, lo_hi_lo_8) @[Cat.scala 30:58]
            node lo_32 = cat(lo_hi_16, lo_lo_16) @[Cat.scala 30:58]
            node hi_lo_lo_8 = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[Cat.scala 30:58]
            node hi_lo_hi_8 = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[Cat.scala 30:58]
            node hi_lo_16 = cat(hi_lo_hi_8, hi_lo_lo_8) @[Cat.scala 30:58]
            node hi_hi_lo_8 = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[Cat.scala 30:58]
            node hi_hi_hi_8 = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[Cat.scala 30:58]
            node hi_hi_16 = cat(hi_hi_hi_8, hi_hi_lo_8) @[Cat.scala 30:58]
            node hi_32 = cat(hi_hi_16, hi_lo_16) @[Cat.scala 30:58]
            node _T_37 = cat(hi_32, lo_32) @[Cat.scala 30:58]
            node hi_hi_hi_hi_1 = bits(register[io.vs1_addr], 127, 120) @[vect_regfile.scala 101:22]
            node hi_hi_hi_lo_1 = bits(register[io.vs1_addr], 119, 112) @[vect_regfile.scala 102:22]
            node hi_hi_lo_hi_1 = bits(register[io.vs1_addr], 111, 104) @[vect_regfile.scala 103:22]
            node hi_hi_lo_lo_1 = bits(register[io.vs1_addr], 103, 96) @[vect_regfile.scala 104:22]
            node hi_lo_hi_hi_1 = bits(register[io.vs1_addr], 95, 88) @[vect_regfile.scala 105:22]
            node hi_lo_hi_lo_1 = bits(register[io.vs1_addr], 87, 80) @[vect_regfile.scala 106:22]
            node hi_lo_lo_hi_1 = bits(register[io.vs1_addr], 79, 72) @[vect_regfile.scala 107:22]
            node hi_lo_lo_lo_1 = bits(register[io.vs1_addr], 71, 64) @[vect_regfile.scala 108:22]
            node lo_hi_hi_hi_1 = bits(register[io.vs1_addr], 63, 56) @[vect_regfile.scala 109:22]
            node lo_hi_hi_lo_1 = bits(register[io.vs1_addr], 55, 48) @[vect_regfile.scala 110:23]
            node lo_hi_lo_hi_1 = bits(register[io.vs1_addr], 47, 40) @[vect_regfile.scala 111:23]
            node lo_hi_lo_lo_1 = bits(register[io.vs1_addr], 39, 32) @[vect_regfile.scala 112:23]
            node lo_lo_hi_hi_1 = bits(register[io.vs1_addr], 31, 24) @[vect_regfile.scala 113:23]
            node lo_lo_hi_lo_1 = bits(register[io.vs1_addr], 23, 16) @[vect_regfile.scala 114:23]
            node lo_lo_lo_hi_1 = bits(register[io.vs1_addr], 15, 8) @[vect_regfile.scala 115:23]
            node lo_lo_lo_lo_1 = bits(register[io.vs1_addr], 7, 0) @[vect_regfile.scala 116:23]
            node lo_lo_lo_9 = cat(lo_lo_lo_hi_1, lo_lo_lo_lo_1) @[Cat.scala 30:58]
            node lo_lo_hi_9 = cat(lo_lo_hi_hi_1, lo_lo_hi_lo_1) @[Cat.scala 30:58]
            node lo_lo_17 = cat(lo_lo_hi_9, lo_lo_lo_9) @[Cat.scala 30:58]
            node lo_hi_lo_9 = cat(lo_hi_lo_hi_1, lo_hi_lo_lo_1) @[Cat.scala 30:58]
            node lo_hi_hi_9 = cat(lo_hi_hi_hi_1, lo_hi_hi_lo_1) @[Cat.scala 30:58]
            node lo_hi_17 = cat(lo_hi_hi_9, lo_hi_lo_9) @[Cat.scala 30:58]
            node lo_33 = cat(lo_hi_17, lo_lo_17) @[Cat.scala 30:58]
            node hi_lo_lo_9 = cat(hi_lo_lo_hi_1, hi_lo_lo_lo_1) @[Cat.scala 30:58]
            node hi_lo_hi_9 = cat(hi_lo_hi_hi_1, hi_lo_hi_lo_1) @[Cat.scala 30:58]
            node hi_lo_17 = cat(hi_lo_hi_9, hi_lo_lo_9) @[Cat.scala 30:58]
            node hi_hi_lo_9 = cat(hi_hi_lo_hi_1, hi_hi_lo_lo_1) @[Cat.scala 30:58]
            node hi_hi_hi_9 = cat(hi_hi_hi_hi_1, hi_hi_hi_lo_1) @[Cat.scala 30:58]
            node hi_hi_17 = cat(hi_hi_hi_9, hi_hi_lo_9) @[Cat.scala 30:58]
            node hi_33 = cat(hi_hi_17, hi_lo_17) @[Cat.scala 30:58]
            node _T_38 = cat(hi_33, lo_33) @[Cat.scala 30:58]
            node hi_hi_hi_hi_2 = bits(register[io.vs1_addr], 127, 120) @[vect_regfile.scala 101:22]
            node hi_hi_hi_lo_2 = bits(register[io.vs1_addr], 119, 112) @[vect_regfile.scala 102:22]
            node hi_hi_lo_hi_2 = bits(register[io.vs1_addr], 111, 104) @[vect_regfile.scala 103:22]
            node hi_hi_lo_lo_2 = bits(register[io.vs1_addr], 103, 96) @[vect_regfile.scala 104:22]
            node hi_lo_hi_hi_2 = bits(register[io.vs1_addr], 95, 88) @[vect_regfile.scala 105:22]
            node hi_lo_hi_lo_2 = bits(register[io.vs1_addr], 87, 80) @[vect_regfile.scala 106:22]
            node hi_lo_lo_hi_2 = bits(register[io.vs1_addr], 79, 72) @[vect_regfile.scala 107:22]
            node hi_lo_lo_lo_2 = bits(register[io.vs1_addr], 71, 64) @[vect_regfile.scala 108:22]
            node lo_hi_hi_hi_2 = bits(register[io.vs1_addr], 63, 56) @[vect_regfile.scala 109:22]
            node lo_hi_hi_lo_2 = bits(register[io.vs1_addr], 55, 48) @[vect_regfile.scala 110:23]
            node lo_hi_lo_hi_2 = bits(register[io.vs1_addr], 47, 40) @[vect_regfile.scala 111:23]
            node lo_hi_lo_lo_2 = bits(register[io.vs1_addr], 39, 32) @[vect_regfile.scala 112:23]
            node lo_lo_hi_hi_2 = bits(register[io.vs1_addr], 31, 24) @[vect_regfile.scala 113:23]
            node lo_lo_hi_lo_2 = bits(register[io.vs1_addr], 23, 16) @[vect_regfile.scala 114:23]
            node lo_lo_lo_hi_2 = bits(register[io.vs1_addr], 15, 8) @[vect_regfile.scala 115:23]
            node lo_lo_lo_lo_2 = bits(register[io.vs1_addr], 7, 0) @[vect_regfile.scala 116:23]
            node lo_lo_lo_10 = cat(lo_lo_lo_hi_2, lo_lo_lo_lo_2) @[Cat.scala 30:58]
            node lo_lo_hi_10 = cat(lo_lo_hi_hi_2, lo_lo_hi_lo_2) @[Cat.scala 30:58]
            node lo_lo_18 = cat(lo_lo_hi_10, lo_lo_lo_10) @[Cat.scala 30:58]
            node lo_hi_lo_10 = cat(lo_hi_lo_hi_2, lo_hi_lo_lo_2) @[Cat.scala 30:58]
            node lo_hi_hi_10 = cat(lo_hi_hi_hi_2, lo_hi_hi_lo_2) @[Cat.scala 30:58]
            node lo_hi_18 = cat(lo_hi_hi_10, lo_hi_lo_10) @[Cat.scala 30:58]
            node lo_34 = cat(lo_hi_18, lo_lo_18) @[Cat.scala 30:58]
            node hi_lo_lo_10 = cat(hi_lo_lo_hi_2, hi_lo_lo_lo_2) @[Cat.scala 30:58]
            node hi_lo_hi_10 = cat(hi_lo_hi_hi_2, hi_lo_hi_lo_2) @[Cat.scala 30:58]
            node hi_lo_18 = cat(hi_lo_hi_10, hi_lo_lo_10) @[Cat.scala 30:58]
            node hi_hi_lo_10 = cat(hi_hi_lo_hi_2, hi_hi_lo_lo_2) @[Cat.scala 30:58]
            node hi_hi_hi_10 = cat(hi_hi_hi_hi_2, hi_hi_hi_lo_2) @[Cat.scala 30:58]
            node hi_hi_18 = cat(hi_hi_hi_10, hi_hi_lo_10) @[Cat.scala 30:58]
            node hi_34 = cat(hi_hi_18, hi_lo_18) @[Cat.scala 30:58]
            node _T_39 = cat(hi_34, lo_34) @[Cat.scala 30:58]
            node hi_hi_hi_hi_3 = bits(register[io.vs1_addr], 127, 120) @[vect_regfile.scala 101:22]
            node hi_hi_hi_lo_3 = bits(register[io.vs1_addr], 119, 112) @[vect_regfile.scala 102:22]
            node hi_hi_lo_hi_3 = bits(register[io.vs1_addr], 111, 104) @[vect_regfile.scala 103:22]
            node hi_hi_lo_lo_3 = bits(register[io.vs1_addr], 103, 96) @[vect_regfile.scala 104:22]
            node hi_lo_hi_hi_3 = bits(register[io.vs1_addr], 95, 88) @[vect_regfile.scala 105:22]
            node hi_lo_hi_lo_3 = bits(register[io.vs1_addr], 87, 80) @[vect_regfile.scala 106:22]
            node hi_lo_lo_hi_3 = bits(register[io.vs1_addr], 79, 72) @[vect_regfile.scala 107:22]
            node hi_lo_lo_lo_3 = bits(register[io.vs1_addr], 71, 64) @[vect_regfile.scala 108:22]
            node lo_hi_hi_hi_3 = bits(register[io.vs1_addr], 63, 56) @[vect_regfile.scala 109:22]
            node lo_hi_hi_lo_3 = bits(register[io.vs1_addr], 55, 48) @[vect_regfile.scala 110:23]
            node lo_hi_lo_hi_3 = bits(register[io.vs1_addr], 47, 40) @[vect_regfile.scala 111:23]
            node lo_hi_lo_lo_3 = bits(register[io.vs1_addr], 39, 32) @[vect_regfile.scala 112:23]
            node lo_lo_hi_hi_3 = bits(register[io.vs1_addr], 31, 24) @[vect_regfile.scala 113:23]
            node lo_lo_hi_lo_3 = bits(register[io.vs1_addr], 23, 16) @[vect_regfile.scala 114:23]
            node lo_lo_lo_hi_3 = bits(register[io.vs1_addr], 15, 8) @[vect_regfile.scala 115:23]
            node lo_lo_lo_lo_3 = bits(register[io.vs1_addr], 7, 0) @[vect_regfile.scala 116:23]
            node lo_lo_lo_11 = cat(lo_lo_lo_hi_3, lo_lo_lo_lo_3) @[Cat.scala 30:58]
            node lo_lo_hi_11 = cat(lo_lo_hi_hi_3, lo_lo_hi_lo_3) @[Cat.scala 30:58]
            node lo_lo_19 = cat(lo_lo_hi_11, lo_lo_lo_11) @[Cat.scala 30:58]
            node lo_hi_lo_11 = cat(lo_hi_lo_hi_3, lo_hi_lo_lo_3) @[Cat.scala 30:58]
            node lo_hi_hi_11 = cat(lo_hi_hi_hi_3, lo_hi_hi_lo_3) @[Cat.scala 30:58]
            node lo_hi_19 = cat(lo_hi_hi_11, lo_hi_lo_11) @[Cat.scala 30:58]
            node lo_35 = cat(lo_hi_19, lo_lo_19) @[Cat.scala 30:58]
            node hi_lo_lo_11 = cat(hi_lo_lo_hi_3, hi_lo_lo_lo_3) @[Cat.scala 30:58]
            node hi_lo_hi_11 = cat(hi_lo_hi_hi_3, hi_lo_hi_lo_3) @[Cat.scala 30:58]
            node hi_lo_19 = cat(hi_lo_hi_11, hi_lo_lo_11) @[Cat.scala 30:58]
            node hi_hi_lo_11 = cat(hi_hi_lo_hi_3, hi_hi_lo_lo_3) @[Cat.scala 30:58]
            node hi_hi_hi_11 = cat(hi_hi_hi_hi_3, hi_hi_hi_lo_3) @[Cat.scala 30:58]
            node hi_hi_19 = cat(hi_hi_hi_11, hi_hi_lo_11) @[Cat.scala 30:58]
            node hi_35 = cat(hi_hi_19, hi_lo_19) @[Cat.scala 30:58]
            node _T_40 = cat(hi_35, lo_35) @[Cat.scala 30:58]
            wire _WIRE_8 : UInt<128>[4] @[vect_regfile.scala 99:27]
            _WIRE_8[0] <= _T_37 @[vect_regfile.scala 99:27]
            _WIRE_8[1] <= _T_38 @[vect_regfile.scala 99:27]
            _WIRE_8[2] <= _T_39 @[vect_regfile.scala 99:27]
            _WIRE_8[3] <= _T_40 @[vect_regfile.scala 99:27]
            io.vs1_data[0] <= _WIRE_8[0] @[vect_regfile.scala 99:17]
            io.vs1_data[1] <= _WIRE_8[1] @[vect_regfile.scala 99:17]
            io.vs1_data[2] <= _WIRE_8[2] @[vect_regfile.scala 99:17]
            io.vs1_data[3] <= _WIRE_8[3] @[vect_regfile.scala 99:17]
            node hi_hi_hi_hi_4 = bits(register[io.vs2_addr], 127, 120) @[vect_regfile.scala 122:23]
            node hi_hi_hi_lo_4 = bits(register[io.vs2_addr], 119, 112) @[vect_regfile.scala 123:23]
            node hi_hi_lo_hi_4 = bits(register[io.vs2_addr], 111, 104) @[vect_regfile.scala 124:23]
            node hi_hi_lo_lo_4 = bits(register[io.vs2_addr], 103, 96) @[vect_regfile.scala 125:23]
            node hi_lo_hi_hi_4 = bits(register[io.vs2_addr], 95, 88) @[vect_regfile.scala 126:23]
            node hi_lo_hi_lo_4 = bits(register[io.vs2_addr], 87, 80) @[vect_regfile.scala 127:23]
            node hi_lo_lo_hi_4 = bits(register[io.vs2_addr], 79, 72) @[vect_regfile.scala 128:23]
            node hi_lo_lo_lo_4 = bits(register[io.vs2_addr], 71, 64) @[vect_regfile.scala 129:23]
            node lo_hi_hi_hi_4 = bits(register[io.vs2_addr], 63, 56) @[vect_regfile.scala 130:23]
            node lo_hi_hi_lo_4 = bits(register[io.vs2_addr], 55, 48) @[vect_regfile.scala 131:23]
            node lo_hi_lo_hi_4 = bits(register[io.vs2_addr], 47, 40) @[vect_regfile.scala 132:23]
            node lo_hi_lo_lo_4 = bits(register[io.vs2_addr], 39, 32) @[vect_regfile.scala 133:23]
            node lo_lo_hi_hi_4 = bits(register[io.vs2_addr], 31, 24) @[vect_regfile.scala 134:23]
            node lo_lo_hi_lo_4 = bits(register[io.vs2_addr], 23, 16) @[vect_regfile.scala 135:23]
            node lo_lo_lo_hi_4 = bits(register[io.vs2_addr], 15, 8) @[vect_regfile.scala 136:23]
            node lo_lo_lo_lo_4 = bits(register[io.vs2_addr], 7, 0) @[vect_regfile.scala 137:23]
            node lo_lo_lo_12 = cat(lo_lo_lo_hi_4, lo_lo_lo_lo_4) @[Cat.scala 30:58]
            node lo_lo_hi_12 = cat(lo_lo_hi_hi_4, lo_lo_hi_lo_4) @[Cat.scala 30:58]
            node lo_lo_20 = cat(lo_lo_hi_12, lo_lo_lo_12) @[Cat.scala 30:58]
            node lo_hi_lo_12 = cat(lo_hi_lo_hi_4, lo_hi_lo_lo_4) @[Cat.scala 30:58]
            node lo_hi_hi_12 = cat(lo_hi_hi_hi_4, lo_hi_hi_lo_4) @[Cat.scala 30:58]
            node lo_hi_20 = cat(lo_hi_hi_12, lo_hi_lo_12) @[Cat.scala 30:58]
            node lo_36 = cat(lo_hi_20, lo_lo_20) @[Cat.scala 30:58]
            node hi_lo_lo_12 = cat(hi_lo_lo_hi_4, hi_lo_lo_lo_4) @[Cat.scala 30:58]
            node hi_lo_hi_12 = cat(hi_lo_hi_hi_4, hi_lo_hi_lo_4) @[Cat.scala 30:58]
            node hi_lo_20 = cat(hi_lo_hi_12, hi_lo_lo_12) @[Cat.scala 30:58]
            node hi_hi_lo_12 = cat(hi_hi_lo_hi_4, hi_hi_lo_lo_4) @[Cat.scala 30:58]
            node hi_hi_hi_12 = cat(hi_hi_hi_hi_4, hi_hi_hi_lo_4) @[Cat.scala 30:58]
            node hi_hi_20 = cat(hi_hi_hi_12, hi_hi_lo_12) @[Cat.scala 30:58]
            node hi_36 = cat(hi_hi_20, hi_lo_20) @[Cat.scala 30:58]
            node _T_41 = cat(hi_36, lo_36) @[Cat.scala 30:58]
            node hi_hi_hi_hi_5 = bits(register[io.vs2_addr], 127, 120) @[vect_regfile.scala 122:23]
            node hi_hi_hi_lo_5 = bits(register[io.vs2_addr], 119, 112) @[vect_regfile.scala 123:23]
            node hi_hi_lo_hi_5 = bits(register[io.vs2_addr], 111, 104) @[vect_regfile.scala 124:23]
            node hi_hi_lo_lo_5 = bits(register[io.vs2_addr], 103, 96) @[vect_regfile.scala 125:23]
            node hi_lo_hi_hi_5 = bits(register[io.vs2_addr], 95, 88) @[vect_regfile.scala 126:23]
            node hi_lo_hi_lo_5 = bits(register[io.vs2_addr], 87, 80) @[vect_regfile.scala 127:23]
            node hi_lo_lo_hi_5 = bits(register[io.vs2_addr], 79, 72) @[vect_regfile.scala 128:23]
            node hi_lo_lo_lo_5 = bits(register[io.vs2_addr], 71, 64) @[vect_regfile.scala 129:23]
            node lo_hi_hi_hi_5 = bits(register[io.vs2_addr], 63, 56) @[vect_regfile.scala 130:23]
            node lo_hi_hi_lo_5 = bits(register[io.vs2_addr], 55, 48) @[vect_regfile.scala 131:23]
            node lo_hi_lo_hi_5 = bits(register[io.vs2_addr], 47, 40) @[vect_regfile.scala 132:23]
            node lo_hi_lo_lo_5 = bits(register[io.vs2_addr], 39, 32) @[vect_regfile.scala 133:23]
            node lo_lo_hi_hi_5 = bits(register[io.vs2_addr], 31, 24) @[vect_regfile.scala 134:23]
            node lo_lo_hi_lo_5 = bits(register[io.vs2_addr], 23, 16) @[vect_regfile.scala 135:23]
            node lo_lo_lo_hi_5 = bits(register[io.vs2_addr], 15, 8) @[vect_regfile.scala 136:23]
            node lo_lo_lo_lo_5 = bits(register[io.vs2_addr], 7, 0) @[vect_regfile.scala 137:23]
            node lo_lo_lo_13 = cat(lo_lo_lo_hi_5, lo_lo_lo_lo_5) @[Cat.scala 30:58]
            node lo_lo_hi_13 = cat(lo_lo_hi_hi_5, lo_lo_hi_lo_5) @[Cat.scala 30:58]
            node lo_lo_21 = cat(lo_lo_hi_13, lo_lo_lo_13) @[Cat.scala 30:58]
            node lo_hi_lo_13 = cat(lo_hi_lo_hi_5, lo_hi_lo_lo_5) @[Cat.scala 30:58]
            node lo_hi_hi_13 = cat(lo_hi_hi_hi_5, lo_hi_hi_lo_5) @[Cat.scala 30:58]
            node lo_hi_21 = cat(lo_hi_hi_13, lo_hi_lo_13) @[Cat.scala 30:58]
            node lo_37 = cat(lo_hi_21, lo_lo_21) @[Cat.scala 30:58]
            node hi_lo_lo_13 = cat(hi_lo_lo_hi_5, hi_lo_lo_lo_5) @[Cat.scala 30:58]
            node hi_lo_hi_13 = cat(hi_lo_hi_hi_5, hi_lo_hi_lo_5) @[Cat.scala 30:58]
            node hi_lo_21 = cat(hi_lo_hi_13, hi_lo_lo_13) @[Cat.scala 30:58]
            node hi_hi_lo_13 = cat(hi_hi_lo_hi_5, hi_hi_lo_lo_5) @[Cat.scala 30:58]
            node hi_hi_hi_13 = cat(hi_hi_hi_hi_5, hi_hi_hi_lo_5) @[Cat.scala 30:58]
            node hi_hi_21 = cat(hi_hi_hi_13, hi_hi_lo_13) @[Cat.scala 30:58]
            node hi_37 = cat(hi_hi_21, hi_lo_21) @[Cat.scala 30:58]
            node _T_42 = cat(hi_37, lo_37) @[Cat.scala 30:58]
            node hi_hi_hi_hi_6 = bits(register[io.vs2_addr], 127, 120) @[vect_regfile.scala 122:23]
            node hi_hi_hi_lo_6 = bits(register[io.vs2_addr], 119, 112) @[vect_regfile.scala 123:23]
            node hi_hi_lo_hi_6 = bits(register[io.vs2_addr], 111, 104) @[vect_regfile.scala 124:23]
            node hi_hi_lo_lo_6 = bits(register[io.vs2_addr], 103, 96) @[vect_regfile.scala 125:23]
            node hi_lo_hi_hi_6 = bits(register[io.vs2_addr], 95, 88) @[vect_regfile.scala 126:23]
            node hi_lo_hi_lo_6 = bits(register[io.vs2_addr], 87, 80) @[vect_regfile.scala 127:23]
            node hi_lo_lo_hi_6 = bits(register[io.vs2_addr], 79, 72) @[vect_regfile.scala 128:23]
            node hi_lo_lo_lo_6 = bits(register[io.vs2_addr], 71, 64) @[vect_regfile.scala 129:23]
            node lo_hi_hi_hi_6 = bits(register[io.vs2_addr], 63, 56) @[vect_regfile.scala 130:23]
            node lo_hi_hi_lo_6 = bits(register[io.vs2_addr], 55, 48) @[vect_regfile.scala 131:23]
            node lo_hi_lo_hi_6 = bits(register[io.vs2_addr], 47, 40) @[vect_regfile.scala 132:23]
            node lo_hi_lo_lo_6 = bits(register[io.vs2_addr], 39, 32) @[vect_regfile.scala 133:23]
            node lo_lo_hi_hi_6 = bits(register[io.vs2_addr], 31, 24) @[vect_regfile.scala 134:23]
            node lo_lo_hi_lo_6 = bits(register[io.vs2_addr], 23, 16) @[vect_regfile.scala 135:23]
            node lo_lo_lo_hi_6 = bits(register[io.vs2_addr], 15, 8) @[vect_regfile.scala 136:23]
            node lo_lo_lo_lo_6 = bits(register[io.vs2_addr], 7, 0) @[vect_regfile.scala 137:23]
            node lo_lo_lo_14 = cat(lo_lo_lo_hi_6, lo_lo_lo_lo_6) @[Cat.scala 30:58]
            node lo_lo_hi_14 = cat(lo_lo_hi_hi_6, lo_lo_hi_lo_6) @[Cat.scala 30:58]
            node lo_lo_22 = cat(lo_lo_hi_14, lo_lo_lo_14) @[Cat.scala 30:58]
            node lo_hi_lo_14 = cat(lo_hi_lo_hi_6, lo_hi_lo_lo_6) @[Cat.scala 30:58]
            node lo_hi_hi_14 = cat(lo_hi_hi_hi_6, lo_hi_hi_lo_6) @[Cat.scala 30:58]
            node lo_hi_22 = cat(lo_hi_hi_14, lo_hi_lo_14) @[Cat.scala 30:58]
            node lo_38 = cat(lo_hi_22, lo_lo_22) @[Cat.scala 30:58]
            node hi_lo_lo_14 = cat(hi_lo_lo_hi_6, hi_lo_lo_lo_6) @[Cat.scala 30:58]
            node hi_lo_hi_14 = cat(hi_lo_hi_hi_6, hi_lo_hi_lo_6) @[Cat.scala 30:58]
            node hi_lo_22 = cat(hi_lo_hi_14, hi_lo_lo_14) @[Cat.scala 30:58]
            node hi_hi_lo_14 = cat(hi_hi_lo_hi_6, hi_hi_lo_lo_6) @[Cat.scala 30:58]
            node hi_hi_hi_14 = cat(hi_hi_hi_hi_6, hi_hi_hi_lo_6) @[Cat.scala 30:58]
            node hi_hi_22 = cat(hi_hi_hi_14, hi_hi_lo_14) @[Cat.scala 30:58]
            node hi_38 = cat(hi_hi_22, hi_lo_22) @[Cat.scala 30:58]
            node _T_43 = cat(hi_38, lo_38) @[Cat.scala 30:58]
            node hi_hi_hi_hi_7 = bits(register[io.vs2_addr], 127, 120) @[vect_regfile.scala 122:23]
            node hi_hi_hi_lo_7 = bits(register[io.vs2_addr], 119, 112) @[vect_regfile.scala 123:23]
            node hi_hi_lo_hi_7 = bits(register[io.vs2_addr], 111, 104) @[vect_regfile.scala 124:23]
            node hi_hi_lo_lo_7 = bits(register[io.vs2_addr], 103, 96) @[vect_regfile.scala 125:23]
            node hi_lo_hi_hi_7 = bits(register[io.vs2_addr], 95, 88) @[vect_regfile.scala 126:23]
            node hi_lo_hi_lo_7 = bits(register[io.vs2_addr], 87, 80) @[vect_regfile.scala 127:23]
            node hi_lo_lo_hi_7 = bits(register[io.vs2_addr], 79, 72) @[vect_regfile.scala 128:23]
            node hi_lo_lo_lo_7 = bits(register[io.vs2_addr], 71, 64) @[vect_regfile.scala 129:23]
            node lo_hi_hi_hi_7 = bits(register[io.vs2_addr], 63, 56) @[vect_regfile.scala 130:23]
            node lo_hi_hi_lo_7 = bits(register[io.vs2_addr], 55, 48) @[vect_regfile.scala 131:23]
            node lo_hi_lo_hi_7 = bits(register[io.vs2_addr], 47, 40) @[vect_regfile.scala 132:23]
            node lo_hi_lo_lo_7 = bits(register[io.vs2_addr], 39, 32) @[vect_regfile.scala 133:23]
            node lo_lo_hi_hi_7 = bits(register[io.vs2_addr], 31, 24) @[vect_regfile.scala 134:23]
            node lo_lo_hi_lo_7 = bits(register[io.vs2_addr], 23, 16) @[vect_regfile.scala 135:23]
            node lo_lo_lo_hi_7 = bits(register[io.vs2_addr], 15, 8) @[vect_regfile.scala 136:23]
            node lo_lo_lo_lo_7 = bits(register[io.vs2_addr], 7, 0) @[vect_regfile.scala 137:23]
            node lo_lo_lo_15 = cat(lo_lo_lo_hi_7, lo_lo_lo_lo_7) @[Cat.scala 30:58]
            node lo_lo_hi_15 = cat(lo_lo_hi_hi_7, lo_lo_hi_lo_7) @[Cat.scala 30:58]
            node lo_lo_23 = cat(lo_lo_hi_15, lo_lo_lo_15) @[Cat.scala 30:58]
            node lo_hi_lo_15 = cat(lo_hi_lo_hi_7, lo_hi_lo_lo_7) @[Cat.scala 30:58]
            node lo_hi_hi_15 = cat(lo_hi_hi_hi_7, lo_hi_hi_lo_7) @[Cat.scala 30:58]
            node lo_hi_23 = cat(lo_hi_hi_15, lo_hi_lo_15) @[Cat.scala 30:58]
            node lo_39 = cat(lo_hi_23, lo_lo_23) @[Cat.scala 30:58]
            node hi_lo_lo_15 = cat(hi_lo_lo_hi_7, hi_lo_lo_lo_7) @[Cat.scala 30:58]
            node hi_lo_hi_15 = cat(hi_lo_hi_hi_7, hi_lo_hi_lo_7) @[Cat.scala 30:58]
            node hi_lo_23 = cat(hi_lo_hi_15, hi_lo_lo_15) @[Cat.scala 30:58]
            node hi_hi_lo_15 = cat(hi_hi_lo_hi_7, hi_hi_lo_lo_7) @[Cat.scala 30:58]
            node hi_hi_hi_15 = cat(hi_hi_hi_hi_7, hi_hi_hi_lo_7) @[Cat.scala 30:58]
            node hi_hi_23 = cat(hi_hi_hi_15, hi_hi_lo_15) @[Cat.scala 30:58]
            node hi_39 = cat(hi_hi_23, hi_lo_23) @[Cat.scala 30:58]
            node _T_44 = cat(hi_39, lo_39) @[Cat.scala 30:58]
            wire _WIRE_9 : UInt<128>[4] @[vect_regfile.scala 120:27]
            _WIRE_9[0] <= _T_41 @[vect_regfile.scala 120:27]
            _WIRE_9[1] <= _T_42 @[vect_regfile.scala 120:27]
            _WIRE_9[2] <= _T_43 @[vect_regfile.scala 120:27]
            _WIRE_9[3] <= _T_44 @[vect_regfile.scala 120:27]
            io.vs2_data[0] <= _WIRE_9[0] @[vect_regfile.scala 120:17]
            io.vs2_data[1] <= _WIRE_9[1] @[vect_regfile.scala 120:17]
            io.vs2_data[2] <= _WIRE_9[2] @[vect_regfile.scala 120:17]
            io.vs2_data[3] <= _WIRE_9[3] @[vect_regfile.scala 120:17]
            skip @[vect_regfile.scala 98:37]
    
