<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>KallistiOS: Address Space</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">KallistiOS<span id="projectnumber">&#160;##version##</span>
   </div>
   <div id="projectbrief">Independent SDK for the Sega Dreamcast</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__memory.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Address Space<div class="ingroups"><a class="el" href="group__system.html">System</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Basics of the SH4 Memory Map.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__p4mem" id="r_group__p4mem"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__p4mem.html">P4 memory region</a></td></tr>
<tr class="memdesc:group__p4mem"><td class="mdescLeft">&#160;</td><td class="mdescRight">P4 SH-internal memory region (non-cacheable). <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="files" name="files"></a>
Files</h2></td></tr>
<tr class="memitem:memory_8h" id="r_memory_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="memory_8h.html">memory.h</a></td></tr>
<tr class="memdesc:memory_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constants for areas of the system memory map. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf6db41a3f883dc6f32355d692d0f4684" id="r_gaf6db41a3f883dc6f32355d692d0f4684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gaf6db41a3f883dc6f32355d692d0f4684">MEM_AREA_CACHE_MASK</a>&#160;&#160;&#160;0x1fffffff</td></tr>
<tr class="memdesc:gaf6db41a3f883dc6f32355d692d0f4684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask a cache-agnostic address.  <br /></td></tr>
<tr class="separator:gaf6db41a3f883dc6f32355d692d0f4684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79db2f7402da90b1a585f70ecca0bfa" id="r_gae79db2f7402da90b1a585f70ecca0bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gae79db2f7402da90b1a585f70ecca0bfa">MEM_AREA_U0_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:gae79db2f7402da90b1a585f70ecca0bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">U0 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:gae79db2f7402da90b1a585f70ecca0bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c87f8fc8e231f6a9c0af7766aeb524" id="r_ga52c87f8fc8e231f6a9c0af7766aeb524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#ga52c87f8fc8e231f6a9c0af7766aeb524">MEM_AREA_P0_BASE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:ga52c87f8fc8e231f6a9c0af7766aeb524"><td class="mdescLeft">&#160;</td><td class="mdescRight">P0 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:ga52c87f8fc8e231f6a9c0af7766aeb524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659214dccc8a20c1f7207f269b6ee27d" id="r_ga659214dccc8a20c1f7207f269b6ee27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#ga659214dccc8a20c1f7207f269b6ee27d">MEM_AREA_P1_BASE</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga659214dccc8a20c1f7207f269b6ee27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">P1 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:ga659214dccc8a20c1f7207f269b6ee27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace54bca841f8ceeba335e5244f031c50" id="r_gace54bca841f8ceeba335e5244f031c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gace54bca841f8ceeba335e5244f031c50">MEM_AREA_P2_BASE</a>&#160;&#160;&#160;0xa0000000</td></tr>
<tr class="memdesc:gace54bca841f8ceeba335e5244f031c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">P2 memory region base (non-cacheable).  <br /></td></tr>
<tr class="separator:gace54bca841f8ceeba335e5244f031c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec95d13c9fd15097be98ead2fbf11fbd" id="r_gaec95d13c9fd15097be98ead2fbf11fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gaec95d13c9fd15097be98ead2fbf11fbd">MEM_AREA_P3_BASE</a>&#160;&#160;&#160;0xc0000000</td></tr>
<tr class="memdesc:gaec95d13c9fd15097be98ead2fbf11fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3 memory region base (cacheable).  <br /></td></tr>
<tr class="separator:gaec95d13c9fd15097be98ead2fbf11fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0354506f68d575bf704c6752a8136c" id="r_gaab0354506f68d575bf704c6752a8136c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__memory.html#gaab0354506f68d575bf704c6752a8136c">MEM_AREA_P4_BASE</a>&#160;&#160;&#160;0xe0000000</td></tr>
<tr class="memdesc:gaab0354506f68d575bf704c6752a8136c"><td class="mdescLeft">&#160;</td><td class="mdescRight">P4 memory region base (non-cacheable)  <br /></td></tr>
<tr class="separator:gaab0354506f68d575bf704c6752a8136c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Basics of the SH4 Memory Map. </p>
<p>The SH7750 Series physical address space is mapped onto a 29-bit external memory space, with the upper 3 bits of the address indicating which memory region will be used. The P0/U0 memory region spans a 2GB space with the bottom 512MB mirrored to the P1, P2, and P3 regions. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf6db41a3f883dc6f32355d692d0f4684" name="gaf6db41a3f883dc6f32355d692d0f4684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6db41a3f883dc6f32355d692d0f4684">&#9670;&#160;</a></span>MEM_AREA_CACHE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM_AREA_CACHE_MASK&#160;&#160;&#160;0x1fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask a cache-agnostic address. </p>
<p>This masks out the upper 3 bits of an address. This is used when it is necessary to access memory with a specified caching mode. This is needed for DMA and SQ usage as well as various MMU functions. </p>

</div>
</div>
<a id="ga52c87f8fc8e231f6a9c0af7766aeb524" name="ga52c87f8fc8e231f6a9c0af7766aeb524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c87f8fc8e231f6a9c0af7766aeb524">&#9670;&#160;</a></span>MEM_AREA_P0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM_AREA_P0_BASE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>P0 memory region base (cacheable). </p>
<p>This is the base privileged mode memory address. It is cacheable as determined by the WT bit of the cache control register. By default KOS sets this to copy-back mode. </p>

</div>
</div>
<a id="ga659214dccc8a20c1f7207f269b6ee27d" name="ga659214dccc8a20c1f7207f269b6ee27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659214dccc8a20c1f7207f269b6ee27d">&#9670;&#160;</a></span>MEM_AREA_P1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM_AREA_P1_BASE&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>P1 memory region base (cacheable). </p>
<p>This is a modularly cachable memory region. It is cacheable as determined by the CB bit of the cache control register. That allows it to function in a different caching mode (copy-back v write-through) than the U0, P0, and P3 regions, whose cache mode are governed by the WT bit. By default KOS sets this to the same copy-back mode as the other cachable regions. </p>

</div>
</div>
<a id="gace54bca841f8ceeba335e5244f031c50" name="gace54bca841f8ceeba335e5244f031c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace54bca841f8ceeba335e5244f031c50">&#9670;&#160;</a></span>MEM_AREA_P2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM_AREA_P2_BASE&#160;&#160;&#160;0xa0000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>P2 memory region base (non-cacheable). </p>
<p>This is the non-cachable memory region. It is most frequently for DMA transactions to ensure reads are not cached. </p>

</div>
</div>
<a id="gaec95d13c9fd15097be98ead2fbf11fbd" name="gaec95d13c9fd15097be98ead2fbf11fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec95d13c9fd15097be98ead2fbf11fbd">&#9670;&#160;</a></span>MEM_AREA_P3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM_AREA_P3_BASE&#160;&#160;&#160;0xc0000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>P3 memory region base (cacheable). </p>
<p>This functions as the lower 512MB of P0. </p>

</div>
</div>
<a id="gaab0354506f68d575bf704c6752a8136c" name="gaab0354506f68d575bf704c6752a8136c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab0354506f68d575bf704c6752a8136c">&#9670;&#160;</a></span>MEM_AREA_P4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM_AREA_P4_BASE&#160;&#160;&#160;0xe0000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>P4 memory region base (non-cacheable) </p>
<p>This offset maps to on-chip I/O channels. </p>

</div>
</div>
<a id="gae79db2f7402da90b1a585f70ecca0bfa" name="gae79db2f7402da90b1a585f70ecca0bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae79db2f7402da90b1a585f70ecca0bfa">&#9670;&#160;</a></span>MEM_AREA_U0_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEM_AREA_U0_BASE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>U0 memory region base (cacheable). </p>
<p>This is the base user mode memory address. It is cacheable as determined by the WT bit of the cache control register. By default KOS sets this to copy-back mode.</p>
<p>KOS runs in privileged mode, so this is here merely for completeness. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
