\subsection{rtl Architecture Reference}
\label{classddr2__ex__lfsr8_1_1rtl}\index{rtl@{rtl}}


Collaboration diagram for rtl\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=172pt]{d7/d69/classddr2__ex__lfsr8_1_1rtl__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+0}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf lfsr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 32} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+ex\+\_\+lfsr8\+::rtl@{ddr2\+\_\+ex\+\_\+lfsr8\+::rtl}!P\+R\+O\+C\+E\+S\+S\+\_\+0@{P\+R\+O\+C\+E\+S\+S\+\_\+0}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+0@{P\+R\+O\+C\+E\+S\+S\+\_\+0}!ddr2\+\_\+ex\+\_\+lfsr8\+::rtl@{ddr2\+\_\+ex\+\_\+lfsr8\+::rtl}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+0clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+0(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__ex__lfsr8_1_1rtl_a176d154594467ff5fd0b749a22a624ee}


Definition at line {\bf 39} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+ex\+\_\+lfsr8\+::rtl@{ddr2\+\_\+ex\+\_\+lfsr8\+::rtl}!lfsr\+\_\+data@{lfsr\+\_\+data}}
\index{lfsr\+\_\+data@{lfsr\+\_\+data}!ddr2\+\_\+ex\+\_\+lfsr8\+::rtl@{ddr2\+\_\+ex\+\_\+lfsr8\+::rtl}}
\paragraph[{lfsr\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lfsr\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__ex__lfsr8_1_1rtl_a8e94a99bd744bb05c597598eb8b12cd1}


Definition at line {\bf 33} of file {\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+ex\+\_\+lfsr8.\+vhd}\end{DoxyCompactItemize}
