library ieee;
use ieee.std_logic_1164.all;

entity PortaAnd is
port(
	A, B: in bit;
	S1: out bit
);
end PortaAnd;

architecture main of PortaAnd is
begin
	S1 <= A and B;
end architecture main;