// Seed: 91599791
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    output uwire id_9
);
  wire id_11;
endmodule
module module_1 (
    output wor   id_0,
    output wand  id_1,
    input  uwire id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  reg  id_14;
  wire id_15;
  assign id_15 = id_12;
  wire id_16;
  wire id_17;
  supply0 id_18;
  assign id_18 = 1;
  module_0(
      id_2, id_2, id_0, id_2, id_2, id_1, id_2, id_1, id_2, id_0
  );
  always @(1'b0) begin
    id_14 <= 1;
  end
  wire id_19;
endmodule
