Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 24 01:27:25 2021
| Host         : DESKTOP-JCIFBS1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file ESFATop_methodology_drc_routed.rpt -pb ESFATop_methodology_drc_routed.pb -rpx ESFATop_methodology_drc_routed.rpx
| Design       : ESFATop
| Device       : xc7s25csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 2          |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 14.000 ns has been defined on port 'UART_RXD' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 14.000 [get_ports UART_RXD]
C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/constrs_1/new/esfa_constraint.xdc (Line: 205)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 14.000 ns has been defined on port 'UART_TXD' relative to clock clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *] 14.000 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/justi/OneDrive/Documents/Vivado/ESFA/ESFA.srcs/constrs_1/new/esfa_constraint.xdc (Line: 206)
Related violations: <none>


