#! /home1/c/cis571/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis571/tools/lib64/ivl/system.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis571/tools/lib64/ivl/va_math.vpi";
S_0x1eebbb0 .scope module, "test_processor" "test_processor" 2 21;
 .timescale -9 -12;
v0x1f4ddd0_0 .var "clk", 0 0;
v0x1f4de90_0 .var/i "consecutive_stalls", 31 0;
v0x1f4df70_0 .net "cur_dmem_data", 15 0, L_0x1f50fa0;  1 drivers
v0x1f4e010_0 .net "cur_insn", 15 0, L_0x1f52d40;  1 drivers
o0x7ff0acd4e478 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4e120_0 .net "cur_pc", 15 0, o0x7ff0acd4e478;  0 drivers
o0x7ff0acd4e328 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4e230_0 .net "dmem_addr", 15 0, o0x7ff0acd4e328;  0 drivers
o0x7ff0acd4e388 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4e2f0_0 .net "dmem_towrite", 15 0, o0x7ff0acd4e388;  0 drivers
o0x7ff0acd4e418 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f4e3b0_0 .net "dmem_we", 0 0, o0x7ff0acd4e418;  0 drivers
v0x1f4e450_0 .net "dre", 0 0, L_0x1f505c0;  1 drivers
v0x1f4e580_0 .var/i "errors", 31 0;
v0x1f4e660_0 .var "file_status", 15 0;
v0x1f4e740_0 .net "gwe", 0 0, L_0x1f506f0;  1 drivers
v0x1f4e7e0_0 .net "i1re", 0 0, L_0x1f50310;  1 drivers
v0x1f4e880_0 .net "i2re", 0 0, L_0x1f503d0;  1 drivers
v0x1f4e920_0 .var/i "input_file", 31 0;
v0x1f4ea00_0 .var/i "insns", 31 0;
v0x1f4eae0_0 .var/i "num_cycles", 31 0;
v0x1f4ebc0_0 .var/i "output_file", 31 0;
v0x1f4eca0_0 .var "rst", 0 0;
o0x7ff0acd4f078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4ed40_0 .net "test_dmem_addr", 15 0, o0x7ff0acd4f078;  0 drivers
o0x7ff0acd4f0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4ee00_0 .net "test_dmem_data", 15 0, o0x7ff0acd4f0a8;  0 drivers
o0x7ff0acd4f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f4eea0_0 .net "test_dmem_we", 0 0, o0x7ff0acd4f0d8;  0 drivers
o0x7ff0acd4f018 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4ef40_0 .net "test_insn", 15 0, o0x7ff0acd4f018;  0 drivers
o0x7ff0acd4f108 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x1f4efe0_0 .net "test_nzp_new_bits", 2 0, o0x7ff0acd4f108;  0 drivers
o0x7ff0acd4f138 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f4f0b0_0 .net "test_nzp_we", 0 0, o0x7ff0acd4f138;  0 drivers
o0x7ff0acd4f048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4f180_0 .net "test_pc", 15 0, o0x7ff0acd4f048;  0 drivers
o0x7ff0acd4f168 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4f250_0 .net "test_regfile_in", 15 0, o0x7ff0acd4f168;  0 drivers
o0x7ff0acd4f1c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x1f4f320_0 .net "test_regfile_reg", 2 0, o0x7ff0acd4f1c8;  0 drivers
o0x7ff0acd4f198 .functor BUFZ 1, C4<z>; HiZ drive
v0x1f4f3f0_0 .net "test_regfile_we", 0 0, o0x7ff0acd4f198;  0 drivers
L_0x7ff0accee768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f4f4c0_0 .net "test_stall", 1 0, L_0x7ff0accee768;  1 drivers
v0x1f4f590_0 .var/i "tests", 31 0;
v0x1f4f630_0 .var "verify_dmem_addr", 15 0;
v0x1f4f6d0_0 .var "verify_dmem_data", 15 0;
v0x1f4f9c0_0 .var "verify_dmem_we", 0 0;
v0x1f4fa80_0 .var "verify_insn", 15 0;
v0x1f4fb60_0 .var "verify_nzp_new_bits", 2 0;
v0x1f4fc40_0 .var "verify_nzp_we", 0 0;
v0x1f4fd00_0 .var "verify_pc", 15 0;
v0x1f4fde0_0 .var "verify_regfile_in", 15 0;
v0x1f4fec0_0 .var "verify_regfile_reg", 2 0;
v0x1f4ffa0_0 .var "verify_regfile_we", 0 0;
v0x1f50060_0 .var "verify_stall", 1 0;
v0x1f50140_0 .net "vout_dummy", 15 0, L_0x1f513a0;  1 drivers
S_0x1f17790 .scope module, "memory" "lc4_memory" 2 81, 3 9 0, S_0x1eebbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idclk";
    .port_info 1 /INPUT 1 "i1re";
    .port_info 2 /INPUT 1 "i2re";
    .port_info 3 /INPUT 1 "dre";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 16 "i1addr";
    .port_info 7 /INPUT 16 "i2addr";
    .port_info 8 /OUTPUT 16 "i1out";
    .port_info 9 /OUTPUT 16 "i2out";
    .port_info 10 /INPUT 16 "daddr";
    .port_info 11 /INPUT 16 "din";
    .port_info 12 /OUTPUT 16 "dout";
    .port_info 13 /INPUT 1 "dwe";
    .port_info 14 /INPUT 16 "vaddr";
    .port_info 15 /OUTPUT 16 "vout";
    .port_info 16 /INPUT 1 "vclk";
L_0x1f52d40 .functor BUFZ 16, L_0x1f50cb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f52dd0 .functor BUFZ 16, L_0x1f50de0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f48db0_0 .net "daddr", 15 0, o0x7ff0acd4e328;  alias, 0 drivers
v0x1f48e90_0 .net "din", 15 0, o0x7ff0acd4e388;  alias, 0 drivers
v0x1f48f30_0 .net "dout", 15 0, L_0x1f50fa0;  alias, 1 drivers
v0x1f49030_0 .net "dre", 0 0, L_0x1f505c0;  alias, 1 drivers
v0x1f49100_0 .net "dwe", 0 0, o0x7ff0acd4e418;  alias, 0 drivers
v0x1f491f0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f49290_0 .net "i1addr", 15 0, o0x7ff0acd4e478;  alias, 0 drivers
v0x1f49360_0 .net "i1out", 15 0, L_0x1f52d40;  alias, 1 drivers
v0x1f49400_0 .net "i1out_delayed", 15 0, L_0x1f51f40;  1 drivers
v0x1f494d0_0 .net "i1out_not_delayed", 15 0, L_0x1f50cb0;  1 drivers
v0x1f49570_0 .net "i1re", 0 0, L_0x1f50310;  alias, 1 drivers
L_0x7ff0accee690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f49640_0 .net "i2addr", 15 0, L_0x7ff0accee690;  1 drivers
v0x1f49710_0 .net "i2out", 15 0, L_0x1f52dd0;  1 drivers
v0x1f497b0_0 .net "i2out_delayed", 15 0, L_0x1f52c80;  1 drivers
v0x1f498a0_0 .net "i2out_not_delayed", 15 0, L_0x1f50de0;  1 drivers
v0x1f49940_0 .net "i2re", 0 0, L_0x1f503d0;  alias, 1 drivers
v0x1f49a10_0 .net "idclk", 0 0, v0x1f4ddd0_0;  1 drivers
v0x1f49ab0_0 .net "rst", 0 0, v0x1f4eca0_0;  1 drivers
L_0x7ff0accee6d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f49b50_0 .net "vaddr", 15 0, L_0x7ff0accee6d8;  1 drivers
L_0x7ff0accee720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f49c20_0 .net "vclk", 0 0, L_0x7ff0accee720;  1 drivers
v0x1f49cf0_0 .net "vout", 15 0, L_0x1f513a0;  alias, 1 drivers
S_0x1ef9f20 .scope module, "delayer1" "delay_eight_cycles" 3 53, 4 4 0, S_0x1f17790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 16 "in_value";
    .port_info 4 /OUTPUT 16 "out_value";
P_0x1f15540 .param/l "n" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x1f51f40 .functor BUFZ 16, L_0x1f51db0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f3e2e0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3e3a0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3e460_0 .net "in_value", 15 0, L_0x1f50cb0;  alias, 1 drivers
v0x1f3e530_0 .net "out_value", 15 0, L_0x1f51f40;  alias, 1 drivers
v0x1f3e5d0_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3e7d0_0 .net "value_1_2", 15 0, L_0x1f51450;  1 drivers
v0x1f3e8e0_0 .net "value_2_3", 15 0, L_0x1f51560;  1 drivers
v0x1f3e9f0_0 .net "value_3_4", 15 0, L_0x1f51700;  1 drivers
v0x1f3eb00_0 .net "value_4_5", 15 0, L_0x1f517f0;  1 drivers
v0x1f3ebc0_0 .net "value_5_6", 15 0, L_0x1f51960;  1 drivers
v0x1f3ecd0_0 .net "value_6_7", 15 0, L_0x1f51ad0;  1 drivers
v0x1f3ede0_0 .net "value_7_8", 15 0, L_0x1f51c40;  1 drivers
v0x1f3eef0_0 .net "value_8_9", 15 0, L_0x1f51db0;  1 drivers
S_0x1ef8010 .scope module, "stage_1" "Nbit_reg" 4 21, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1e8a010 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1e8a050 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f51450/d .functor BUFZ 16, v0x1f1a2f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f51450 .delay 16 (1000,1000,1000) L_0x1f51450/d;
v0x1f09a60_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f089f0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f07980_0 .net "in", 15 0, L_0x1f50cb0;  alias, 1 drivers
v0x1f06910_0 .net "out", 15 0, L_0x1f51450;  alias, 1 drivers
v0x1f1a250_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f1a2f0_0 .var "state", 15 0;
L_0x7ff0accee210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f39b60_0 .net "we", 0 0, L_0x7ff0accee210;  1 drivers
E_0x1e72dd0 .event posedge, v0x1f09a60_0;
S_0x1efb310 .scope module, "stage_2" "Nbit_reg" 4 22, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f2bde0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f2be20 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f51560/d .functor BUFZ 16, v0x1f3a380_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f51560 .delay 16 (1000,1000,1000) L_0x1f51560/d;
v0x1f39f50_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3a020_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3a0f0_0 .net "in", 15 0, L_0x1f51450;  alias, 1 drivers
v0x1f3a1f0_0 .net "out", 15 0, L_0x1f51560;  alias, 1 drivers
v0x1f3a290_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3a380_0 .var "state", 15 0;
L_0x7ff0accee258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3a420_0 .net "we", 0 0, L_0x7ff0accee258;  1 drivers
S_0x1efdbf0 .scope module, "stage_3" "Nbit_reg" 4 23, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f39da0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f39de0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f51700/d .functor BUFZ 16, v0x1f3acd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f51700 .delay 16 (1000,1000,1000) L_0x1f51700/d;
v0x1f3a850_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3a940_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3aa50_0 .net "in", 15 0, L_0x1f51560;  alias, 1 drivers
v0x1f3aaf0_0 .net "out", 15 0, L_0x1f51700;  alias, 1 drivers
v0x1f3ab90_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3acd0_0 .var "state", 15 0;
L_0x7ff0accee2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3adb0_0 .net "we", 0 0, L_0x7ff0accee2a0;  1 drivers
S_0x1ef6f80 .scope module, "stage_4" "Nbit_reg" 4 24, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3a670 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3a6b0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f517f0/d .functor BUFZ 16, v0x1f3b560_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f517f0 .delay 16 (1000,1000,1000) L_0x1f517f0/d;
v0x1f3b150_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3b210_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3b2d0_0 .net "in", 15 0, L_0x1f51700;  alias, 1 drivers
v0x1f3b3d0_0 .net "out", 15 0, L_0x1f517f0;  alias, 1 drivers
v0x1f3b470_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3b560_0 .var "state", 15 0;
L_0x7ff0accee2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3b640_0 .net "we", 0 0, L_0x7ff0accee2e8;  1 drivers
S_0x1f3b7c0 .scope module, "stage_5" "Nbit_reg" 4 25, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3afd0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3b010 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f51960/d .functor BUFZ 16, v0x1f3c0a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f51960 .delay 16 (1000,1000,1000) L_0x1f51960/d;
v0x1f3bbc0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3bc80_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3bdd0_0 .net "in", 15 0, L_0x1f517f0;  alias, 1 drivers
v0x1f3bed0_0 .net "out", 15 0, L_0x1f51960;  alias, 1 drivers
v0x1f3bf70_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3c0a0_0 .var "state", 15 0;
L_0x7ff0accee330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3c180_0 .net "we", 0 0, L_0x7ff0accee330;  1 drivers
S_0x1f3c340 .scope module, "stage_6" "Nbit_reg" 4 26, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3c4d0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3c510 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f51ad0/d .functor BUFZ 16, v0x1f3cb20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f51ad0 .delay 16 (1000,1000,1000) L_0x1f51ad0/d;
v0x1f3c760_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3c820_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3c8e0_0 .net "in", 15 0, L_0x1f51960;  alias, 1 drivers
v0x1f3c9e0_0 .net "out", 15 0, L_0x1f51ad0;  alias, 1 drivers
v0x1f3ca80_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3cb20_0 .var "state", 15 0;
L_0x7ff0accee378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3cc00_0 .net "we", 0 0, L_0x7ff0accee378;  1 drivers
S_0x1f3cdc0 .scope module, "stage_7" "Nbit_reg" 4 27, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3c5b0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3c5f0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f51c40/d .functor BUFZ 16, v0x1f3d5b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f51c40 .delay 16 (1000,1000,1000) L_0x1f51c40/d;
v0x1f3d1a0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3d260_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3d320_0 .net "in", 15 0, L_0x1f51ad0;  alias, 1 drivers
v0x1f3d420_0 .net "out", 15 0, L_0x1f51c40;  alias, 1 drivers
v0x1f3d4c0_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3d5b0_0 .var "state", 15 0;
L_0x7ff0accee3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3d690_0 .net "we", 0 0, L_0x7ff0accee3c0;  1 drivers
S_0x1f3d850 .scope module, "stage_8" "Nbit_reg" 4 28, 5 14 0, S_0x1ef9f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3cff0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3d030 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f51db0/d .functor BUFZ 16, v0x1f3e040_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f51db0 .delay 16 (1000,1000,1000) L_0x1f51db0/d;
v0x1f3dc30_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3dcf0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3ddb0_0 .net "in", 15 0, L_0x1f51c40;  alias, 1 drivers
v0x1f3deb0_0 .net "out", 15 0, L_0x1f51db0;  alias, 1 drivers
v0x1f3df50_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3e040_0 .var "state", 15 0;
L_0x7ff0accee408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3e120_0 .net "we", 0 0, L_0x7ff0accee408;  1 drivers
S_0x1f3f030 .scope module, "delayer2" "delay_eight_cycles" 3 59, 4 4 0, S_0x1f17790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 16 "in_value";
    .port_info 4 /OUTPUT 16 "out_value";
P_0x1f3f230 .param/l "n" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x1f52c80 .functor BUFZ 16, L_0x1f52af0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f449d0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f44a90_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f44b50_0 .net "in_value", 15 0, L_0x1f50de0;  alias, 1 drivers
v0x1f44c20_0 .net "out_value", 15 0, L_0x1f52c80;  alias, 1 drivers
v0x1f44cc0_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f44db0_0 .net "value_1_2", 15 0, L_0x1f52000;  1 drivers
v0x1f44ec0_0 .net "value_2_3", 15 0, L_0x1f52140;  1 drivers
v0x1f44fd0_0 .net "value_3_4", 15 0, L_0x1f522b0;  1 drivers
v0x1f450e0_0 .net "value_4_5", 15 0, L_0x1f52530;  1 drivers
v0x1f451a0_0 .net "value_5_6", 15 0, L_0x1f526a0;  1 drivers
v0x1f452b0_0 .net "value_6_7", 15 0, L_0x1f52810;  1 drivers
v0x1f453c0_0 .net "value_7_8", 15 0, L_0x1f52980;  1 drivers
v0x1f454d0_0 .net "value_8_9", 15 0, L_0x1f52af0;  1 drivers
S_0x1f3f2d0 .scope module, "stage_1" "Nbit_reg" 4 21, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3bd40 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3bd80 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f52000/d .functor BUFZ 16, v0x1f3f9e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f52000 .delay 16 (1000,1000,1000) L_0x1f52000/d;
v0x1f3f5f0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f3f6b0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f3f770_0 .net "in", 15 0, L_0x1f50de0;  alias, 1 drivers
v0x1f3f810_0 .net "out", 15 0, L_0x1f52000;  alias, 1 drivers
v0x1f3f8f0_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f3f9e0_0 .var "state", 15 0;
L_0x7ff0accee450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f3fac0_0 .net "we", 0 0, L_0x7ff0accee450;  1 drivers
S_0x1f3fc80 .scope module, "stage_2" "Nbit_reg" 4 22, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3ba40 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3ba80 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f52140/d .functor BUFZ 16, v0x1f40380_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f52140 .delay 16 (1000,1000,1000) L_0x1f52140/d;
v0x1f3ffc0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f40060_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f40120_0 .net "in", 15 0, L_0x1f52000;  alias, 1 drivers
v0x1f401f0_0 .net "out", 15 0, L_0x1f52140;  alias, 1 drivers
v0x1f40290_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f40380_0 .var "state", 15 0;
L_0x7ff0accee498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f40460_0 .net "we", 0 0, L_0x7ff0accee498;  1 drivers
S_0x1f40620 .scope module, "stage_3" "Nbit_reg" 4 23, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f3da80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f3dac0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f522b0/d .functor BUFZ 16, v0x1f40e20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f522b0 .delay 16 (1000,1000,1000) L_0x1f522b0/d;
v0x1f40a30_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f40ad0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f40b90_0 .net "in", 15 0, L_0x1f52140;  alias, 1 drivers
v0x1f40c90_0 .net "out", 15 0, L_0x1f522b0;  alias, 1 drivers
v0x1f40d30_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f40e20_0 .var "state", 15 0;
L_0x7ff0accee4e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f40f00_0 .net "we", 0 0, L_0x7ff0accee4e0;  1 drivers
S_0x1f410c0 .scope module, "stage_4" "Nbit_reg" 4 24, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f40850 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f40890 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f52530/d .functor BUFZ 16, v0x1f418b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f52530 .delay 16 (1000,1000,1000) L_0x1f52530/d;
v0x1f414a0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f41560_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f41620_0 .net "in", 15 0, L_0x1f522b0;  alias, 1 drivers
v0x1f41720_0 .net "out", 15 0, L_0x1f52530;  alias, 1 drivers
v0x1f417c0_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f418b0_0 .var "state", 15 0;
L_0x7ff0accee528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f41990_0 .net "we", 0 0, L_0x7ff0accee528;  1 drivers
S_0x1f41b50 .scope module, "stage_5" "Nbit_reg" 4 25, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f412f0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f41330 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f526a0/d .functor BUFZ 16, v0x1f42360_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f526a0 .delay 16 (1000,1000,1000) L_0x1f526a0/d;
v0x1f41f50_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f42010_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f420d0_0 .net "in", 15 0, L_0x1f52530;  alias, 1 drivers
v0x1f421d0_0 .net "out", 15 0, L_0x1f526a0;  alias, 1 drivers
v0x1f42270_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f42360_0 .var "state", 15 0;
L_0x7ff0accee570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f42440_0 .net "we", 0 0, L_0x7ff0accee570;  1 drivers
S_0x1f42600 .scope module, "stage_6" "Nbit_reg" 4 26, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f41dd0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f41e10 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f52810/d .functor BUFZ 16, v0x1f42df0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f52810 .delay 16 (1000,1000,1000) L_0x1f52810/d;
v0x1f429e0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f42aa0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f42b60_0 .net "in", 15 0, L_0x1f526a0;  alias, 1 drivers
v0x1f42c60_0 .net "out", 15 0, L_0x1f52810;  alias, 1 drivers
v0x1f42d00_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f42df0_0 .var "state", 15 0;
L_0x7ff0accee5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f42ed0_0 .net "we", 0 0, L_0x7ff0accee5b8;  1 drivers
S_0x1f43090 .scope module, "stage_7" "Nbit_reg" 4 27, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f42830 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f42870 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f52980/d .functor BUFZ 16, v0x1f43880_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f52980 .delay 16 (1000,1000,1000) L_0x1f52980/d;
v0x1f43470_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f43530_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f435f0_0 .net "in", 15 0, L_0x1f52810;  alias, 1 drivers
v0x1f436f0_0 .net "out", 15 0, L_0x1f52980;  alias, 1 drivers
v0x1f43790_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f43880_0 .var "state", 15 0;
L_0x7ff0accee600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f43960_0 .net "we", 0 0, L_0x7ff0accee600;  1 drivers
S_0x1f43b20 .scope module, "stage_8" "Nbit_reg" 4 28, 5 14 0, S_0x1f3f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f432c0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f43300 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1f52af0/d .functor BUFZ 16, v0x1f44730_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f52af0 .delay 16 (1000,1000,1000) L_0x1f52af0/d;
v0x1f43f00_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f43fc0_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f44290_0 .net "in", 15 0, L_0x1f52980;  alias, 1 drivers
v0x1f44390_0 .net "out", 15 0, L_0x1f52af0;  alias, 1 drivers
v0x1f44430_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f44730_0 .var "state", 15 0;
L_0x7ff0accee648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f44810_0 .net "we", 0 0, L_0x7ff0accee648;  1 drivers
S_0x1f45610 .scope module, "memory" "bram" 3 31, 6 8 0, S_0x1f17790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "idclk";
    .port_info 1 /INPUT 1 "i1re";
    .port_info 2 /INPUT 1 "i2re";
    .port_info 3 /INPUT 1 "dre";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 16 "i1addr";
    .port_info 7 /INPUT 16 "i2addr";
    .port_info 8 /OUTPUT 16 "i1out";
    .port_info 9 /OUTPUT 16 "i2out";
    .port_info 10 /INPUT 16 "daddr";
    .port_info 11 /INPUT 16 "din";
    .port_info 12 /OUTPUT 16 "dout";
    .port_info 13 /INPUT 1 "dwe";
    .port_info 14 /INPUT 16 "vaddr";
    .port_info 15 /OUTPUT 16 "vout";
    .port_info 16 /INPUT 1 "vclk";
L_0x1f088d0 .functor OR 1, L_0x1f505c0, L_0x1f506f0, C4<0>, C4<0>;
L_0x1f07860 .functor AND 1, o0x7ff0acd4e418, L_0x1f088d0, C4<1>, C4<1>;
L_0x1f067f0 .functor BUFZ 1, L_0x1f503d0, C4<0>, C4<0>, C4<0>;
L_0x1e44f40 .functor BUFZ 1, L_0x1f505c0, C4<0>, C4<0>, C4<0>;
L_0x1f50fa0 .functor BUFZ 16, v0x1f48390_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f513a0 .functor BUFZ 16, L_0x1f510c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1f46e50 .array "IDRAM", 0 65535, 15 0;
v0x1f46f30 .array "VRAM", 0 16383, 15 0;
v0x1f46ff0_0 .net *"_ivl_1", 0 0, L_0x1f088d0;  1 drivers
v0x1f47090_0 .net *"_ivl_20", 15 0, L_0x1f510c0;  1 drivers
v0x1f47170_0 .net *"_ivl_23", 13 0, L_0x1f511c0;  1 drivers
v0x1f472a0_0 .net *"_ivl_24", 15 0, L_0x1f512c0;  1 drivers
L_0x7ff0accee1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f47380_0 .net *"_ivl_27", 1 0, L_0x7ff0accee1c8;  1 drivers
v0x1f47460_0 .net "daddr", 15 0, o0x7ff0acd4e328;  alias, 0 drivers
v0x1f47540_0 .net "data_we", 0 0, L_0x1f07860;  1 drivers
v0x1f47600_0 .net "din", 15 0, o0x7ff0acd4e388;  alias, 0 drivers
v0x1f476e0_0 .net "dout", 15 0, L_0x1f50fa0;  alias, 1 drivers
v0x1f477c0_0 .net "dre", 0 0, L_0x1f505c0;  alias, 1 drivers
v0x1f47880_0 .net "dwe", 0 0, o0x7ff0acd4e418;  alias, 0 drivers
v0x1f47940_0 .var/i "f", 31 0;
v0x1f47a20_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f47ac0_0 .net "i1addr", 15 0, o0x7ff0acd4e478;  alias, 0 drivers
v0x1f47ba0_0 .net "i1out", 15 0, L_0x1f50cb0;  alias, 1 drivers
v0x1f47c60_0 .net "i1out_latched", 15 0, L_0x1f1dc10;  1 drivers
v0x1f47d20_0 .net "i1re", 0 0, L_0x1f50310;  alias, 1 drivers
v0x1f47dc0_0 .net "i1re_latched_one_cycle", 0 0, L_0x1f067f0;  1 drivers
v0x1f47e60_0 .net "i2addr", 15 0, L_0x7ff0accee690;  alias, 1 drivers
v0x1f47f20_0 .net "i2out", 15 0, L_0x1f50de0;  alias, 1 drivers
v0x1f48030_0 .net "i2out_latched", 15 0, L_0x1f1eec0;  1 drivers
v0x1f480f0_0 .net "i2re", 0 0, L_0x1f503d0;  alias, 1 drivers
v0x1f48190_0 .net "i2re_latched_one_cycle", 0 0, L_0x1e44f40;  1 drivers
v0x1f48230_0 .net "iaddr", 15 0, L_0x1f50880;  1 drivers
v0x1f482f0_0 .net "idclk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f48390_0 .var "mem_out_d", 15 0;
v0x1f48470_0 .var "mem_out_i", 15 0;
v0x1f48580_0 .var "read_vaddr", 15 0;
v0x1f48660_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f48700_0 .net "vaddr", 15 0, L_0x7ff0accee6d8;  alias, 1 drivers
v0x1f487e0_0 .net "vclk", 0 0, L_0x7ff0accee720;  alias, 1 drivers
v0x1f48ab0_0 .net "vout", 15 0, L_0x1f513a0;  alias, 1 drivers
E_0x1e73660 .event posedge, v0x1f487e0_0;
L_0x1f50880 .functor MUXZ 16, L_0x7ff0accee690, o0x7ff0acd4e478, L_0x1f50310, C4<>;
L_0x1f50cb0 .functor MUXZ 16, L_0x1f1dc10, v0x1f48470_0, L_0x1f067f0, C4<>;
L_0x1f50de0 .functor MUXZ 16, L_0x1f1eec0, v0x1f48470_0, L_0x1e44f40, C4<>;
L_0x1f510c0 .array/port v0x1f46f30, L_0x1f512c0;
L_0x1f511c0 .part v0x1f48580_0, 0, 14;
L_0x1f512c0 .concat [ 14 2 0 0], L_0x1f511c0, L_0x7ff0accee1c8;
S_0x1f458a0 .scope module, "i1out_reg" "Nbit_reg" 6 92, 5 14 0, S_0x1f45610;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f45aa0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f45ae0 .param/l "r" 0 5 14, C4<0000000000000000>;
L_0x1f1dc10/d .functor BUFZ 16, v0x1f46170_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f1dc10 .delay 16 (1000,1000,1000) L_0x1f1dc10/d;
v0x1f45db0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
L_0x7ff0accee138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f45e70_0 .net "gwe", 0 0, L_0x7ff0accee138;  1 drivers
v0x1f45f30_0 .net "in", 15 0, v0x1f48470_0;  1 drivers
v0x1f45ff0_0 .net "out", 15 0, L_0x1f1dc10;  alias, 1 drivers
v0x1f460d0_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f46170_0 .var "state", 15 0;
v0x1f46250_0 .net "we", 0 0, L_0x1f067f0;  alias, 1 drivers
S_0x1f46410 .scope module, "i2out_reg" "Nbit_reg" 6 93, 5 14 0, S_0x1f45610;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1f45b80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1f45bc0 .param/l "r" 0 5 14, C4<0000000000000000>;
L_0x1f1eec0/d .functor BUFZ 16, v0x1f46bb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f1eec0 .delay 16 (1000,1000,1000) L_0x1f1eec0/d;
v0x1f46830_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
L_0x7ff0accee180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f468f0_0 .net "gwe", 0 0, L_0x7ff0accee180;  1 drivers
v0x1f469b0_0 .net "in", 15 0, v0x1f48470_0;  alias, 1 drivers
v0x1f46a50_0 .net "out", 15 0, L_0x1f1eec0;  alias, 1 drivers
v0x1f46b10_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f46bb0_0 .var "state", 15 0;
v0x1f46c90_0 .net "we", 0 0, L_0x1e44f40;  alias, 1 drivers
S_0x1f49fa0 .scope task, "pinstr" "pinstr" 7 1, 7 1 0, S_0x1eebbb0;
 .timescale -9 -12;
v0x1f4a150_0 .var "insn", 15 0;
v0x1f4a230_0 .var "op", 4 0;
TD_test_processor.pinstr ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 4, 12, 5;
    %pad/u 5;
    %store/vec4 v0x1f4a230_0, 0, 5;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 7 11 "$write", "NOP" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 7 12 "$write", "BRn %b", &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 7 13 "$write", "BRnz %b", &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 7 14 "$write", "BRnp %b", &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 7 15 "$write", "BRz %b", &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 7 16 "$write", "BRzp %b", &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 7 17 "$write", "BRp %b", &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 9, 5;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %vpi_call 7 18 "$write", "BRnzp %b", &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 7 19 "$write", "???" {0 0 0};
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %vpi_call 7 24 "$write", "ADD R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %vpi_call 7 25 "$write", "MUL R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %vpi_call 7 26 "$write", "SUB R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %vpi_call 7 27 "$write", "DIV R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 7 28 "$write", "ADDI R%d R%d SEXT(%b)", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 5> {0 0 0};
T_0.27 ;
T_0.25 ;
T_0.23 ;
T_0.21 ;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %vpi_call 7 33 "$write", "CMP R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 7 34 "$write", "CMPU R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %vpi_call 7 35 "$write", "CMPI R%d SEXT(%b)", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 0, 7> {0 0 0};
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 7, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %vpi_call 7 36 "$write", "CMPIU R%d %b", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 0, 7> {0 0 0};
T_0.36 ;
T_0.35 ;
T_0.33 ;
T_0.31 ;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %load/vec4 v0x1f4a150_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %vpi_call 7 41 "$write", "JSR %b", &PV<v0x1f4a150_0, 0, 11> {0 0 0};
    %jmp T_0.41;
T_0.40 ;
    %vpi_call 7 42 "$write", "JSRR R%d", &PV<v0x1f4a150_0, 6, 3> {0 0 0};
T_0.41 ;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %vpi_call 7 47 "$write", "AND R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %vpi_call 7 48 "$write", "NOT R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3> {0 0 0};
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %vpi_call 7 49 "$write", "OR R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 3, 3, 3;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.50, 4;
    %vpi_call 7 50 "$write", "XOR R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
    %jmp T_0.51;
T_0.50 ;
    %vpi_call 7 51 "$write", "ANDI R%d R%d SEXT(%b)", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 5> {0 0 0};
T_0.51 ;
T_0.49 ;
T_0.47 ;
T_0.45 ;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.52, 4;
    %vpi_call 7 55 "$write", "LDR R%d R%d SEXT(%b)", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 6> {0 0 0};
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.54, 4;
    %vpi_call 7 56 "$write", "STR R%d R%d SEXT(%b)", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 6> {0 0 0};
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_0.56, 4;
    %vpi_call 7 59 "$write", "RTI" {0 0 0};
    %jmp T_0.57;
T_0.56 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.58, 4;
    %vpi_call 7 62 "$write", "CONST R%d SEXT(%b)", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 0, 9> {0 0 0};
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_0.60, 4;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.62, 4;
    %vpi_call 7 66 "$write", "SLL R%d R%d %b", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 4> {0 0 0};
    %jmp T_0.63;
T_0.62 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.64, 4;
    %vpi_call 7 67 "$write", "SRA R%d R%d %b", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 4> {0 0 0};
    %jmp T_0.65;
T_0.64 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.66, 4;
    %vpi_call 7 68 "$write", "SRL R%d R%d %b", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 4> {0 0 0};
    %jmp T_0.67;
T_0.66 ;
    %load/vec4 v0x1f4a150_0;
    %parti/s 2, 4, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.68, 4;
    %vpi_call 7 69 "$write", "MOD R%d R%d R%d", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 6, 3>, &PV<v0x1f4a150_0, 0, 3> {0 0 0};
T_0.68 ;
T_0.67 ;
T_0.65 ;
T_0.63 ;
    %jmp T_0.61;
T_0.60 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_0.70, 4;
    %load/vec4 v0x1f4a150_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.72, 4;
    %vpi_call 7 74 "$write", "JMPR R%d", &PV<v0x1f4a150_0, 6, 3> {0 0 0};
    %jmp T_0.73;
T_0.72 ;
    %vpi_call 7 75 "$write", "JMP SEXT(%b)", &PV<v0x1f4a150_0, 0, 11> {0 0 0};
T_0.73 ;
    %jmp T_0.71;
T_0.70 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_0.74, 4;
    %vpi_call 7 79 "$write", "HICONST R%d %b", &PV<v0x1f4a150_0, 9, 3>, &PV<v0x1f4a150_0, 0, 8> {0 0 0};
    %jmp T_0.75;
T_0.74 ;
    %load/vec4 v0x1f4a230_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.76, 4;
    %vpi_call 7 82 "$write", "TRAP %b", &PV<v0x1f4a150_0, 0, 8> {0 0 0};
    %jmp T_0.77;
T_0.76 ;
    %vpi_call 7 85 "$write", "???" {0 0 0};
T_0.77 ;
T_0.75 ;
T_0.71 ;
T_0.61 ;
T_0.59 ;
T_0.57 ;
T_0.55 ;
T_0.53 ;
T_0.43 ;
T_0.39 ;
T_0.29 ;
T_0.19 ;
T_0.1 ;
    %end;
S_0x1f4a310 .scope task, "printPoints" "printPoints" 8 1, 8 1 0, S_0x1eebbb0;
 .timescale -9 -12;
v0x1f4a520_0 .var "actual", 31 0;
v0x1f4a600_0 .var "possible", 31 0;
TD_test_processor.printPoints ;
    %vpi_call 8 4 "$display", "<scorePossible>%d</scorePossible>", v0x1f4a600_0 {0 0 0};
    %vpi_call 8 5 "$display", "<scoreActual>%d</scoreActual>", v0x1f4a520_0 {0 0 0};
    %end;
S_0x1f4a6e0 .scope module, "proc_inst" "lc4_processor" 2 100, 9 10 0, S_0x1eebbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "gwe";
    .port_info 3 /OUTPUT 16 "o_cur_pc";
    .port_info 4 /INPUT 16 "i_cur_insn";
    .port_info 5 /OUTPUT 16 "o_dmem_addr";
    .port_info 6 /INPUT 16 "i_cur_dmem_data";
    .port_info 7 /OUTPUT 1 "o_dmem_we";
    .port_info 8 /OUTPUT 16 "o_dmem_towrite";
    .port_info 9 /OUTPUT 2 "test_stall";
    .port_info 10 /OUTPUT 16 "test_cur_pc";
    .port_info 11 /OUTPUT 16 "test_cur_insn";
    .port_info 12 /OUTPUT 1 "test_regfile_we";
    .port_info 13 /OUTPUT 3 "test_regfile_wsel";
    .port_info 14 /OUTPUT 16 "test_regfile_data";
    .port_info 15 /OUTPUT 1 "test_nzp_we";
    .port_info 16 /OUTPUT 3 "test_nzp_new_bits";
    .port_info 17 /OUTPUT 1 "test_dmem_we";
    .port_info 18 /OUTPUT 16 "test_dmem_addr";
    .port_info 19 /OUTPUT 16 "test_dmem_data";
    .port_info 20 /INPUT 8 "switch_data";
    .port_info 21 /OUTPUT 8 "led_data";
L_0x7ff0accee7f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x1f62f10 .functor BUFZ 8, L_0x7ff0accee7f8, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f4b640_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f4b700_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f4b7c0_0 .net "i_cur_dmem_data", 15 0, L_0x1f50fa0;  alias, 1 drivers
v0x1f4b8b0_0 .net "i_cur_insn", 15 0, L_0x1f52d40;  alias, 1 drivers
v0x1f4b950_0 .net "led_data", 7 0, L_0x1f62f10;  1 drivers
o0x7ff0acd4edd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x1f4ba60_0 .net "next_pc", 15 0, o0x7ff0acd4edd8;  0 drivers
v0x1f4bb20_0 .net "o_cur_pc", 15 0, o0x7ff0acd4e478;  alias, 0 drivers
v0x1f4bc10_0 .net "o_dmem_addr", 15 0, o0x7ff0acd4e328;  alias, 0 drivers
v0x1f4bd20_0 .net "o_dmem_towrite", 15 0, o0x7ff0acd4e388;  alias, 0 drivers
v0x1f4bde0_0 .net "o_dmem_we", 0 0, o0x7ff0acd4e418;  alias, 0 drivers
v0x1f4bed0_0 .net "pc", 15 0, L_0x1f62ff0;  1 drivers
v0x1f4bf90_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f4c030_0 .net "switch_data", 7 0, L_0x7ff0accee7f8;  1 drivers
v0x1f4c0f0_0 .net "test_cur_insn", 15 0, o0x7ff0acd4f018;  alias, 0 drivers
v0x1f4c1d0_0 .net "test_cur_pc", 15 0, o0x7ff0acd4f048;  alias, 0 drivers
v0x1f4c2b0_0 .net "test_dmem_addr", 15 0, o0x7ff0acd4f078;  alias, 0 drivers
v0x1f4c390_0 .net "test_dmem_data", 15 0, o0x7ff0acd4f0a8;  alias, 0 drivers
v0x1f4c470_0 .net "test_dmem_we", 0 0, o0x7ff0acd4f0d8;  alias, 0 drivers
v0x1f4c530_0 .net "test_nzp_new_bits", 2 0, o0x7ff0acd4f108;  alias, 0 drivers
v0x1f4c610_0 .net "test_nzp_we", 0 0, o0x7ff0acd4f138;  alias, 0 drivers
v0x1f4c6d0_0 .net "test_regfile_data", 15 0, o0x7ff0acd4f168;  alias, 0 drivers
v0x1f4c7b0_0 .net "test_regfile_we", 0 0, o0x7ff0acd4f198;  alias, 0 drivers
v0x1f4c870_0 .net "test_regfile_wsel", 2 0, o0x7ff0acd4f1c8;  alias, 0 drivers
v0x1f4c950_0 .net "test_stall", 1 0, L_0x7ff0accee768;  alias, 1 drivers
E_0x1f45cd0 .event posedge, v0x1f089f0_0;
S_0x1f4ab20 .scope module, "pc_reg" "Nbit_reg" 9 47, 5 14 0, S_0x1f4a6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1e76630 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1e76670 .param/l "r" 0 5 14, C4<1000001000000000>;
L_0x1f62ff0/d .functor BUFZ 16, v0x1f4b3a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1f62ff0 .delay 16 (1000,1000,1000) L_0x1f62ff0/d;
v0x1f4afd0_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f4b090_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f4b150_0 .net "in", 15 0, o0x7ff0acd4edd8;  alias, 0 drivers
v0x1f4b220_0 .net "out", 15 0, L_0x1f62ff0;  alias, 1 drivers
v0x1f4b300_0 .net "rst", 0 0, v0x1f4eca0_0;  alias, 1 drivers
v0x1f4b3a0_0 .var "state", 15 0;
L_0x7ff0accee7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f4b480_0 .net "we", 0 0, L_0x7ff0accee7b0;  1 drivers
S_0x1f4ccf0 .scope module, "we_gen" "lc4_we_gen" 2 73, 10 20 0, S_0x1eebbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "i1re";
    .port_info 2 /OUTPUT 1 "i2re";
    .port_info 3 /OUTPUT 1 "dre";
    .port_info 4 /OUTPUT 1 "gwe";
L_0x7ff0accee018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f4d520_0 .net/2u *"_ivl_0", 1 0, L_0x7ff0accee018;  1 drivers
L_0x7ff0accee0f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1f4d600_0 .net/2u *"_ivl_12", 1 0, L_0x7ff0accee0f0;  1 drivers
L_0x7ff0accee060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1f4d6e0_0 .net/2u *"_ivl_4", 1 0, L_0x7ff0accee060;  1 drivers
L_0x7ff0accee0a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1f4d7a0_0 .net/2u *"_ivl_8", 1 0, L_0x7ff0accee0a8;  1 drivers
v0x1f4d880_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f4d970_0 .net "clk_counter", 1 0, L_0x1f09940;  1 drivers
v0x1f4da30_0 .net "dre", 0 0, L_0x1f505c0;  alias, 1 drivers
v0x1f4db20_0 .net "gwe", 0 0, L_0x1f506f0;  alias, 1 drivers
v0x1f4dbc0_0 .net "i1re", 0 0, L_0x1f50310;  alias, 1 drivers
v0x1f4dc60_0 .net "i2re", 0 0, L_0x1f503d0;  alias, 1 drivers
L_0x1f50310 .cmp/eq 2, L_0x1f09940, L_0x7ff0accee018;
L_0x1f503d0 .cmp/eq 2, L_0x1f09940, L_0x7ff0accee060;
L_0x1f505c0 .cmp/eq 2, L_0x1f09940, L_0x7ff0accee0a8;
L_0x1f506f0 .cmp/eq 2, L_0x1f09940, L_0x7ff0accee0f0;
S_0x1f4cfa0 .scope module, "global_we_count" "count" 10 30, 10 6 0, S_0x1f4ccf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 2 "out";
P_0x1f4d1a0 .param/l "n" 0 10 6, +C4<00000000000000000000000000000010>;
L_0x1f09940/d .functor BUFZ 2, v0x1f4d400_0, C4<00>, C4<00>, C4<00>;
L_0x1f09940 .delay 2 (1000,1000,1000) L_0x1f09940/d;
v0x1f4d260_0 .net "clk", 0 0, v0x1f4ddd0_0;  alias, 1 drivers
v0x1f4d320_0 .net "out", 1 0, L_0x1f09940;  alias, 1 drivers
v0x1f4d400_0 .var "q", 1 0;
    .scope S_0x1f4cfa0;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1f4d400_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0x1f4cfa0;
T_3 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f4d400_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x1f4d400_0;
    %addi 1, 0, 2;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x1f4d400_0, 0, 2;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1f458a0;
T_4 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f45e70_0;
    %load/vec4 v0x1f460d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f46170_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1f45e70_0;
    %load/vec4 v0x1f46250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1f45f30_0;
    %store/vec4 v0x1f46170_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1f46410;
T_5 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f468f0_0;
    %load/vec4 v0x1f46b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f46bb0_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f468f0_0;
    %load/vec4 v0x1f46c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1f469b0_0;
    %store/vec4 v0x1f46bb0_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f45610;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f47940_0, 0, 32;
    %vpi_call 6 45 "$info", "%s", "/mnt/castor/seas_home/a/ajj4311/CIS571/lab4-pipeline/test_data/test_alu.hex" {0 0 0};
    %vpi_func 6 46 "$fopen" 32, "/mnt/castor/seas_home/a/ajj4311/CIS571/lab4-pipeline/test_data/test_alu.hex", "r" {0 0 0};
    %store/vec4 v0x1f47940_0, 0, 32;
    %load/vec4 v0x1f47940_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 6 49 "$info", "Memory image file %s not found", "/mnt/castor/seas_home/a/ajj4311/CIS571/lab4-pipeline/test_data/test_alu.hex" {0 0 0};
    %vpi_call 6 50 "$stop" {0 0 0};
T_6.0 ;
    %vpi_call 6 52 "$fclose", v0x1f47940_0 {0 0 0};
    %vpi_call 6 53 "$readmemh", "/mnt/castor/seas_home/a/ajj4311/CIS571/lab4-pipeline/test_data/test_alu.hex", v0x1f46e50, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111111111111111 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f45610;
T_7 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f47540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f47600_0;
    %load/vec4 v0x1f47460_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f46e50, 0, 4;
T_7.0 ;
    %load/vec4 v0x1f47540_0;
    %load/vec4 v0x1f47460_0;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x1f47460_0;
    %parti/s 1, 14, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1f47600_0;
    %load/vec4 v0x1f47460_0;
    %parti/s 14, 0, 2;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f46f30, 0, 4;
T_7.2 ;
    %load/vec4 v0x1f47d20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1f480f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.4, 9;
    %load/vec4 v0x1f48230_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x1f46e50, 4;
    %assign/vec4 v0x1f48470_0, 0;
T_7.4 ;
    %load/vec4 v0x1f477c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x1f47460_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x1f46e50, 4;
    %assign/vec4 v0x1f48390_0, 0;
T_7.6 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f45610;
T_8 ;
    %wait E_0x1e73660;
    %load/vec4 v0x1f48700_0;
    %assign/vec4 v0x1f48580_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1ef8010;
T_9 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f089f0_0;
    %load/vec4 v0x1f1a250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f1a2f0_0, 0, 16;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1f089f0_0;
    %load/vec4 v0x1f39b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1f07980_0;
    %store/vec4 v0x1f1a2f0_0, 0, 16;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1efb310;
T_10 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3a020_0;
    %load/vec4 v0x1f3a290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3a380_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1f3a020_0;
    %load/vec4 v0x1f3a420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1f3a0f0_0;
    %store/vec4 v0x1f3a380_0, 0, 16;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1efdbf0;
T_11 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3a940_0;
    %load/vec4 v0x1f3ab90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3acd0_0, 0, 16;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1f3a940_0;
    %load/vec4 v0x1f3adb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1f3aa50_0;
    %store/vec4 v0x1f3acd0_0, 0, 16;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1ef6f80;
T_12 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3b210_0;
    %load/vec4 v0x1f3b470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3b560_0, 0, 16;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1f3b210_0;
    %load/vec4 v0x1f3b640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1f3b2d0_0;
    %store/vec4 v0x1f3b560_0, 0, 16;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1f3b7c0;
T_13 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3bc80_0;
    %load/vec4 v0x1f3bf70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3c0a0_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1f3bc80_0;
    %load/vec4 v0x1f3c180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1f3bdd0_0;
    %store/vec4 v0x1f3c0a0_0, 0, 16;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1f3c340;
T_14 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3c820_0;
    %load/vec4 v0x1f3ca80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3cb20_0, 0, 16;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1f3c820_0;
    %load/vec4 v0x1f3cc00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1f3c8e0_0;
    %store/vec4 v0x1f3cb20_0, 0, 16;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1f3cdc0;
T_15 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3d260_0;
    %load/vec4 v0x1f3d4c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3d5b0_0, 0, 16;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1f3d260_0;
    %load/vec4 v0x1f3d690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1f3d320_0;
    %store/vec4 v0x1f3d5b0_0, 0, 16;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1f3d850;
T_16 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3dcf0_0;
    %load/vec4 v0x1f3df50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3e040_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1f3dcf0_0;
    %load/vec4 v0x1f3e120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1f3ddb0_0;
    %store/vec4 v0x1f3e040_0, 0, 16;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1f3f2d0;
T_17 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f3f6b0_0;
    %load/vec4 v0x1f3f8f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f3f9e0_0, 0, 16;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1f3f6b0_0;
    %load/vec4 v0x1f3fac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1f3f770_0;
    %store/vec4 v0x1f3f9e0_0, 0, 16;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1f3fc80;
T_18 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f40060_0;
    %load/vec4 v0x1f40290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f40380_0, 0, 16;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1f40060_0;
    %load/vec4 v0x1f40460_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1f40120_0;
    %store/vec4 v0x1f40380_0, 0, 16;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1f40620;
T_19 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f40ad0_0;
    %load/vec4 v0x1f40d30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f40e20_0, 0, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1f40ad0_0;
    %load/vec4 v0x1f40f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1f40b90_0;
    %store/vec4 v0x1f40e20_0, 0, 16;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1f410c0;
T_20 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f41560_0;
    %load/vec4 v0x1f417c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f418b0_0, 0, 16;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1f41560_0;
    %load/vec4 v0x1f41990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1f41620_0;
    %store/vec4 v0x1f418b0_0, 0, 16;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1f41b50;
T_21 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f42010_0;
    %load/vec4 v0x1f42270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f42360_0, 0, 16;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1f42010_0;
    %load/vec4 v0x1f42440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1f420d0_0;
    %store/vec4 v0x1f42360_0, 0, 16;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1f42600;
T_22 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f42aa0_0;
    %load/vec4 v0x1f42d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f42df0_0, 0, 16;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1f42aa0_0;
    %load/vec4 v0x1f42ed0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1f42b60_0;
    %store/vec4 v0x1f42df0_0, 0, 16;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1f43090;
T_23 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f43530_0;
    %load/vec4 v0x1f43790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f43880_0, 0, 16;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1f43530_0;
    %load/vec4 v0x1f43960_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x1f435f0_0;
    %store/vec4 v0x1f43880_0, 0, 16;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1f43b20;
T_24 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f43fc0_0;
    %load/vec4 v0x1f44430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1f44730_0, 0, 16;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1f43fc0_0;
    %load/vec4 v0x1f44810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1f44290_0;
    %store/vec4 v0x1f44730_0, 0, 16;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1f4ab20;
T_25 ;
    %wait E_0x1e72dd0;
    %load/vec4 v0x1f4b090_0;
    %load/vec4 v0x1f4b300_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 33280, 0, 16;
    %store/vec4 v0x1f4b3a0_0, 0, 16;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1f4b090_0;
    %load/vec4 v0x1f4b480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1f4b150_0;
    %store/vec4 v0x1f4b3a0_0, 0, 16;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1f4a6e0;
T_26 ;
    %wait E_0x1f45cd0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1eebbb0;
T_27 ;
    %delay 5000, 0;
    %load/vec4 v0x1f4ddd0_0;
    %inv;
    %assign/vec4 v0x1f4ddd0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1eebbb0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4ddd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f4eca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f4ea00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f4f590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f4eae0_0, 0, 32;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x1f4e660_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f4de90_0, 0, 32;
    %vpi_func 2 140 "$fopen" 32, "/mnt/castor/seas_home/a/ajj4311/CIS571/lab4-pipeline/test_data/test_alu.ctrace", "r" {0 0 0};
    %store/vec4 v0x1f4e920_0, 0, 32;
    %load/vec4 v0x1f4e920_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call 2 142 "$display", "Error opening file: %s", "/mnt/castor/seas_home/a/ajj4311/CIS571/lab4-pipeline/test_data/test_alu.ctrace" {0 0 0};
    %vpi_call 2 143 "$finish" {0 0 0};
T_28.0 ;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4eca0_0, 0, 1;
    %delay 32000, 0;
T_28.2 ;
    %vpi_func 2 161 "$fscanf" 32, v0x1f4e920_0, "%h %b %h %h %h %h %h %h %h %h %h", v0x1f4fd00_0, v0x1f4fa80_0, v0x1f50060_0, v0x1f4ffa0_0, v0x1f4fec0_0, v0x1f4fde0_0, v0x1f4fc40_0, v0x1f4fb60_0, v0x1f4f9c0_0, v0x1f4f630_0, v0x1f4f6d0_0 {0 0 0};
    %cmpi/e 11, 0, 32;
    %jmp/0xz T_28.3, 4;
    %load/vec4 v0x1f4eae0_0;
    %pushi/vec4 10000, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_28.4, 4;
    %vpi_call 2 175 "$display", "Cycle number: %d", v0x1f4eae0_0 {0 0 0};
T_28.4 ;
    %load/vec4 v0x1f50060_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x1f4ea00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4ea00_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x1f4ebc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.8, 4;
    %vpi_call 2 183 "$fdisplay", v0x1f4ebc0_0, "%h %b %h %h %h %h %h %h %h %h %h", v0x1f4fd00_0, v0x1f4fa80_0, v0x1f50060_0, v0x1f4ffa0_0, v0x1f4fec0_0, v0x1f4fde0_0, v0x1f4fc40_0, v0x1f4fb60_0, v0x1f4f9c0_0, v0x1f4f630_0, v0x1f4f6d0_0 {0 0 0};
T_28.8 ;
    %load/vec4 v0x1f4eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4eae0_0, 0, 32;
    %delay 40000, 0;
    %load/vec4 v0x1f4f590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4f590_0, 0, 32;
    %load/vec4 v0x1f50060_0;
    %load/vec4 v0x1f4f4c0_0;
    %cmp/ne;
    %jmp/0xz  T_28.10, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %vpi_call 2 206 "$display", "Error at cycle %d: stall should be %h (but was %h)", v0x1f4eae0_0, v0x1f50060_0, v0x1f4f4c0_0 {0 0 0};
T_28.12 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.10 ;
    %load/vec4 v0x1f4f4c0_0;
    %pad/u 3;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_28.14, 6;
    %load/vec4 v0x1f4de90_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.16, 5;
    %vpi_call 2 215 "$display", "Error at cycle %d: your pipeline has stalled for more than 5 cycles in a row, which should never happen. This might indicate your pipeline will be stuck stalling forever.", v0x1f4eae0_0 {0 0 0};
    %load/vec4 v0x1f4f590_0;
    %store/vec4 v0x1f4a600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f4a520_0, 0, 32;
    %fork TD_test_processor.printPoints, S_0x1f4a310;
    %join;
    %vpi_call 2 218 "$finish" {0 0 0};
T_28.16 ;
    %load/vec4 v0x1f4de90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4de90_0, 0, 32;
    %jmp T_28.15;
T_28.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f4de90_0, 0, 32;
T_28.15 ;
    %load/vec4 v0x1f50060_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.18, 6;
    %load/vec4 v0x1f4f590_0;
    %addi 10, 0, 32;
    %store/vec4 v0x1f4f590_0, 0, 32;
    %load/vec4 v0x1f4fd00_0;
    %load/vec4 v0x1f4f180_0;
    %cmp/ne;
    %jmp/0xz  T_28.20, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.22, 5;
    %vpi_call 2 233 "$display", "Error at cycle %d: pc should be %h (but was %h)", v0x1f4eae0_0, v0x1f4fd00_0, v0x1f4f180_0 {0 0 0};
T_28.22 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.20 ;
    %load/vec4 v0x1f4fa80_0;
    %load/vec4 v0x1f4ef40_0;
    %cmp/ne;
    %jmp/0xz  T_28.24, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.26, 5;
    %vpi_call 2 242 "$write", "Error at cycle %d: insn should be %h (", v0x1f4eae0_0, v0x1f4fa80_0 {0 0 0};
    %load/vec4 v0x1f4fa80_0;
    %store/vec4 v0x1f4a150_0, 0, 16;
    %fork TD_test_processor.pinstr, S_0x1f49fa0;
    %join;
    %vpi_call 2 244 "$write", ") but was %h (", v0x1f4ef40_0 {0 0 0};
    %load/vec4 v0x1f4ef40_0;
    %store/vec4 v0x1f4a150_0, 0, 16;
    %fork TD_test_processor.pinstr, S_0x1f49fa0;
    %join;
    %vpi_call 2 246 "$display", ")" {0 0 0};
T_28.26 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.24 ;
    %load/vec4 v0x1f4ffa0_0;
    %load/vec4 v0x1f4f3f0_0;
    %cmp/ne;
    %jmp/0xz  T_28.28, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.30, 5;
    %vpi_call 2 254 "$display", "Error at cycle %d: regfile_we should be %h (but was %h)", v0x1f4eae0_0, v0x1f4ffa0_0, v0x1f4f3f0_0 {0 0 0};
T_28.30 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.28 ;
    %load/vec4 v0x1f4ffa0_0;
    %load/vec4 v0x1f4fec0_0;
    %load/vec4 v0x1f4f320_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.32, 8;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.34, 5;
    %vpi_call 2 263 "$display", "Error at cycle %d: regfile_reg should be %h (but was %h)", v0x1f4eae0_0, v0x1f4fec0_0, v0x1f4f320_0 {0 0 0};
T_28.34 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.32 ;
    %load/vec4 v0x1f4ffa0_0;
    %load/vec4 v0x1f4fde0_0;
    %load/vec4 v0x1f4f250_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.36, 8;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.38, 5;
    %vpi_call 2 272 "$display", "Error at cycle %d: regfile_in should be %h (but was %h)", v0x1f4eae0_0, v0x1f4fde0_0, v0x1f4f250_0 {0 0 0};
T_28.38 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.36 ;
    %load/vec4 v0x1f4fc40_0;
    %load/vec4 v0x1f4f0b0_0;
    %cmp/ne;
    %jmp/0xz  T_28.40, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.42, 5;
    %vpi_call 2 281 "$display", "Error at cycle %d: nzp_we should be %h (but was %h)", v0x1f4eae0_0, v0x1f4fc40_0, v0x1f4f0b0_0 {0 0 0};
T_28.42 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.40 ;
    %load/vec4 v0x1f4fc40_0;
    %load/vec4 v0x1f4fb60_0;
    %load/vec4 v0x1f4efe0_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.44, 8;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.46, 5;
    %vpi_call 2 290 "$display", "Error at cycle %d: nzp_new_bits should be %h (but was %h)", v0x1f4eae0_0, v0x1f4fb60_0, v0x1f4efe0_0 {0 0 0};
T_28.46 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.44 ;
    %load/vec4 v0x1f4f9c0_0;
    %load/vec4 v0x1f4eea0_0;
    %cmp/ne;
    %jmp/0xz  T_28.48, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.50, 5;
    %vpi_call 2 299 "$display", "Error at cycle %d: dmem_we should be %h (but was %h)", v0x1f4eae0_0, v0x1f4f9c0_0, v0x1f4eea0_0 {0 0 0};
T_28.50 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.48 ;
    %load/vec4 v0x1f4f630_0;
    %load/vec4 v0x1f4ed40_0;
    %cmp/ne;
    %jmp/0xz  T_28.52, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.54, 5;
    %vpi_call 2 308 "$display", "Error at cycle %d: dmem_addr should be %h (but was %h)", v0x1f4eae0_0, v0x1f4f630_0, v0x1f4ed40_0 {0 0 0};
T_28.54 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.52 ;
    %load/vec4 v0x1f4f6d0_0;
    %load/vec4 v0x1f4ee00_0;
    %cmp/ne;
    %jmp/0xz  T_28.56, 6;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_28.58, 5;
    %vpi_call 2 317 "$display", "Error at cycle %d: dmem_data should be %h (but was %h)", v0x1f4eae0_0, v0x1f4f6d0_0, v0x1f4ee00_0 {0 0 0};
T_28.58 ;
    %load/vec4 v0x1f4e580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f4e580_0, 0, 32;
T_28.56 ;
T_28.18 ;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1f4e580_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.60, 8;
    %vpi_call 2 325 "$display", "Exiting after first error..." {0 0 0};
    %vpi_call 2 326 "$finish" {0 0 0};
T_28.60 ;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x1f4e580_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_28.62, 5;
    %load/vec4 v0x1f4e580_0;
    %subi 15, 0, 32;
    %vpi_call 2 331 "$display", "Additional %d errors NOT printed.", S<0,vec4,s32> {1 0 0};
T_28.62 ;
    %load/vec4 v0x1f4e920_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.64, 4;
    %vpi_call 2 334 "$fclose", v0x1f4e920_0 {0 0 0};
T_28.64 ;
    %load/vec4 v0x1f4ebc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_28.66, 4;
    %vpi_call 2 335 "$fclose", v0x1f4ebc0_0 {0 0 0};
T_28.66 ;
    %vpi_call 2 337 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x1f4f590_0, v0x1f4e580_0, "/mnt/castor/seas_home/a/ajj4311/CIS571/lab4-pipeline/test_data/test_alu.ctrace" {0 0 0};
    %load/vec4 v0x1f4f590_0;
    %store/vec4 v0x1f4a600_0, 0, 32;
    %load/vec4 v0x1f4f590_0;
    %load/vec4 v0x1f4e580_0;
    %sub;
    %store/vec4 v0x1f4a520_0, 0, 32;
    %fork TD_test_processor.printPoints, S_0x1f4a310;
    %join;
    %vpi_call 2 341 "$display", "  Instructions:         %d", v0x1f4ea00_0 {0 0 0};
    %vpi_call 2 342 "$display", "  Total Cycles:         %d", v0x1f4eae0_0 {0 0 0};
    %load/vec4 v0x1f4eae0_0;
    %muli 1000, 0, 32;
    %load/vec4 v0x1f4ea00_0;
    %div/s;
    %vpi_call 2 343 "$display", "  CPI x 1000: %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x1f4ea00_0;
    %muli 1000, 0, 32;
    %load/vec4 v0x1f4eae0_0;
    %div/s;
    %vpi_call 2 344 "$display", "  IPC x 1000: %d", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 346 "$finish" {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench_lc4_processor.v";
    "include/lc4_memory.v";
    "include/delay_eight_cycles.v";
    "include/register.v";
    "include/bram.v";
    "./include/lc4_prettyprint_errors.v";
    "./print_points.v";
    "lc4_pipeline.v";
    "include/clock_util.v";
