

================================================================
== Vitis HLS Report for 'process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2'
================================================================
* Date:           Fri Dec 13 13:11:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_1_VITIS_LOOP_83_2  |      128|      128|         3|          2|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 6 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bank_V = alloca i32 1"   --->   Operation 7 'alloca' 'bank_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset"   --->   Operation 9 'read' 'word_buffer_m_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln186_8_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_8"   --->   Operation 10 'read' 'select_ln186_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln186_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_7"   --->   Operation 11 'read' 'select_ln186_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln186_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_6"   --->   Operation 12 'read' 'select_ln186_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln186_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_5"   --->   Operation 13 'read' 'select_ln186_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln186_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_4"   --->   Operation 14 'read' 'select_ln186_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln186_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_3"   --->   Operation 15 'read' 'select_ln186_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%select_ln186_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_2"   --->   Operation 16 'read' 'select_ln186_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln186_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186_1"   --->   Operation 17 'read' 'select_ln186_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln186_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln186"   --->   Operation 18 'read' 'select_ln186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125"   --->   Operation 19 'read' 'zext_ln125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln125_cast = zext i4 %zext_ln125_read"   --->   Operation 20 'zext' 'zext_ln125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %bank_V"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %rhs"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten"   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.59ns)   --->   "%icmp_ln1027 = icmp_eq  i7 %indvar_flatten_load, i7 64"   --->   Operation 27 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%add_ln1027 = add i7 %indvar_flatten_load, i7 1"   --->   Operation 28 'add' 'add_ln1027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc9.i, void %_Z9conv_wordPA3_A10_K6ap_intILi2EEPA3_KS_ILi1EEPS_ILi5EE.exit.exitStub"   --->   Operation 29 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_load = load i4 %rhs" [Accel.cpp:83]   --->   Operation 30 'load' 'rhs_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bank_V_load = load i4 %bank_V"   --->   Operation 31 'load' 'bank_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln840 = add i4 %bank_V_load, i4 1"   --->   Operation 32 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.65ns)   --->   "%icmp_ln83 = icmp_eq  i4 %rhs_load, i4 8" [Accel.cpp:83]   --->   Operation 33 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln1027)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.35ns)   --->   "%select_ln1027 = select i1 %icmp_ln83, i4 0, i4 %rhs_load"   --->   Operation 34 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.35ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln83, i4 %add_ln840, i4 %bank_V_load"   --->   Operation 35 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i4 %select_ln1027_1" [Accel.cpp:65]   --->   Operation 36 'zext' 'zext_ln65' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln65 = add i5 %zext_ln125_cast, i5 %zext_ln65" [Accel.cpp:65]   --->   Operation 37 'add' 'add_ln65' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln65, i3 0" [Accel.cpp:65]   --->   Operation 38 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln65, i1 0" [Accel.cpp:65]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i6 %tmp" [Accel.cpp:65]   --->   Operation 40 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln65_1 = add i8 %p_shl6, i8 %zext_ln65_1" [Accel.cpp:65]   --->   Operation 41 'add' 'add_ln65_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i4 %select_ln1027_1"   --->   Operation 42 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_3_mid2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1027, i3 0"   --->   Operation 43 'bitconcatenate' 'lhs_3_mid2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i4 %select_ln1027" [Accel.cpp:65]   --->   Operation 44 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln65_2 = add i8 %add_ln65_1, i8 %zext_ln65_2" [Accel.cpp:65]   --->   Operation 45 'add' 'add_ln65_2' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i8 %add_ln65_2" [Accel.cpp:65]   --->   Operation 46 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln65_3" [Accel.cpp:65]   --->   Operation 47 'getelementptr' 'line_buffer_m_0_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln65_3" [Accel.cpp:65]   --->   Operation 48 'getelementptr' 'line_buffer_m_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln65_3" [Accel.cpp:65]   --->   Operation 49 'getelementptr' 'line_buffer_m_2_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (0.59ns)   --->   "%line_buffer_m_0_load = load i8 %line_buffer_m_0_addr" [Accel.cpp:65]   --->   Operation 50 'load' 'line_buffer_m_0_load' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%cc_V = add i4 %select_ln1027, i4 1"   --->   Operation 51 'add' 'cc_V' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i4 %cc_V" [Accel.cpp:65]   --->   Operation 52 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln65_3 = add i8 %add_ln65_1, i8 %zext_ln65_4" [Accel.cpp:65]   --->   Operation 53 'add' 'add_ln65_3' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i8 %add_ln65_3" [Accel.cpp:65]   --->   Operation 54 'zext' 'zext_ln65_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_1 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln65_5" [Accel.cpp:65]   --->   Operation 55 'getelementptr' 'line_buffer_m_0_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_1 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln65_5" [Accel.cpp:65]   --->   Operation 56 'getelementptr' 'line_buffer_m_1_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_1 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln65_5" [Accel.cpp:65]   --->   Operation 57 'getelementptr' 'line_buffer_m_2_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.59ns)   --->   "%line_buffer_m_0_load_1 = load i8 %line_buffer_m_0_addr_1" [Accel.cpp:65]   --->   Operation 58 'load' 'line_buffer_m_0_load_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln1495_1 = add i4 %select_ln1027, i4 2"   --->   Operation 59 'add' 'add_ln1495_1' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i4 %add_ln1495_1" [Accel.cpp:65]   --->   Operation 60 'zext' 'zext_ln65_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln65_4 = add i8 %add_ln65_1, i8 %zext_ln65_6" [Accel.cpp:65]   --->   Operation 61 'add' 'add_ln65_4' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [2/2] (0.59ns)   --->   "%line_buffer_m_1_load = load i8 %line_buffer_m_1_addr" [Accel.cpp:65]   --->   Operation 62 'load' 'line_buffer_m_1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 63 [2/2] (0.59ns)   --->   "%line_buffer_m_1_load_1 = load i8 %line_buffer_m_1_addr_1" [Accel.cpp:65]   --->   Operation 63 'load' 'line_buffer_m_1_load_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 64 [2/2] (0.59ns)   --->   "%line_buffer_m_2_load = load i8 %line_buffer_m_2_addr" [Accel.cpp:65]   --->   Operation 64 'load' 'line_buffer_m_2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 65 [2/2] (0.59ns)   --->   "%line_buffer_m_2_load_1 = load i8 %line_buffer_m_2_addr_1" [Accel.cpp:65]   --->   Operation 65 'load' 'line_buffer_m_2_load_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i4 %select_ln1027"   --->   Operation 66 'zext' 'zext_ln1495' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%ret_V = add i6 %lhs_3_mid2, i6 %zext_ln1495"   --->   Operation 67 'add' 'ret_V' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln83 = store i7 %add_ln1027, i7 %indvar_flatten" [Accel.cpp:83]   --->   Operation 68 'store' 'store_ln83' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln83 = store i4 %select_ln1027_1, i4 %bank_V" [Accel.cpp:83]   --->   Operation 69 'store' 'store_ln83' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln83 = store i4 %cc_V, i4 %rhs" [Accel.cpp:83]   --->   Operation 70 'store' 'store_ln83' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 71 [1/2] (0.59ns)   --->   "%line_buffer_m_0_load = load i8 %line_buffer_m_0_addr" [Accel.cpp:65]   --->   Operation 71 'load' 'line_buffer_m_0_load' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%trunc_ln779 = trunc i2 %line_buffer_m_0_load"   --->   Operation 72 'trunc' 'trunc_ln779' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%and_ln1497 = and i1 %select_ln186_read, i1 %trunc_ln779"   --->   Operation 73 'and' 'and_ln1497' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_0_load, i32 1"   --->   Operation 74 'bitselect' 'tmp_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%xor_ln829 = xor i1 %and_ln1497, i1 %tmp_2"   --->   Operation 75 'xor' 'xor_ln829' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_3 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_0_load, i32 1, i1 %xor_ln829"   --->   Operation 76 'bitset' 'tmp_3' <Predicate = (!icmp_ln1027)> <Delay = 0.12>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%sext_ln1495 = sext i2 %tmp_3"   --->   Operation 77 'sext' 'sext_ln1495' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.59ns)   --->   "%line_buffer_m_0_load_1 = load i8 %line_buffer_m_0_addr_1" [Accel.cpp:65]   --->   Operation 78 'load' 'line_buffer_m_0_load_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%trunc_ln779_1 = trunc i2 %line_buffer_m_0_load_1"   --->   Operation 79 'trunc' 'trunc_ln779_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%and_ln1497_1 = and i1 %select_ln186_1_read, i1 %trunc_ln779_1"   --->   Operation 80 'and' 'and_ln1497_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_0_load_1, i32 1"   --->   Operation 81 'bitselect' 'tmp_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%xor_ln829_1 = xor i1 %and_ln1497_1, i1 %tmp_4"   --->   Operation 82 'xor' 'xor_ln829_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%tmp_5 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_0_load_1, i32 1, i1 %xor_ln829_1"   --->   Operation 83 'bitset' 'tmp_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_10)   --->   "%sext_ln1495_1 = sext i2 %tmp_5"   --->   Operation 84 'sext' 'sext_ln1495_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i8 %add_ln65_4" [Accel.cpp:65]   --->   Operation 85 'zext' 'zext_ln65_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%line_buffer_m_0_addr_2 = getelementptr i2 %line_buffer_m_0, i64 0, i64 %zext_ln65_7" [Accel.cpp:65]   --->   Operation 86 'getelementptr' 'line_buffer_m_0_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%line_buffer_m_1_addr_2 = getelementptr i2 %line_buffer_m_1, i64 0, i64 %zext_ln65_7" [Accel.cpp:65]   --->   Operation 87 'getelementptr' 'line_buffer_m_1_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%line_buffer_m_2_addr_2 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln65_7" [Accel.cpp:65]   --->   Operation 88 'getelementptr' 'line_buffer_m_2_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.59ns)   --->   "%line_buffer_m_0_load_2 = load i8 %line_buffer_m_0_addr_2" [Accel.cpp:65]   --->   Operation 89 'load' 'line_buffer_m_0_load_2' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 90 [1/2] (0.59ns)   --->   "%line_buffer_m_1_load = load i8 %line_buffer_m_1_addr" [Accel.cpp:65]   --->   Operation 90 'load' 'line_buffer_m_1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%trunc_ln779_3 = trunc i2 %line_buffer_m_1_load"   --->   Operation 91 'trunc' 'trunc_ln779_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%and_ln1497_3 = and i1 %select_ln186_3_read, i1 %trunc_ln779_3"   --->   Operation 92 'and' 'and_ln1497_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_1_load, i32 1"   --->   Operation 93 'bitselect' 'tmp_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%xor_ln829_3 = xor i1 %and_ln1497_3, i1 %tmp_8"   --->   Operation 94 'xor' 'xor_ln829_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_9 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_1_load, i32 1, i1 %xor_ln829_3"   --->   Operation 95 'bitset' 'tmp_9' <Predicate = (!icmp_ln1027)> <Delay = 0.12>
ST_2 : Operation 96 [1/2] (0.59ns)   --->   "%line_buffer_m_1_load_1 = load i8 %line_buffer_m_1_addr_1" [Accel.cpp:65]   --->   Operation 96 'load' 'line_buffer_m_1_load_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 97 [2/2] (0.59ns)   --->   "%line_buffer_m_1_load_2 = load i8 %line_buffer_m_1_addr_2" [Accel.cpp:65]   --->   Operation 97 'load' 'line_buffer_m_1_load_2' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 98 [1/2] (0.59ns)   --->   "%line_buffer_m_2_load = load i8 %line_buffer_m_2_addr" [Accel.cpp:65]   --->   Operation 98 'load' 'line_buffer_m_2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 99 [1/2] (0.59ns)   --->   "%line_buffer_m_2_load_1 = load i8 %line_buffer_m_2_addr_1" [Accel.cpp:65]   --->   Operation 99 'load' 'line_buffer_m_2_load_1' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 100 [2/2] (0.59ns)   --->   "%line_buffer_m_2_load_2 = load i8 %line_buffer_m_2_addr_2" [Accel.cpp:65]   --->   Operation 100 'load' 'line_buffer_m_2_load_2' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 101 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln840_10 = add i3 %sext_ln1495_1, i3 %sext_ln1495"   --->   Operation 101 'add' 'add_ln840_10' <Predicate = (!icmp_ln1027)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_82_1_VITIS_LOOP_83_2_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Accel.cpp:83]   --->   Operation 105 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/2] (0.59ns)   --->   "%line_buffer_m_0_load_2 = load i8 %line_buffer_m_0_addr_2" [Accel.cpp:65]   --->   Operation 106 'load' 'line_buffer_m_0_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%trunc_ln779_2 = trunc i2 %line_buffer_m_0_load_2"   --->   Operation 107 'trunc' 'trunc_ln779_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%and_ln1497_2 = and i1 %select_ln186_2_read, i1 %trunc_ln779_2"   --->   Operation 108 'and' 'and_ln1497_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_0_load_2, i32 1"   --->   Operation 109 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%xor_ln829_2 = xor i1 %and_ln1497_2, i1 %tmp_6"   --->   Operation 110 'xor' 'xor_ln829_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%tmp_7 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_0_load_2, i32 1, i1 %xor_ln829_2"   --->   Operation 111 'bitset' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%sext_ln65 = sext i2 %tmp_7" [Accel.cpp:65]   --->   Operation 112 'sext' 'sext_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_11)   --->   "%sext_ln65_1 = sext i2 %tmp_9" [Accel.cpp:65]   --->   Operation 113 'sext' 'sext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_13)   --->   "%trunc_ln779_4 = trunc i2 %line_buffer_m_1_load_1"   --->   Operation 114 'trunc' 'trunc_ln779_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_13)   --->   "%and_ln1497_4 = and i1 %select_ln186_4_read, i1 %trunc_ln779_4"   --->   Operation 115 'and' 'and_ln1497_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_13)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_1_load_1, i32 1"   --->   Operation 116 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_13)   --->   "%xor_ln829_4 = xor i1 %and_ln1497_4, i1 %tmp_10"   --->   Operation 117 'xor' 'xor_ln829_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_13)   --->   "%tmp_11 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_1_load_1, i32 1, i1 %xor_ln829_4"   --->   Operation 118 'bitset' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_13)   --->   "%sext_ln65_2 = sext i2 %tmp_11" [Accel.cpp:65]   --->   Operation 119 'sext' 'sext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/2] (0.59ns)   --->   "%line_buffer_m_1_load_2 = load i8 %line_buffer_m_1_addr_2" [Accel.cpp:65]   --->   Operation 120 'load' 'line_buffer_m_1_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%trunc_ln779_5 = trunc i2 %line_buffer_m_1_load_2"   --->   Operation 121 'trunc' 'trunc_ln779_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%and_ln1497_5 = and i1 %select_ln186_5_read, i1 %trunc_ln779_5"   --->   Operation 122 'and' 'and_ln1497_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_1_load_2, i32 1"   --->   Operation 123 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%xor_ln829_5 = xor i1 %and_ln1497_5, i1 %tmp_12"   --->   Operation 124 'xor' 'xor_ln829_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_13 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_1_load_2, i32 1, i1 %xor_ln829_5"   --->   Operation 125 'bitset' 'tmp_13' <Predicate = true> <Delay = 0.12>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_13)   --->   "%sext_ln65_3 = sext i2 %tmp_13" [Accel.cpp:65]   --->   Operation 126 'sext' 'sext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_15)   --->   "%trunc_ln779_6 = trunc i2 %line_buffer_m_2_load"   --->   Operation 127 'trunc' 'trunc_ln779_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_15)   --->   "%and_ln1497_6 = and i1 %select_ln186_6_read, i1 %trunc_ln779_6"   --->   Operation 128 'and' 'and_ln1497_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_15)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_2_load, i32 1"   --->   Operation 129 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_15)   --->   "%xor_ln829_6 = xor i1 %and_ln1497_6, i1 %tmp_14"   --->   Operation 130 'xor' 'xor_ln829_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_15)   --->   "%tmp_15 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_2_load, i32 1, i1 %xor_ln829_6"   --->   Operation 131 'bitset' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_15)   --->   "%sext_ln65_4 = sext i2 %tmp_15" [Accel.cpp:65]   --->   Operation 132 'sext' 'sext_ln65_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_14)   --->   "%trunc_ln779_7 = trunc i2 %line_buffer_m_2_load_1"   --->   Operation 133 'trunc' 'trunc_ln779_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_14)   --->   "%and_ln1497_7 = and i1 %select_ln186_7_read, i1 %trunc_ln779_7"   --->   Operation 134 'and' 'and_ln1497_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_14)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_2_load_1, i32 1"   --->   Operation 135 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_14)   --->   "%xor_ln829_7 = xor i1 %and_ln1497_7, i1 %tmp_17"   --->   Operation 136 'xor' 'xor_ln829_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_14)   --->   "%tmp_18 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_2_load_1, i32 1, i1 %xor_ln829_7"   --->   Operation 137 'bitset' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_14)   --->   "%sext_ln65_5 = sext i2 %tmp_18" [Accel.cpp:65]   --->   Operation 138 'sext' 'sext_ln65_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/2] (0.59ns)   --->   "%line_buffer_m_2_load_2 = load i8 %line_buffer_m_2_addr_2" [Accel.cpp:65]   --->   Operation 139 'load' 'line_buffer_m_2_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%trunc_ln779_8 = trunc i2 %line_buffer_m_2_load_2"   --->   Operation 140 'trunc' 'trunc_ln779_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%and_ln1497_8 = and i1 %select_ln186_8_read, i1 %trunc_ln779_8"   --->   Operation 141 'and' 'and_ln1497_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %line_buffer_m_2_load_2, i32 1"   --->   Operation 142 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%xor_ln829_8 = xor i1 %and_ln1497_8, i1 %tmp_19"   --->   Operation 143 'xor' 'xor_ln829_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_20 = bitset i2 @_ssdm_op_BitSet.i2.i2.i32.i1, i2 %line_buffer_m_2_load_2, i32 1, i1 %xor_ln829_8"   --->   Operation 144 'bitset' 'tmp_20' <Predicate = true> <Delay = 0.12>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_14)   --->   "%sext_ln840 = sext i2 %tmp_20"   --->   Operation 145 'sext' 'sext_ln840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln840_1 = sext i3 %add_ln840_10"   --->   Operation 146 'sext' 'sext_ln840_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln840_11 = add i3 %sext_ln65, i3 %sext_ln65_1"   --->   Operation 147 'add' 'add_ln840_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln840_2 = sext i3 %add_ln840_11"   --->   Operation 148 'sext' 'sext_ln840_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.57ns)   --->   "%add_ln840_12 = add i4 %sext_ln840_2, i4 %sext_ln840_1"   --->   Operation 149 'add' 'add_ln840_12' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln840_3 = sext i4 %add_ln840_12"   --->   Operation 150 'sext' 'sext_ln840_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln840_13 = add i3 %sext_ln65_2, i3 %sext_ln65_3"   --->   Operation 151 'add' 'add_ln840_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln840_4 = sext i3 %add_ln840_13"   --->   Operation 152 'sext' 'sext_ln840_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln840_14 = add i3 %sext_ln65_5, i3 %sext_ln840"   --->   Operation 153 'add' 'add_ln840_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln840_15)   --->   "%sext_ln840_5 = sext i3 %add_ln840_14"   --->   Operation 154 'sext' 'sext_ln840_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.57ns) (out node of the LUT)   --->   "%add_ln840_15 = add i4 %sext_ln840_5, i4 %sext_ln65_4"   --->   Operation 155 'add' 'add_ln840_15' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln840_6 = sext i4 %add_ln840_15"   --->   Operation 156 'sext' 'sext_ln840_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln840_16 = add i5 %sext_ln840_6, i5 %sext_ln840_4"   --->   Operation 157 'add' 'add_ln840_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 158 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln840_17 = add i5 %add_ln840_16, i5 %sext_ln840_3"   --->   Operation 158 'add' 'add_ln840_17' <Predicate = true> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.24> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %word_buffer_m_offset_read, i6 %ret_V" [Accel.cpp:84]   --->   Operation 159 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %tmp_s" [Accel.cpp:84]   --->   Operation 160 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%conv_out_buffer_m_addr = getelementptr i5 %conv_out_buffer_m, i64 0, i64 %zext_ln84" [Accel.cpp:84]   --->   Operation 161 'getelementptr' 'conv_out_buffer_m_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.56ns)   --->   "%store_ln84 = store i5 %add_ln840_17, i7 %conv_out_buffer_m_addr" [Accel.cpp:84]   --->   Operation 162 'store' 'store_ln84' <Predicate = true> <Delay = 0.56> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 128> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.inc.i" [Accel.cpp:83]   --->   Operation 163 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln125]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buffer_m_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ line_buffer_m_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ select_ln186]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln186_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word_buffer_m_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_out_buffer_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs                       (alloca           ) [ 0100]
bank_V                    (alloca           ) [ 0100]
indvar_flatten            (alloca           ) [ 0100]
word_buffer_m_offset_read (read             ) [ 0111]
select_ln186_8_read       (read             ) [ 0111]
select_ln186_7_read       (read             ) [ 0111]
select_ln186_6_read       (read             ) [ 0111]
select_ln186_5_read       (read             ) [ 0111]
select_ln186_4_read       (read             ) [ 0111]
select_ln186_3_read       (read             ) [ 0010]
select_ln186_2_read       (read             ) [ 0111]
select_ln186_1_read       (read             ) [ 0010]
select_ln186_read         (read             ) [ 0010]
zext_ln125_read           (read             ) [ 0000]
zext_ln125_cast           (zext             ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
store_ln0                 (store            ) [ 0000]
br_ln0                    (br               ) [ 0000]
indvar_flatten_load       (load             ) [ 0000]
specpipeline_ln0          (specpipeline     ) [ 0000]
icmp_ln1027               (icmp             ) [ 0110]
add_ln1027                (add              ) [ 0000]
br_ln1027                 (br               ) [ 0000]
rhs_load                  (load             ) [ 0000]
bank_V_load               (load             ) [ 0000]
add_ln840                 (add              ) [ 0000]
icmp_ln83                 (icmp             ) [ 0000]
select_ln1027             (select           ) [ 0000]
select_ln1027_1           (select           ) [ 0000]
zext_ln65                 (zext             ) [ 0000]
add_ln65                  (add              ) [ 0000]
p_shl6                    (bitconcatenate   ) [ 0000]
tmp                       (bitconcatenate   ) [ 0000]
zext_ln65_1               (zext             ) [ 0000]
add_ln65_1                (add              ) [ 0000]
trunc_ln1027              (trunc            ) [ 0000]
lhs_3_mid2                (bitconcatenate   ) [ 0000]
zext_ln65_2               (zext             ) [ 0000]
add_ln65_2                (add              ) [ 0000]
zext_ln65_3               (zext             ) [ 0000]
line_buffer_m_0_addr      (getelementptr    ) [ 0010]
line_buffer_m_1_addr      (getelementptr    ) [ 0010]
line_buffer_m_2_addr      (getelementptr    ) [ 0010]
cc_V                      (add              ) [ 0000]
zext_ln65_4               (zext             ) [ 0000]
add_ln65_3                (add              ) [ 0000]
zext_ln65_5               (zext             ) [ 0000]
line_buffer_m_0_addr_1    (getelementptr    ) [ 0010]
line_buffer_m_1_addr_1    (getelementptr    ) [ 0010]
line_buffer_m_2_addr_1    (getelementptr    ) [ 0010]
add_ln1495_1              (add              ) [ 0000]
zext_ln65_6               (zext             ) [ 0000]
add_ln65_4                (add              ) [ 0010]
zext_ln1495               (zext             ) [ 0000]
ret_V                     (add              ) [ 0111]
store_ln83                (store            ) [ 0000]
store_ln83                (store            ) [ 0000]
store_ln83                (store            ) [ 0000]
line_buffer_m_0_load      (load             ) [ 0000]
trunc_ln779               (trunc            ) [ 0000]
and_ln1497                (and              ) [ 0000]
tmp_2                     (bitselect        ) [ 0000]
xor_ln829                 (xor              ) [ 0000]
tmp_3                     (bitset           ) [ 0000]
sext_ln1495               (sext             ) [ 0000]
line_buffer_m_0_load_1    (load             ) [ 0000]
trunc_ln779_1             (trunc            ) [ 0000]
and_ln1497_1              (and              ) [ 0000]
tmp_4                     (bitselect        ) [ 0000]
xor_ln829_1               (xor              ) [ 0000]
tmp_5                     (bitset           ) [ 0000]
sext_ln1495_1             (sext             ) [ 0000]
zext_ln65_7               (zext             ) [ 0000]
line_buffer_m_0_addr_2    (getelementptr    ) [ 0101]
line_buffer_m_1_addr_2    (getelementptr    ) [ 0101]
line_buffer_m_2_addr_2    (getelementptr    ) [ 0101]
line_buffer_m_1_load      (load             ) [ 0000]
trunc_ln779_3             (trunc            ) [ 0000]
and_ln1497_3              (and              ) [ 0000]
tmp_8                     (bitselect        ) [ 0000]
xor_ln829_3               (xor              ) [ 0000]
tmp_9                     (bitset           ) [ 0101]
line_buffer_m_1_load_1    (load             ) [ 0101]
line_buffer_m_2_load      (load             ) [ 0101]
line_buffer_m_2_load_1    (load             ) [ 0101]
add_ln840_10              (add              ) [ 0101]
specloopname_ln0          (specloopname     ) [ 0000]
speclooptripcount_ln0     (speclooptripcount) [ 0000]
specpipeline_ln0          (specpipeline     ) [ 0000]
specloopname_ln83         (specloopname     ) [ 0000]
line_buffer_m_0_load_2    (load             ) [ 0000]
trunc_ln779_2             (trunc            ) [ 0000]
and_ln1497_2              (and              ) [ 0000]
tmp_6                     (bitselect        ) [ 0000]
xor_ln829_2               (xor              ) [ 0000]
tmp_7                     (bitset           ) [ 0000]
sext_ln65                 (sext             ) [ 0000]
sext_ln65_1               (sext             ) [ 0000]
trunc_ln779_4             (trunc            ) [ 0000]
and_ln1497_4              (and              ) [ 0000]
tmp_10                    (bitselect        ) [ 0000]
xor_ln829_4               (xor              ) [ 0000]
tmp_11                    (bitset           ) [ 0000]
sext_ln65_2               (sext             ) [ 0000]
line_buffer_m_1_load_2    (load             ) [ 0000]
trunc_ln779_5             (trunc            ) [ 0000]
and_ln1497_5              (and              ) [ 0000]
tmp_12                    (bitselect        ) [ 0000]
xor_ln829_5               (xor              ) [ 0000]
tmp_13                    (bitset           ) [ 0000]
sext_ln65_3               (sext             ) [ 0000]
trunc_ln779_6             (trunc            ) [ 0000]
and_ln1497_6              (and              ) [ 0000]
tmp_14                    (bitselect        ) [ 0000]
xor_ln829_6               (xor              ) [ 0000]
tmp_15                    (bitset           ) [ 0000]
sext_ln65_4               (sext             ) [ 0000]
trunc_ln779_7             (trunc            ) [ 0000]
and_ln1497_7              (and              ) [ 0000]
tmp_17                    (bitselect        ) [ 0000]
xor_ln829_7               (xor              ) [ 0000]
tmp_18                    (bitset           ) [ 0000]
sext_ln65_5               (sext             ) [ 0000]
line_buffer_m_2_load_2    (load             ) [ 0000]
trunc_ln779_8             (trunc            ) [ 0000]
and_ln1497_8              (and              ) [ 0000]
tmp_19                    (bitselect        ) [ 0000]
xor_ln829_8               (xor              ) [ 0000]
tmp_20                    (bitset           ) [ 0000]
sext_ln840                (sext             ) [ 0000]
sext_ln840_1              (sext             ) [ 0000]
add_ln840_11              (add              ) [ 0000]
sext_ln840_2              (sext             ) [ 0000]
add_ln840_12              (add              ) [ 0000]
sext_ln840_3              (sext             ) [ 0000]
add_ln840_13              (add              ) [ 0000]
sext_ln840_4              (sext             ) [ 0000]
add_ln840_14              (add              ) [ 0000]
sext_ln840_5              (sext             ) [ 0000]
add_ln840_15              (add              ) [ 0000]
sext_ln840_6              (sext             ) [ 0000]
add_ln840_16              (add              ) [ 0000]
add_ln840_17              (add              ) [ 0000]
tmp_s                     (bitconcatenate   ) [ 0000]
zext_ln84                 (zext             ) [ 0000]
conv_out_buffer_m_addr    (getelementptr    ) [ 0000]
store_ln84                (store            ) [ 0000]
br_ln83                   (br               ) [ 0000]
ret_ln0                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln125">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buffer_m_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buffer_m_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="line_buffer_m_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_m_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln186">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln186_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="select_ln186_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="select_ln186_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="select_ln186_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="select_ln186_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="select_ln186_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="select_ln186_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="select_ln186_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln186_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="word_buffer_m_offset">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_buffer_m_offset"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_out_buffer_m">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_buffer_m"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i2.i2.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_82_1_VITIS_LOOP_83_2_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="rhs_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bank_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bank_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvar_flatten_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="word_buffer_m_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word_buffer_m_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="select_ln186_8_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_8_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="select_ln186_7_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_7_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln186_6_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_6_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="select_ln186_5_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_5_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln186_4_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_4_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln186_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_3_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln186_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_2_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln186_1_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_1_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln186_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln186_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln125_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln125_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="line_buffer_m_0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_0_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="line_buffer_m_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_1_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="line_buffer_m_2_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="190" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="2" slack="0"/>
<pin id="193" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_m_0_load/1 line_buffer_m_0_load_1/1 line_buffer_m_0_load_2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="line_buffer_m_0_addr_1_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_0_addr_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="line_buffer_m_1_addr_1_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_1_addr_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="line_buffer_m_2_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="222" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="224" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
<pin id="225" dir="1" index="7" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_m_1_load/1 line_buffer_m_1_load_1/1 line_buffer_m_1_load_2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="233" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="2" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="2" slack="0"/>
<pin id="236" dir="1" index="7" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buffer_m_2_load/1 line_buffer_m_2_load_1/1 line_buffer_m_2_load_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="line_buffer_m_0_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_0_addr_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="line_buffer_m_1_addr_2_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_1_addr_2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="line_buffer_m_2_addr_2_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buffer_m_2_addr_2/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="conv_out_buffer_m_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buffer_m_addr/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln84_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln125_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_cast/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln0_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln0_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln0_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln1027_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="7" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln1027_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="rhs_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_load/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bank_V_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bank_V_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln840_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln83_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln1027_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln1027_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln65_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln65_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_shl6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln65_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln65_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln1027_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="lhs_3_mid2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_3_mid2/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln65_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln65_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln65_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_3/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="cc_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cc_V/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln65_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_4/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln65_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln65_5_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_5/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln1495_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495_1/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln65_6_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_6/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln65_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_4/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln1495_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1495/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="ret_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln83_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln83_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln83_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="4" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln779_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="0"/>
<pin id="475" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln1497_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="2" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln829_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="0" index="3" bw="1" slack="0"/>
<pin id="501" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln1495_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1495/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln779_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="and_ln1497_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="xor_ln829_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="0" index="3" bw="1" slack="0"/>
<pin id="538" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln1495_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1495_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln65_7_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_7/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="trunc_ln779_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_3/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln1497_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_3/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="xor_ln829_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_3/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_9_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="1" slack="0"/>
<pin id="581" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln840_10_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="0"/>
<pin id="589" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_10/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln779_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_2/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln1497_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="2"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_2/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_6_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="2" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln829_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_2/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_7_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="2" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="0" index="3" bw="1" slack="0"/>
<pin id="620" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln65_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln65_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="1"/>
<pin id="631" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_1/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln779_4_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="1"/>
<pin id="634" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_4/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="and_ln1497_4_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="2"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_4/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_10_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="1"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="xor_ln829_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_4/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_11_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="0"/>
<pin id="655" dir="0" index="1" bw="2" slack="1"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="0" index="3" bw="1" slack="0"/>
<pin id="658" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln65_2_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="0"/>
<pin id="664" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_2/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln779_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_5/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="and_ln1497_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="2"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_5/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_12_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="2" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="xor_ln829_5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_5/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_13_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="0" index="1" bw="2" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="0" index="3" bw="1" slack="0"/>
<pin id="694" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln65_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_3/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="trunc_ln779_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="2" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_6/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="and_ln1497_6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="2"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_6/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_14_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="2" slack="1"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="xor_ln829_6_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_6/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_15_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="0" index="1" bw="2" slack="1"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="0" index="3" bw="1" slack="0"/>
<pin id="729" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sext_ln65_4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="0"/>
<pin id="735" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_4/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln779_7_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="1"/>
<pin id="739" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_7/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="and_ln1497_7_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="2"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_7/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_17_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="2" slack="1"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="xor_ln829_7_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_7/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_18_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="2" slack="0"/>
<pin id="760" dir="0" index="1" bw="2" slack="1"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="0" index="3" bw="1" slack="0"/>
<pin id="763" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln65_5_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="2" slack="0"/>
<pin id="769" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65_5/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln779_8_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="2" slack="0"/>
<pin id="773" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779_8/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="and_ln1497_8_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="2"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1497_8/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_19_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="2" slack="0"/>
<pin id="783" dir="0" index="2" bw="1" slack="0"/>
<pin id="784" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="xor_ln829_8_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln829_8/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_20_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="2" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="0" index="3" bw="1" slack="0"/>
<pin id="799" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln840_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="2" slack="0"/>
<pin id="806" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln840_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="1"/>
<pin id="810" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_1/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="add_ln840_11_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="2" slack="0"/>
<pin id="813" dir="0" index="1" bw="2" slack="0"/>
<pin id="814" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_11/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln840_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_2/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln840_12_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="0"/>
<pin id="823" dir="0" index="1" bw="3" slack="0"/>
<pin id="824" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_12/3 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sext_ln840_3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="4" slack="0"/>
<pin id="829" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_3/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln840_13_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="0" index="1" bw="2" slack="0"/>
<pin id="834" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_13/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln840_4_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="0"/>
<pin id="839" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_4/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln840_14_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="0"/>
<pin id="843" dir="0" index="1" bw="2" slack="0"/>
<pin id="844" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_14/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln840_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="3" slack="0"/>
<pin id="849" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_5/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln840_15_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="0" index="1" bw="2" slack="0"/>
<pin id="854" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_15/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln840_6_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="0"/>
<pin id="859" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln840_6/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln840_16_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="4" slack="0"/>
<pin id="863" dir="0" index="1" bw="3" slack="0"/>
<pin id="864" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_16/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln840_17_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="0"/>
<pin id="869" dir="0" index="1" bw="4" slack="0"/>
<pin id="870" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_17/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_s_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="2"/>
<pin id="877" dir="0" index="2" bw="6" slack="2"/>
<pin id="878" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln84_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/3 "/>
</bind>
</comp>

<comp id="885" class="1005" name="rhs_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="4" slack="0"/>
<pin id="887" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="892" class="1005" name="bank_V_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="4" slack="0"/>
<pin id="894" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bank_V "/>
</bind>
</comp>

<comp id="899" class="1005" name="indvar_flatten_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="906" class="1005" name="word_buffer_m_offset_read_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="2"/>
<pin id="908" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="word_buffer_m_offset_read "/>
</bind>
</comp>

<comp id="911" class="1005" name="select_ln186_8_read_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="2"/>
<pin id="913" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln186_8_read "/>
</bind>
</comp>

<comp id="916" class="1005" name="select_ln186_7_read_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="2"/>
<pin id="918" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln186_7_read "/>
</bind>
</comp>

<comp id="921" class="1005" name="select_ln186_6_read_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="2"/>
<pin id="923" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln186_6_read "/>
</bind>
</comp>

<comp id="926" class="1005" name="select_ln186_5_read_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="2"/>
<pin id="928" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln186_5_read "/>
</bind>
</comp>

<comp id="931" class="1005" name="select_ln186_4_read_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="2"/>
<pin id="933" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln186_4_read "/>
</bind>
</comp>

<comp id="936" class="1005" name="select_ln186_3_read_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_3_read "/>
</bind>
</comp>

<comp id="941" class="1005" name="select_ln186_2_read_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="2"/>
<pin id="943" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="select_ln186_2_read "/>
</bind>
</comp>

<comp id="946" class="1005" name="select_ln186_1_read_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_1_read "/>
</bind>
</comp>

<comp id="951" class="1005" name="select_ln186_read_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln186_read "/>
</bind>
</comp>

<comp id="956" class="1005" name="icmp_ln1027_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="960" class="1005" name="line_buffer_m_0_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="1"/>
<pin id="962" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_0_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="line_buffer_m_1_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="1"/>
<pin id="967" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_1_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="line_buffer_m_2_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="1"/>
<pin id="972" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="line_buffer_m_0_addr_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_0_addr_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="line_buffer_m_1_addr_1_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="1"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_1_addr_1 "/>
</bind>
</comp>

<comp id="985" class="1005" name="line_buffer_m_2_addr_1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="1"/>
<pin id="987" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="add_ln65_4_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="1"/>
<pin id="992" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65_4 "/>
</bind>
</comp>

<comp id="995" class="1005" name="ret_V_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="6" slack="2"/>
<pin id="997" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1000" class="1005" name="line_buffer_m_0_addr_2_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_0_addr_2 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="line_buffer_m_1_addr_2_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="1"/>
<pin id="1007" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_1_addr_2 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="line_buffer_m_2_addr_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_addr_2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_9_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="2" slack="1"/>
<pin id="1017" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="line_buffer_m_1_load_1_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="2" slack="1"/>
<pin id="1022" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_1_load_1 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="line_buffer_m_2_load_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="1"/>
<pin id="1029" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_load "/>
</bind>
</comp>

<comp id="1034" class="1005" name="line_buffer_m_2_load_1_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="2" slack="1"/>
<pin id="1036" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_buffer_m_2_load_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="add_ln840_10_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="3" slack="1"/>
<pin id="1043" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln840_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="164" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="195" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="226"><net_src comp="171" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="227"><net_src comp="202" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="237"><net_src comp="178" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="209" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="66" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="239" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="261"><net_src comp="246" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="262"><net_src comp="253" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="158" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="295" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="50" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="310" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="310" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="322" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="316" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="313" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="276" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="348" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="373"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="354" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="336" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="328" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="374" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="413"><net_src comp="328" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="374" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="436"><net_src comp="328" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="68" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="374" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="328" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="384" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="304" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="336" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="409" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="185" pin="7"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="185" pin="7"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="30" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="477" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="185" pin="7"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="30" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="490" pin="2"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="185" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="185" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="514" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="185" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="527" pin="2"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="533" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="556"><net_src comp="217" pin="7"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="217" pin="7"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="562" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="72" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="217" pin="7"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="570" pin="2"/><net_sink comp="576" pin=3"/></net>

<net id="590"><net_src comp="543" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="506" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="185" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="70" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="185" pin="3"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="30" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="596" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="601" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="72" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="185" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="30" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="609" pin="2"/><net_sink comp="615" pin=3"/></net>

<net id="628"><net_src comp="615" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="70" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="30" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="635" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="72" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="30" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="661"><net_src comp="647" pin="2"/><net_sink comp="653" pin=3"/></net>

<net id="665"><net_src comp="653" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="217" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="70" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="217" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="30" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="670" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="675" pin="3"/><net_sink comp="683" pin=1"/></net>

<net id="695"><net_src comp="72" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="217" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="30" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="683" pin="2"/><net_sink comp="689" pin=3"/></net>

<net id="702"><net_src comp="689" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="710"><net_src comp="703" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="70" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="30" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="706" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="711" pin="3"/><net_sink comp="718" pin=1"/></net>

<net id="730"><net_src comp="72" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="30" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="718" pin="2"/><net_sink comp="724" pin=3"/></net>

<net id="736"><net_src comp="724" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="70" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="30" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="740" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="745" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="764"><net_src comp="72" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="30" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="766"><net_src comp="752" pin="2"/><net_sink comp="758" pin=3"/></net>

<net id="770"><net_src comp="758" pin="4"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="228" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="70" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="228" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="30" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="792"><net_src comp="775" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="780" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="72" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="228" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="30" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="788" pin="2"/><net_sink comp="794" pin=3"/></net>

<net id="807"><net_src comp="794" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="815"><net_src comp="625" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="629" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="808" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="662" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="699" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="840"><net_src comp="831" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="767" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="804" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="841" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="847" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="733" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="851" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="837" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="827" pin="1"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="867" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="879"><net_src comp="84" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="874" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="888"><net_src comp="86" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="895"><net_src comp="90" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="902"><net_src comp="94" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="905"><net_src comp="899" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="909"><net_src comp="98" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="914"><net_src comp="104" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="919"><net_src comp="110" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="924"><net_src comp="116" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="929"><net_src comp="122" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="934"><net_src comp="128" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="939"><net_src comp="134" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="944"><net_src comp="140" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="949"><net_src comp="146" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="954"><net_src comp="152" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="959"><net_src comp="298" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="164" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="968"><net_src comp="171" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="973"><net_src comp="178" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="978"><net_src comp="195" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="983"><net_src comp="202" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="988"><net_src comp="209" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="993"><net_src comp="442" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="998"><net_src comp="452" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="874" pin=2"/></net>

<net id="1003"><net_src comp="239" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1008"><net_src comp="246" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1013"><net_src comp="253" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1018"><net_src comp="576" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1023"><net_src comp="217" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1025"><net_src comp="1020" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1026"><net_src comp="1020" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1030"><net_src comp="228" pin="7"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1037"><net_src comp="228" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1040"><net_src comp="1034" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1044"><net_src comp="586" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="808" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_buffer_m | {3 }
 - Input state : 
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : zext_ln125 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : line_buffer_m_0 | {1 2 3 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : line_buffer_m_1 | {1 2 3 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : line_buffer_m_2 | {1 2 3 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_1 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_2 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_3 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_4 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_5 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_6 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_7 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : select_ln186_8 | {1 }
	Port: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 : word_buffer_m_offset | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln1027 : 2
		add_ln1027 : 2
		br_ln1027 : 3
		rhs_load : 1
		bank_V_load : 1
		add_ln840 : 2
		icmp_ln83 : 2
		select_ln1027 : 3
		select_ln1027_1 : 3
		zext_ln65 : 4
		add_ln65 : 5
		p_shl6 : 6
		tmp : 6
		zext_ln65_1 : 7
		add_ln65_1 : 8
		trunc_ln1027 : 4
		lhs_3_mid2 : 5
		zext_ln65_2 : 4
		add_ln65_2 : 9
		zext_ln65_3 : 10
		line_buffer_m_0_addr : 11
		line_buffer_m_1_addr : 11
		line_buffer_m_2_addr : 11
		line_buffer_m_0_load : 12
		cc_V : 4
		zext_ln65_4 : 5
		add_ln65_3 : 9
		zext_ln65_5 : 10
		line_buffer_m_0_addr_1 : 11
		line_buffer_m_1_addr_1 : 11
		line_buffer_m_2_addr_1 : 11
		line_buffer_m_0_load_1 : 12
		add_ln1495_1 : 4
		zext_ln65_6 : 5
		add_ln65_4 : 9
		line_buffer_m_1_load : 12
		line_buffer_m_1_load_1 : 12
		line_buffer_m_2_load : 12
		line_buffer_m_2_load_1 : 12
		zext_ln1495 : 4
		ret_V : 6
		store_ln83 : 3
		store_ln83 : 4
		store_ln83 : 5
	State 2
		trunc_ln779 : 1
		and_ln1497 : 2
		tmp_2 : 1
		xor_ln829 : 2
		tmp_3 : 2
		sext_ln1495 : 3
		trunc_ln779_1 : 1
		and_ln1497_1 : 2
		tmp_4 : 1
		xor_ln829_1 : 2
		tmp_5 : 2
		sext_ln1495_1 : 3
		line_buffer_m_0_addr_2 : 1
		line_buffer_m_1_addr_2 : 1
		line_buffer_m_2_addr_2 : 1
		line_buffer_m_0_load_2 : 2
		trunc_ln779_3 : 1
		and_ln1497_3 : 2
		tmp_8 : 1
		xor_ln829_3 : 2
		tmp_9 : 2
		line_buffer_m_1_load_2 : 2
		line_buffer_m_2_load_2 : 2
		add_ln840_10 : 4
	State 3
		trunc_ln779_2 : 1
		and_ln1497_2 : 2
		tmp_6 : 1
		xor_ln829_2 : 2
		tmp_7 : 2
		sext_ln65 : 3
		and_ln1497_4 : 1
		xor_ln829_4 : 1
		tmp_11 : 1
		sext_ln65_2 : 2
		trunc_ln779_5 : 1
		and_ln1497_5 : 2
		tmp_12 : 1
		xor_ln829_5 : 2
		tmp_13 : 2
		sext_ln65_3 : 3
		and_ln1497_6 : 1
		xor_ln829_6 : 1
		tmp_15 : 1
		sext_ln65_4 : 2
		and_ln1497_7 : 1
		xor_ln829_7 : 1
		tmp_18 : 1
		sext_ln65_5 : 2
		trunc_ln779_8 : 1
		and_ln1497_8 : 2
		tmp_19 : 1
		xor_ln829_8 : 2
		tmp_20 : 2
		sext_ln840 : 3
		add_ln840_11 : 4
		sext_ln840_2 : 5
		add_ln840_12 : 6
		sext_ln840_3 : 7
		add_ln840_13 : 4
		sext_ln840_4 : 5
		add_ln840_14 : 4
		sext_ln840_5 : 5
		add_ln840_15 : 6
		sext_ln840_6 : 7
		add_ln840_16 : 8
		add_ln840_17 : 9
		zext_ln84 : 1
		conv_out_buffer_m_addr : 2
		store_ln84 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|          |           add_ln1027_fu_304          |    0    |    14   |
|          |           add_ln840_fu_316           |    0    |    12   |
|          |            add_ln65_fu_348           |    0    |    12   |
|          |           add_ln65_1_fu_374          |    0    |    15   |
|          |           add_ln65_2_fu_396          |    0    |    15   |
|          |              cc_V_fu_409             |    0    |    12   |
|          |           add_ln65_3_fu_419          |    0    |    15   |
|          |          add_ln1495_1_fu_432         |    0    |    12   |
|    add   |           add_ln65_4_fu_442          |    0    |    15   |
|          |             ret_V_fu_452             |    0    |    13   |
|          |          add_ln840_10_fu_586         |    0    |    9    |
|          |          add_ln840_11_fu_811         |    0    |    9    |
|          |          add_ln840_12_fu_821         |    0    |    10   |
|          |          add_ln840_13_fu_831         |    0    |    9    |
|          |          add_ln840_14_fu_841         |    0    |    9    |
|          |          add_ln840_15_fu_851         |    0    |    10   |
|          |          add_ln840_16_fu_861         |    0    |    7    |
|          |          add_ln840_17_fu_867         |    0    |    10   |
|----------|--------------------------------------|---------|---------|
|   icmp   |          icmp_ln1027_fu_298          |    0    |    10   |
|          |           icmp_ln83_fu_322           |    0    |    9    |
|----------|--------------------------------------|---------|---------|
|          |           and_ln1497_fu_477          |    0    |    2    |
|          |          and_ln1497_1_fu_514         |    0    |    2    |
|          |          and_ln1497_3_fu_557         |    0    |    2    |
|          |          and_ln1497_2_fu_596         |    0    |    2    |
|    and   |          and_ln1497_4_fu_635         |    0    |    2    |
|          |          and_ln1497_5_fu_670         |    0    |    2    |
|          |          and_ln1497_6_fu_706         |    0    |    2    |
|          |          and_ln1497_7_fu_740         |    0    |    2    |
|          |          and_ln1497_8_fu_775         |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|          |           xor_ln829_fu_490           |    0    |    2    |
|          |          xor_ln829_1_fu_527          |    0    |    2    |
|          |          xor_ln829_3_fu_570          |    0    |    2    |
|          |          xor_ln829_2_fu_609          |    0    |    2    |
|    xor   |          xor_ln829_4_fu_647          |    0    |    2    |
|          |          xor_ln829_5_fu_683          |    0    |    2    |
|          |          xor_ln829_6_fu_718          |    0    |    2    |
|          |          xor_ln829_7_fu_752          |    0    |    2    |
|          |          xor_ln829_8_fu_788          |    0    |    2    |
|----------|--------------------------------------|---------|---------|
|  select  |         select_ln1027_fu_328         |    0    |    4    |
|          |        select_ln1027_1_fu_336        |    0    |    4    |
|----------|--------------------------------------|---------|---------|
|          | word_buffer_m_offset_read_read_fu_98 |    0    |    0    |
|          |    select_ln186_8_read_read_fu_104   |    0    |    0    |
|          |    select_ln186_7_read_read_fu_110   |    0    |    0    |
|          |    select_ln186_6_read_read_fu_116   |    0    |    0    |
|          |    select_ln186_5_read_read_fu_122   |    0    |    0    |
|   read   |    select_ln186_4_read_read_fu_128   |    0    |    0    |
|          |    select_ln186_3_read_read_fu_134   |    0    |    0    |
|          |    select_ln186_2_read_read_fu_140   |    0    |    0    |
|          |    select_ln186_1_read_read_fu_146   |    0    |    0    |
|          |     select_ln186_read_read_fu_152    |    0    |    0    |
|          |      zext_ln125_read_read_fu_158     |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |        zext_ln125_cast_fu_276        |    0    |    0    |
|          |           zext_ln65_fu_344           |    0    |    0    |
|          |          zext_ln65_1_fu_370          |    0    |    0    |
|          |          zext_ln65_2_fu_392          |    0    |    0    |
|          |          zext_ln65_3_fu_402          |    0    |    0    |
|   zext   |          zext_ln65_4_fu_415          |    0    |    0    |
|          |          zext_ln65_5_fu_425          |    0    |    0    |
|          |          zext_ln65_6_fu_438          |    0    |    0    |
|          |          zext_ln1495_fu_448          |    0    |    0    |
|          |          zext_ln65_7_fu_547          |    0    |    0    |
|          |           zext_ln84_fu_880           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |             p_shl6_fu_354            |    0    |    0    |
|bitconcatenate|              tmp_fu_362              |    0    |    0    |
|          |           lhs_3_mid2_fu_384          |    0    |    0    |
|          |             tmp_s_fu_874             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          trunc_ln1027_fu_380         |    0    |    0    |
|          |          trunc_ln779_fu_473          |    0    |    0    |
|          |         trunc_ln779_1_fu_510         |    0    |    0    |
|          |         trunc_ln779_3_fu_553         |    0    |    0    |
|   trunc  |         trunc_ln779_2_fu_592         |    0    |    0    |
|          |         trunc_ln779_4_fu_632         |    0    |    0    |
|          |         trunc_ln779_5_fu_666         |    0    |    0    |
|          |         trunc_ln779_6_fu_703         |    0    |    0    |
|          |         trunc_ln779_7_fu_737         |    0    |    0    |
|          |         trunc_ln779_8_fu_771         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |             tmp_2_fu_482             |    0    |    0    |
|          |             tmp_4_fu_519             |    0    |    0    |
|          |             tmp_8_fu_562             |    0    |    0    |
|          |             tmp_6_fu_601             |    0    |    0    |
| bitselect|             tmp_10_fu_640            |    0    |    0    |
|          |             tmp_12_fu_675            |    0    |    0    |
|          |             tmp_14_fu_711            |    0    |    0    |
|          |             tmp_17_fu_745            |    0    |    0    |
|          |             tmp_19_fu_780            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |             tmp_3_fu_496             |    0    |    0    |
|          |             tmp_5_fu_533             |    0    |    0    |
|          |             tmp_9_fu_576             |    0    |    0    |
|          |             tmp_7_fu_615             |    0    |    0    |
|  bitset  |             tmp_11_fu_653            |    0    |    0    |
|          |             tmp_13_fu_689            |    0    |    0    |
|          |             tmp_15_fu_724            |    0    |    0    |
|          |             tmp_18_fu_758            |    0    |    0    |
|          |             tmp_20_fu_794            |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |          sext_ln1495_fu_506          |    0    |    0    |
|          |         sext_ln1495_1_fu_543         |    0    |    0    |
|          |           sext_ln65_fu_625           |    0    |    0    |
|          |          sext_ln65_1_fu_629          |    0    |    0    |
|          |          sext_ln65_2_fu_662          |    0    |    0    |
|          |          sext_ln65_3_fu_699          |    0    |    0    |
|          |          sext_ln65_4_fu_733          |    0    |    0    |
|   sext   |          sext_ln65_5_fu_767          |    0    |    0    |
|          |           sext_ln840_fu_804          |    0    |    0    |
|          |          sext_ln840_1_fu_808         |    0    |    0    |
|          |          sext_ln840_2_fu_817         |    0    |    0    |
|          |          sext_ln840_3_fu_827         |    0    |    0    |
|          |          sext_ln840_4_fu_837         |    0    |    0    |
|          |          sext_ln840_5_fu_847         |    0    |    0    |
|          |          sext_ln840_6_fu_857         |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |   271   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln65_4_reg_990       |    8   |
|      add_ln840_10_reg_1041      |    3   |
|          bank_V_reg_892         |    4   |
|       icmp_ln1027_reg_956       |    1   |
|      indvar_flatten_reg_899     |    7   |
|  line_buffer_m_0_addr_1_reg_975 |    8   |
| line_buffer_m_0_addr_2_reg_1000 |    8   |
|   line_buffer_m_0_addr_reg_960  |    8   |
|  line_buffer_m_1_addr_1_reg_980 |    8   |
| line_buffer_m_1_addr_2_reg_1005 |    8   |
|   line_buffer_m_1_addr_reg_965  |    8   |
| line_buffer_m_1_load_1_reg_1020 |    2   |
|  line_buffer_m_2_addr_1_reg_985 |    8   |
| line_buffer_m_2_addr_2_reg_1010 |    8   |
|   line_buffer_m_2_addr_reg_970  |    8   |
| line_buffer_m_2_load_1_reg_1034 |    2   |
|  line_buffer_m_2_load_reg_1027  |    2   |
|          ret_V_reg_995          |    6   |
|           rhs_reg_885           |    4   |
|   select_ln186_1_read_reg_946   |    1   |
|   select_ln186_2_read_reg_941   |    1   |
|   select_ln186_3_read_reg_936   |    1   |
|   select_ln186_4_read_reg_931   |    1   |
|   select_ln186_5_read_reg_926   |    1   |
|   select_ln186_6_read_reg_921   |    1   |
|   select_ln186_7_read_reg_916   |    1   |
|   select_ln186_8_read_reg_911   |    1   |
|    select_ln186_read_reg_951    |    1   |
|          tmp_9_reg_1015         |    2   |
|word_buffer_m_offset_read_reg_906|    1   |
+---------------------------------+--------+
|              Total              |   123  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_217 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_228 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_228 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   || 2.51914 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   271  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   87   |
|  Register |    -   |   123  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   123  |   358  |
+-----------+--------+--------+--------+
