LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_unsigned.all ;

ENTITY INSTRUCTION_REGISTER IS
PORT (Clock, PCWrite, PCInc: IN STD_LOGIC ;
			PCValue : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0) ) ;
			IRInput: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		  PCOutput: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
END INSTRUCTION_REGISTER ;

ARCHITECTURE Behavior OF INSTRUCTION_REGISTER IS
BEGIN
	INSTRUCTION_REGISTER: PROCESS ( Clock )
	BEGIN
		IF (Clock'EVENT AND Clock = '1') THEN
			-- CODE
		END IF;
END PROCESS;