{
  "module_name": "qed_rdma_if.h",
  "hash_id": "b1d88651b523620cfd2cb6bd3dd6bf476fcee581fb892f180c63d64aa2cd4996",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/qed/qed_rdma_if.h",
  "human_readable_source": " \n \n\n#ifndef _QED_RDMA_IF_H\n#define _QED_RDMA_IF_H\n#include <linux/types.h>\n#include <linux/delay.h>\n#include <linux/list.h>\n#include <linux/slab.h>\n#include <linux/qed/qed_if.h>\n#include <linux/qed/qed_ll2_if.h>\n#include <linux/qed/rdma_common.h>\n\n#define QED_RDMA_MAX_CNQ_SIZE               (0xFFFF)\n\n \n\nenum qed_roce_qp_state {\n\tQED_ROCE_QP_STATE_RESET,\n\tQED_ROCE_QP_STATE_INIT,\n\tQED_ROCE_QP_STATE_RTR,\n\tQED_ROCE_QP_STATE_RTS,\n\tQED_ROCE_QP_STATE_SQD,\n\tQED_ROCE_QP_STATE_ERR,\n\tQED_ROCE_QP_STATE_SQE\n};\n\nenum qed_rdma_qp_type {\n\tQED_RDMA_QP_TYPE_RC,\n\tQED_RDMA_QP_TYPE_XRC_INI,\n\tQED_RDMA_QP_TYPE_XRC_TGT,\n\tQED_RDMA_QP_TYPE_INVAL = 0xffff,\n};\n\nenum qed_rdma_tid_type {\n\tQED_RDMA_TID_REGISTERED_MR,\n\tQED_RDMA_TID_FMR,\n\tQED_RDMA_TID_MW\n};\n\nstruct qed_rdma_events {\n\tvoid *context;\n\tvoid (*affiliated_event)(void *context, u8 fw_event_code,\n\t\t\t\t void *fw_handle);\n\tvoid (*unaffiliated_event)(void *context, u8 event_code);\n};\n\nstruct qed_rdma_device {\n\tu32 vendor_id;\n\tu32 vendor_part_id;\n\tu32 hw_ver;\n\tu64 fw_ver;\n\n\tu64 node_guid;\n\tu64 sys_image_guid;\n\n\tu8 max_cnq;\n\tu8 max_sge;\n\tu8 max_srq_sge;\n\tu16 max_inline;\n\tu32 max_wqe;\n\tu32 max_srq_wqe;\n\tu8 max_qp_resp_rd_atomic_resc;\n\tu8 max_qp_req_rd_atomic_resc;\n\tu64 max_dev_resp_rd_atomic_resc;\n\tu32 max_cq;\n\tu32 max_qp;\n\tu32 max_srq;\n\tu32 max_mr;\n\tu64 max_mr_size;\n\tu32 max_cqe;\n\tu32 max_mw;\n\tu32 max_mr_mw_fmr_pbl;\n\tu64 max_mr_mw_fmr_size;\n\tu32 max_pd;\n\tu32 max_ah;\n\tu8 max_pkey;\n\tu16 max_srq_wr;\n\tu8 max_stats_queues;\n\tu32 dev_caps;\n\n\t \n\n#define QED_RDMA_DEV_CAP_RNR_NAK_MASK                           0x1\n#define QED_RDMA_DEV_CAP_RNR_NAK_SHIFT                  0\n\t \n#define QED_RDMA_DEV_CAP_SHUTDOWN_PORT_MASK                     0x1\n#define QED_RDMA_DEV_CAP_SHUTDOWN_PORT_SHIFT                    1\n\t \n#define QED_RDMA_DEV_CAP_PORT_ACTIVE_EVENT_MASK         0x1\n#define QED_RDMA_DEV_CAP_PORT_ACTIVE_EVENT_SHIFT                2\n\t \n#define QED_RDMA_DEV_CAP_PORT_CHANGE_EVENT_MASK         0x1\n#define QED_RDMA_DEV_CAP_PORT_CHANGE_EVENT_SHIFT                3\n\t \n#define QED_RDMA_DEV_CAP_SYS_IMAGE_MASK                 0x1\n#define QED_RDMA_DEV_CAP_SYS_IMAGE_SHIFT                        4\n\t \n#define QED_RDMA_DEV_CAP_BAD_PKEY_CNT_MASK                      0x1\n#define QED_RDMA_DEV_CAP_BAD_PKEY_CNT_SHIFT                     5\n\t \n#define QED_RDMA_DEV_CAP_ATOMIC_OP_MASK                 0x1\n#define QED_RDMA_DEV_CAP_ATOMIC_OP_SHIFT                        6\n#define QED_RDMA_DEV_CAP_RESIZE_CQ_MASK                 0x1\n#define QED_RDMA_DEV_CAP_RESIZE_CQ_SHIFT                        7\n\t \n#define QED_RDMA_DEV_CAP_RESIZE_MAX_WR_MASK                     0x1\n#define QED_RDMA_DEV_CAP_RESIZE_MAX_WR_SHIFT                    8\n\t \n#define QED_RDMA_DEV_CAP_AUTO_PATH_MIG_MASK                     0x1\n#define QED_RDMA_DEV_CAP_AUTO_PATH_MIG_SHIFT                    9\n\t \n#define QED_RDMA_DEV_CAP_BASE_MEMORY_EXT_MASK                   0x1\n#define QED_RDMA_DEV_CAP_BASE_MEMORY_EXT_SHIFT          10\n#define QED_RDMA_DEV_CAP_BASE_QUEUE_EXT_MASK                    0x1\n#define QED_RDMA_DEV_CAP_BASE_QUEUE_EXT_SHIFT                   11\n\t \n#define QED_RDMA_DEV_CAP_MULTI_PAGE_PER_MR_EXT_MASK             0x1\n#define QED_RDMA_DEV_CAP_MULTI_PAGE_PER_MR_EXT_SHIFT            12\n\t \n#define QED_RDMA_DEV_CAP_BLOCK_MODE_MASK                        0x1\n#define QED_RDMA_DEV_CAP_BLOCK_MODE_SHIFT                       13\n\t \n#define QED_RDMA_DEV_CAP_ZBVA_MASK                              0x1\n#define QED_RDMA_DEV_CAP_ZBVA_SHIFT                             14\n\t \n#define QED_RDMA_DEV_CAP_LOCAL_INV_FENCE_MASK                   0x1\n#define QED_RDMA_DEV_CAP_LOCAL_INV_FENCE_SHIFT          15\n\t \n#define QED_RDMA_DEV_CAP_LB_INDICATOR_MASK                      0x1\n#define QED_RDMA_DEV_CAP_LB_INDICATOR_SHIFT                     16\n\tu64 page_size_caps;\n\tu8 dev_ack_delay;\n\tu32 reserved_lkey;\n\tu32 bad_pkey_counter;\n\tstruct qed_rdma_events events;\n};\n\nenum qed_port_state {\n\tQED_RDMA_PORT_UP,\n\tQED_RDMA_PORT_DOWN,\n};\n\nenum qed_roce_capability {\n\tQED_ROCE_V1 = 1 << 0,\n\tQED_ROCE_V2 = 1 << 1,\n};\n\nstruct qed_rdma_port {\n\tenum qed_port_state port_state;\n\tint link_speed;\n\tu64 max_msg_size;\n\tu8 source_gid_table_len;\n\tvoid *source_gid_table_ptr;\n\tu8 pkey_table_len;\n\tvoid *pkey_table_ptr;\n\tu32 pkey_bad_counter;\n\tenum qed_roce_capability capability;\n};\n\nstruct qed_rdma_cnq_params {\n\tu8 num_pbl_pages;\n\tu64 pbl_ptr;\n};\n\n \nenum qed_rdma_cq_mode {\n\tQED_RDMA_CQ_MODE_16_BITS,\n\tQED_RDMA_CQ_MODE_32_BITS,\n};\n\nstruct qed_roce_dcqcn_params {\n\tu8 notification_point;\n\tu8 reaction_point;\n\n\t \n\tu32 cnp_send_timeout;\n\n\t \n\tu32 rl_bc_rate;\n\tu16 rl_max_rate;\n\tu16 rl_r_ai;\n\tu16 rl_r_hai;\n\tu16 dcqcn_g;\n\tu32 dcqcn_k_us;\n\tu32 dcqcn_timeout_us;\n};\n\nstruct qed_rdma_start_in_params {\n\tstruct qed_rdma_events *events;\n\tstruct qed_rdma_cnq_params cnq_pbl_list[128];\n\tu8 desired_cnq;\n\tenum qed_rdma_cq_mode cq_mode;\n\tstruct qed_roce_dcqcn_params dcqcn_params;\n\tu16 max_mtu;\n\tu8 mac_addr[ETH_ALEN];\n\tu8 iwarp_flags;\n};\n\nstruct qed_rdma_add_user_out_params {\n\tu16 dpi;\n\tvoid __iomem *dpi_addr;\n\tu64 dpi_phys_addr;\n\tu32 dpi_size;\n\tu16 wid_count;\n};\n\nenum roce_mode {\n\tROCE_V1,\n\tROCE_V2_IPV4,\n\tROCE_V2_IPV6,\n\tMAX_ROCE_MODE\n};\n\nunion qed_gid {\n\tu8 bytes[16];\n\tu16 words[8];\n\tu32 dwords[4];\n\tu64 qwords[2];\n\tu32 ipv4_addr;\n};\n\nstruct qed_rdma_register_tid_in_params {\n\tu32 itid;\n\tenum qed_rdma_tid_type tid_type;\n\tu8 key;\n\tu16 pd;\n\tbool local_read;\n\tbool local_write;\n\tbool remote_read;\n\tbool remote_write;\n\tbool remote_atomic;\n\tbool mw_bind;\n\tu64 pbl_ptr;\n\tbool pbl_two_level;\n\tu8 pbl_page_size_log;\n\tu8 page_size_log;\n\tu64 length;\n\tu64 vaddr;\n\tbool phy_mr;\n\tbool dma_mr;\n\n\tbool dif_enabled;\n\tu64 dif_error_addr;\n};\n\nstruct qed_rdma_create_cq_in_params {\n\tu32 cq_handle_lo;\n\tu32 cq_handle_hi;\n\tu32 cq_size;\n\tu16 dpi;\n\tbool pbl_two_level;\n\tu64 pbl_ptr;\n\tu16 pbl_num_pages;\n\tu8 pbl_page_size_log;\n\tu8 cnq_id;\n\tu16 int_timeout;\n};\n\nstruct qed_rdma_create_srq_in_params {\n\tu64 pbl_base_addr;\n\tu64 prod_pair_addr;\n\tu16 num_pages;\n\tu16 pd_id;\n\tu16 page_size;\n\n\t \n\tbool reserved_key_en;\n\tbool is_xrc;\n\tu32 cq_cid;\n\tu16 xrcd_id;\n};\n\nstruct qed_rdma_destroy_cq_in_params {\n\tu16 icid;\n};\n\nstruct qed_rdma_destroy_cq_out_params {\n\tu16 num_cq_notif;\n};\n\nstruct qed_rdma_create_qp_in_params {\n\tu32 qp_handle_lo;\n\tu32 qp_handle_hi;\n\tu32 qp_handle_async_lo;\n\tu32 qp_handle_async_hi;\n\tbool use_srq;\n\tbool signal_all;\n\tbool fmr_and_reserved_lkey;\n\tu16 pd;\n\tu16 dpi;\n\tu16 sq_cq_id;\n\tu16 sq_num_pages;\n\tu64 sq_pbl_ptr;\n\tu8 max_sq_sges;\n\tu16 rq_cq_id;\n\tu16 rq_num_pages;\n\tu64 rq_pbl_ptr;\n\tu16 srq_id;\n\tu16 xrcd_id;\n\tu8 stats_queue;\n\tenum qed_rdma_qp_type qp_type;\n\tu8 flags;\n#define QED_ROCE_EDPM_MODE_MASK      0x1\n#define QED_ROCE_EDPM_MODE_SHIFT     0\n};\n\nstruct qed_rdma_create_qp_out_params {\n\tu32 qp_id;\n\tu16 icid;\n\tvoid *rq_pbl_virt;\n\tdma_addr_t rq_pbl_phys;\n\tvoid *sq_pbl_virt;\n\tdma_addr_t sq_pbl_phys;\n};\n\nstruct qed_rdma_modify_qp_in_params {\n\tu32 modify_flags;\n#define QED_RDMA_MODIFY_QP_VALID_NEW_STATE_MASK               0x1\n#define QED_RDMA_MODIFY_QP_VALID_NEW_STATE_SHIFT              0\n#define QED_ROCE_MODIFY_QP_VALID_PKEY_MASK                    0x1\n#define QED_ROCE_MODIFY_QP_VALID_PKEY_SHIFT                   1\n#define QED_RDMA_MODIFY_QP_VALID_RDMA_OPS_EN_MASK             0x1\n#define QED_RDMA_MODIFY_QP_VALID_RDMA_OPS_EN_SHIFT            2\n#define QED_ROCE_MODIFY_QP_VALID_DEST_QP_MASK                 0x1\n#define QED_ROCE_MODIFY_QP_VALID_DEST_QP_SHIFT                3\n#define QED_ROCE_MODIFY_QP_VALID_ADDRESS_VECTOR_MASK          0x1\n#define QED_ROCE_MODIFY_QP_VALID_ADDRESS_VECTOR_SHIFT         4\n#define QED_ROCE_MODIFY_QP_VALID_RQ_PSN_MASK                  0x1\n#define QED_ROCE_MODIFY_QP_VALID_RQ_PSN_SHIFT                 5\n#define QED_ROCE_MODIFY_QP_VALID_SQ_PSN_MASK                  0x1\n#define QED_ROCE_MODIFY_QP_VALID_SQ_PSN_SHIFT                 6\n#define QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_REQ_MASK       0x1\n#define QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_REQ_SHIFT      7\n#define QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_RESP_MASK      0x1\n#define QED_RDMA_MODIFY_QP_VALID_MAX_RD_ATOMIC_RESP_SHIFT     8\n#define QED_ROCE_MODIFY_QP_VALID_ACK_TIMEOUT_MASK             0x1\n#define QED_ROCE_MODIFY_QP_VALID_ACK_TIMEOUT_SHIFT            9\n#define QED_ROCE_MODIFY_QP_VALID_RETRY_CNT_MASK               0x1\n#define QED_ROCE_MODIFY_QP_VALID_RETRY_CNT_SHIFT              10\n#define QED_ROCE_MODIFY_QP_VALID_RNR_RETRY_CNT_MASK           0x1\n#define QED_ROCE_MODIFY_QP_VALID_RNR_RETRY_CNT_SHIFT          11\n#define QED_ROCE_MODIFY_QP_VALID_MIN_RNR_NAK_TIMER_MASK       0x1\n#define QED_ROCE_MODIFY_QP_VALID_MIN_RNR_NAK_TIMER_SHIFT      12\n#define QED_ROCE_MODIFY_QP_VALID_E2E_FLOW_CONTROL_EN_MASK     0x1\n#define QED_ROCE_MODIFY_QP_VALID_E2E_FLOW_CONTROL_EN_SHIFT    13\n#define QED_ROCE_MODIFY_QP_VALID_ROCE_MODE_MASK               0x1\n#define QED_ROCE_MODIFY_QP_VALID_ROCE_MODE_SHIFT              14\n\n\tenum qed_roce_qp_state new_state;\n\tu16 pkey;\n\tbool incoming_rdma_read_en;\n\tbool incoming_rdma_write_en;\n\tbool incoming_atomic_en;\n\tbool e2e_flow_control_en;\n\tu32 dest_qp;\n\tbool lb_indication;\n\tu16 mtu;\n\tu8 traffic_class_tos;\n\tu8 hop_limit_ttl;\n\tu32 flow_label;\n\tunion qed_gid sgid;\n\tunion qed_gid dgid;\n\tu16 udp_src_port;\n\n\tu16 vlan_id;\n\n\tu32 rq_psn;\n\tu32 sq_psn;\n\tu8 max_rd_atomic_resp;\n\tu8 max_rd_atomic_req;\n\tu32 ack_timeout;\n\tu8 retry_cnt;\n\tu8 rnr_retry_cnt;\n\tu8 min_rnr_nak_timer;\n\tbool sqd_async;\n\tu8 remote_mac_addr[6];\n\tu8 local_mac_addr[6];\n\tbool use_local_mac;\n\tenum roce_mode roce_mode;\n};\n\nstruct qed_rdma_query_qp_out_params {\n\tenum qed_roce_qp_state state;\n\tu32 rq_psn;\n\tu32 sq_psn;\n\tbool draining;\n\tu16 mtu;\n\tu32 dest_qp;\n\tbool incoming_rdma_read_en;\n\tbool incoming_rdma_write_en;\n\tbool incoming_atomic_en;\n\tbool e2e_flow_control_en;\n\tunion qed_gid sgid;\n\tunion qed_gid dgid;\n\tu32 flow_label;\n\tu8 hop_limit_ttl;\n\tu8 traffic_class_tos;\n\tu32 timeout;\n\tu8 rnr_retry;\n\tu8 retry_cnt;\n\tu8 min_rnr_nak_timer;\n\tu16 pkey_index;\n\tu8 max_rd_atomic;\n\tu8 max_dest_rd_atomic;\n\tbool sqd_async;\n};\n\nstruct qed_rdma_create_srq_out_params {\n\tu16 srq_id;\n};\n\nstruct qed_rdma_destroy_srq_in_params {\n\tu16 srq_id;\n\tbool is_xrc;\n};\n\nstruct qed_rdma_modify_srq_in_params {\n\tu32 wqe_limit;\n\tu16 srq_id;\n\tbool is_xrc;\n};\n\nstruct qed_rdma_stats_out_params {\n\tu64 sent_bytes;\n\tu64 sent_pkts;\n\tu64 rcv_bytes;\n\tu64 rcv_pkts;\n};\n\nstruct qed_rdma_counters_out_params {\n\tu64 pd_count;\n\tu64 max_pd;\n\tu64 dpi_count;\n\tu64 max_dpi;\n\tu64 cq_count;\n\tu64 max_cq;\n\tu64 qp_count;\n\tu64 max_qp;\n\tu64 tid_count;\n\tu64 max_tid;\n};\n\n#define QED_ROCE_TX_HEAD_FAILURE        (1)\n#define QED_ROCE_TX_FRAG_FAILURE        (2)\n\nenum qed_iwarp_event_type {\n\tQED_IWARP_EVENT_MPA_REQUEST,\t   \n\tQED_IWARP_EVENT_PASSIVE_COMPLETE,  \n\tQED_IWARP_EVENT_ACTIVE_COMPLETE,   \n\tQED_IWARP_EVENT_DISCONNECT,\n\tQED_IWARP_EVENT_CLOSE,\n\tQED_IWARP_EVENT_IRQ_FULL,\n\tQED_IWARP_EVENT_RQ_EMPTY,\n\tQED_IWARP_EVENT_LLP_TIMEOUT,\n\tQED_IWARP_EVENT_REMOTE_PROTECTION_ERROR,\n\tQED_IWARP_EVENT_CQ_OVERFLOW,\n\tQED_IWARP_EVENT_QP_CATASTROPHIC,\n\tQED_IWARP_EVENT_ACTIVE_MPA_REPLY,\n\tQED_IWARP_EVENT_LOCAL_ACCESS_ERROR,\n\tQED_IWARP_EVENT_REMOTE_OPERATION_ERROR,\n\tQED_IWARP_EVENT_TERMINATE_RECEIVED,\n\tQED_IWARP_EVENT_SRQ_LIMIT,\n\tQED_IWARP_EVENT_SRQ_EMPTY,\n};\n\nenum qed_tcp_ip_version {\n\tQED_TCP_IPV4,\n\tQED_TCP_IPV6,\n};\n\nstruct qed_iwarp_cm_info {\n\tenum qed_tcp_ip_version ip_version;\n\tu32 remote_ip[4];\n\tu32 local_ip[4];\n\tu16 remote_port;\n\tu16 local_port;\n\tu16 vlan;\n\tu8 ord;\n\tu8 ird;\n\tu16 private_data_len;\n\tconst void *private_data;\n};\n\nstruct qed_iwarp_cm_event_params {\n\tenum qed_iwarp_event_type event;\n\tconst struct qed_iwarp_cm_info *cm_info;\n\tvoid *ep_context;\t \n\tint status;\n};\n\ntypedef int (*iwarp_event_handler) (void *context,\n\t\t\t\t    struct qed_iwarp_cm_event_params *event);\n\nstruct qed_iwarp_connect_in {\n\tiwarp_event_handler event_cb;\n\tvoid *cb_context;\n\tstruct qed_rdma_qp *qp;\n\tstruct qed_iwarp_cm_info cm_info;\n\tu16 mss;\n\tu8 remote_mac_addr[ETH_ALEN];\n\tu8 local_mac_addr[ETH_ALEN];\n};\n\nstruct qed_iwarp_connect_out {\n\tvoid *ep_context;\n};\n\nstruct qed_iwarp_listen_in {\n\tiwarp_event_handler event_cb;\n\tvoid *cb_context;\t \n\tu32 max_backlog;\n\tenum qed_tcp_ip_version ip_version;\n\tu32 ip_addr[4];\n\tu16 port;\n\tu16 vlan;\n};\n\nstruct qed_iwarp_listen_out {\n\tvoid *handle;\n};\n\nstruct qed_iwarp_accept_in {\n\tvoid *ep_context;\n\tvoid *cb_context;\n\tstruct qed_rdma_qp *qp;\n\tconst void *private_data;\n\tu16 private_data_len;\n\tu8 ord;\n\tu8 ird;\n};\n\nstruct qed_iwarp_reject_in {\n\tvoid *ep_context;\n\tvoid *cb_context;\n\tconst void *private_data;\n\tu16 private_data_len;\n};\n\nstruct qed_iwarp_send_rtr_in {\n\tvoid *ep_context;\n};\n\nstruct qed_roce_ll2_header {\n\tvoid *vaddr;\n\tdma_addr_t baddr;\n\tsize_t len;\n};\n\nstruct qed_roce_ll2_buffer {\n\tdma_addr_t baddr;\n\tsize_t len;\n};\n\nstruct qed_roce_ll2_packet {\n\tstruct qed_roce_ll2_header header;\n\tint n_seg;\n\tstruct qed_roce_ll2_buffer payload[RDMA_MAX_SGE_PER_SQ_WQE];\n\tint roce_mode;\n\tenum qed_ll2_tx_dest tx_dest;\n};\n\nenum qed_rdma_type {\n\tQED_RDMA_TYPE_ROCE,\n\tQED_RDMA_TYPE_IWARP\n};\n\nstruct qed_dev_rdma_info {\n\tstruct qed_dev_info common;\n\tenum qed_rdma_type rdma_type;\n\tu8 user_dpm_enabled;\n};\n\nstruct qed_rdma_ops {\n\tconst struct qed_common_ops *common;\n\n\tint (*fill_dev_info)(struct qed_dev *cdev,\n\t\t\t     struct qed_dev_rdma_info *info);\n\tvoid *(*rdma_get_rdma_ctx)(struct qed_dev *cdev);\n\n\tint (*rdma_init)(struct qed_dev *dev,\n\t\t\t struct qed_rdma_start_in_params *iparams);\n\n\tint (*rdma_add_user)(void *rdma_cxt,\n\t\t\t     struct qed_rdma_add_user_out_params *oparams);\n\n\tvoid (*rdma_remove_user)(void *rdma_cxt, u16 dpi);\n\tint (*rdma_stop)(void *rdma_cxt);\n\tstruct qed_rdma_device* (*rdma_query_device)(void *rdma_cxt);\n\tstruct qed_rdma_port* (*rdma_query_port)(void *rdma_cxt);\n\tint (*rdma_get_start_sb)(struct qed_dev *cdev);\n\tint (*rdma_get_min_cnq_msix)(struct qed_dev *cdev);\n\tvoid (*rdma_cnq_prod_update)(void *rdma_cxt, u8 cnq_index, u16 prod);\n\tint (*rdma_get_rdma_int)(struct qed_dev *cdev,\n\t\t\t\t struct qed_int_info *info);\n\tint (*rdma_set_rdma_int)(struct qed_dev *cdev, u16 cnt);\n\tint (*rdma_alloc_pd)(void *rdma_cxt, u16 *pd);\n\tvoid (*rdma_dealloc_pd)(void *rdma_cxt, u16 pd);\n\tint (*rdma_alloc_xrcd)(void *rdma_cxt, u16 *xrcd);\n\tvoid (*rdma_dealloc_xrcd)(void *rdma_cxt, u16 xrcd);\n\tint (*rdma_create_cq)(void *rdma_cxt,\n\t\t\t      struct qed_rdma_create_cq_in_params *params,\n\t\t\t      u16 *icid);\n\tint (*rdma_destroy_cq)(void *rdma_cxt,\n\t\t\t       struct qed_rdma_destroy_cq_in_params *iparams,\n\t\t\t       struct qed_rdma_destroy_cq_out_params *oparams);\n\tstruct qed_rdma_qp *\n\t(*rdma_create_qp)(void *rdma_cxt,\n\t\t\t  struct qed_rdma_create_qp_in_params *iparams,\n\t\t\t  struct qed_rdma_create_qp_out_params *oparams);\n\n\tint (*rdma_modify_qp)(void *roce_cxt, struct qed_rdma_qp *qp,\n\t\t\t      struct qed_rdma_modify_qp_in_params *iparams);\n\n\tint (*rdma_query_qp)(void *rdma_cxt, struct qed_rdma_qp *qp,\n\t\t\t     struct qed_rdma_query_qp_out_params *oparams);\n\tint (*rdma_destroy_qp)(void *rdma_cxt, struct qed_rdma_qp *qp);\n\n\tint\n\t(*rdma_register_tid)(void *rdma_cxt,\n\t\t\t     struct qed_rdma_register_tid_in_params *iparams);\n\n\tint (*rdma_deregister_tid)(void *rdma_cxt, u32 itid);\n\tint (*rdma_alloc_tid)(void *rdma_cxt, u32 *itid);\n\tvoid (*rdma_free_tid)(void *rdma_cxt, u32 itid);\n\n\tint (*rdma_create_srq)(void *rdma_cxt,\n\t\t\t       struct qed_rdma_create_srq_in_params *iparams,\n\t\t\t       struct qed_rdma_create_srq_out_params *oparams);\n\tint (*rdma_destroy_srq)(void *rdma_cxt,\n\t\t\t\tstruct qed_rdma_destroy_srq_in_params *iparams);\n\tint (*rdma_modify_srq)(void *rdma_cxt,\n\t\t\t       struct qed_rdma_modify_srq_in_params *iparams);\n\n\tint (*ll2_acquire_connection)(void *rdma_cxt,\n\t\t\t\t      struct qed_ll2_acquire_data *data);\n\n\tint (*ll2_establish_connection)(void *rdma_cxt, u8 connection_handle);\n\tint (*ll2_terminate_connection)(void *rdma_cxt, u8 connection_handle);\n\tvoid (*ll2_release_connection)(void *rdma_cxt, u8 connection_handle);\n\n\tint (*ll2_prepare_tx_packet)(void *rdma_cxt,\n\t\t\t\t     u8 connection_handle,\n\t\t\t\t     struct qed_ll2_tx_pkt_info *pkt,\n\t\t\t\t     bool notify_fw);\n\n\tint (*ll2_set_fragment_of_tx_packet)(void *rdma_cxt,\n\t\t\t\t\t     u8 connection_handle,\n\t\t\t\t\t     dma_addr_t addr,\n\t\t\t\t\t     u16 nbytes);\n\tint (*ll2_post_rx_buffer)(void *rdma_cxt, u8 connection_handle,\n\t\t\t\t  dma_addr_t addr, u16 buf_len, void *cookie,\n\t\t\t\t  u8 notify_fw);\n\tint (*ll2_get_stats)(void *rdma_cxt,\n\t\t\t     u8 connection_handle,\n\t\t\t     struct qed_ll2_stats *p_stats);\n\tint (*ll2_set_mac_filter)(struct qed_dev *cdev,\n\t\t\t\t  u8 *old_mac_address,\n\t\t\t\t  const u8 *new_mac_address);\n\n\tint (*iwarp_set_engine_affin)(struct qed_dev *cdev, bool b_reset);\n\n\tint (*iwarp_connect)(void *rdma_cxt,\n\t\t\t     struct qed_iwarp_connect_in *iparams,\n\t\t\t     struct qed_iwarp_connect_out *oparams);\n\n\tint (*iwarp_create_listen)(void *rdma_cxt,\n\t\t\t\t   struct qed_iwarp_listen_in *iparams,\n\t\t\t\t   struct qed_iwarp_listen_out *oparams);\n\n\tint (*iwarp_accept)(void *rdma_cxt,\n\t\t\t    struct qed_iwarp_accept_in *iparams);\n\n\tint (*iwarp_reject)(void *rdma_cxt,\n\t\t\t    struct qed_iwarp_reject_in *iparams);\n\n\tint (*iwarp_destroy_listen)(void *rdma_cxt, void *handle);\n\n\tint (*iwarp_send_rtr)(void *rdma_cxt,\n\t\t\t      struct qed_iwarp_send_rtr_in *iparams);\n};\n\nconst struct qed_rdma_ops *qed_get_rdma_ops(void);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}